#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  5 15:17:03 2024
# Process ID: 10068
# Current directory: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10920 C:\Users\p8101\Desktop\school\Univ\Special_project\LeNet_5_Eyeriss_v2\sim\PYNQ_Z2\PYNQ_Z2.xpr
# Log file: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/vivado.log
# Journal file: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_integration_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_ifmap.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ifmap_5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_weight.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_COE.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_integration_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/test/tb/TOP_test/TOP_integration_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_integration_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xelab -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProcessingElementControl
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_Spad
Compiling module xil_defaultlib.Iact_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_Data_Spad
Compiling module xil_defaultlib.Weight_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_Data_Spad
Compiling module xil_defaultlib.ProcessingElementPad
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=8)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=13)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=7)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=12)
Compiling module xil_defaultlib.PE_psum_FIFO
Compiling module xil_defaultlib.ProcessingElement
Compiling module xil_defaultlib.PEClusterInActDataConnections
Compiling module xil_defaultlib.PEClusterInAct
Compiling module xil_defaultlib.PECluster
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.InAct_addr_SRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.InAct_data_SRAM
Compiling module xil_defaultlib.InActSRAMBank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.PSumSRAMBank
Compiling module xil_defaultlib.GLBCluster
Compiling module xil_defaultlib.InActRouter
Compiling module xil_defaultlib.WeightRouter
Compiling module xil_defaultlib.PSumRouter
Compiling module xil_defaultlib.RouterCluster
Compiling module xil_defaultlib.ClusterGroupController
Compiling module xil_defaultlib.ClusterGroup
Compiling module xil_defaultlib.ClusterGroup_array
Compiling module xil_defaultlib.im2col_converter_default
Compiling module xil_defaultlib.CSC_switch_FIFO
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=7)
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=12)
Compiling module xil_defaultlib.CSCSwitcher
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=13)
Compiling module xil_defaultlib.CSCSwitcher(ADDR_WIDTH=8,COUNT_W...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Rearrange_BRAM
Compiling module xil_defaultlib.Psum_Rearrange_BRAM
Compiling module xil_defaultlib.psum_rearrange
Compiling module xil_defaultlib.Psum_Requantizer
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Max_pooling_default
Compiling module xil_defaultlib.psum_SRAM_out_acc(BATCHES='b0100...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.TOP_controller(WEIGHT_DATA_3_END...
Compiling module xil_defaultlib.TOP(WEIGHT_DATA_3_END=32'b011001...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.ROM_sparse_weight
Compiling module xil_defaultlib.TOP_interface
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_ifmap_BRAM
Compiling module xil_defaultlib.TOP_integration
Compiling module xil_defaultlib.TOP_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_integration_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/TOP_integration_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  5 15:17:42 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1050.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_integration_tb_behav -key {Behavioral:sim_1:Functional:TOP_integration_tb} -tclbatch {TOP_integration_tb.tcl} -view {C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/TOP_integration_uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/TOP_integration_uart_tb_behav.wcfg
WARNING: Simulation object /TOP_integration_uart_tb/clock was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/reset was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/rx_pin_in was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/result was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/test_error was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/test_iter was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/GOLDEN was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/i was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/j was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/dram_data_in was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/CYCLES was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/SYS_RATE was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/BAND_RATE was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/CNT_BAND was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/HALF_CNT_BAND was not found in the design.
WARNING: Simulation object /TOP_integration_uart_tb/test_iters was not found in the design.
source TOP_integration_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.psum_rearrange.Psum_Rearrange_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.ROM_weight_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_integration_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1198.832 ; gain = 147.934
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_integration_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_ifmap.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ifmap_5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_weight.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_COE.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_integration_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xelab -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.psum_rearrange.Psum_Rearrange_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.ROM_weight_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.879 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1300.879 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_integration_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_ifmap.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ifmap_5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_weight.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_COE.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_integration_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_ifmap_BRAM/sim/IP_ifmap_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_ifmap_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/ROM_sparse_weight/sim/ROM_sparse_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_sparse_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Rearrange_BRAM/sim/IP_Psum_Rearrange_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_Rearrange_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/sim/IP_Psum_Data_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/sim/IP_Iact_Data_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/sim/IP_Iact_Addr_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_Addr_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/sim/IP_Weight_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Weight_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/sim/IP_Iact_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/sim/IP_Psum_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSCSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSC_switch_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroup
INFO: [VRFC 10-2458] undeclared symbol iact_0_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1931]
INFO: [VRFC 10-2458] undeclared symbol iact_0_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1934]
INFO: [VRFC 10-2458] undeclared symbol iact_0_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1979]
INFO: [VRFC 10-2458] undeclared symbol iact_0_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1982]
INFO: [VRFC 10-2458] undeclared symbol iact_0_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2027]
INFO: [VRFC 10-2458] undeclared symbol iact_0_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2030]
INFO: [VRFC 10-2458] undeclared symbol iact_1_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2075]
INFO: [VRFC 10-2458] undeclared symbol iact_1_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2078]
INFO: [VRFC 10-2458] undeclared symbol iact_1_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2123]
INFO: [VRFC 10-2458] undeclared symbol iact_1_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2126]
INFO: [VRFC 10-2458] undeclared symbol iact_1_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2171]
INFO: [VRFC 10-2458] undeclared symbol iact_1_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2174]
INFO: [VRFC 10-2458] undeclared symbol iact_2_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2219]
INFO: [VRFC 10-2458] undeclared symbol iact_2_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2222]
INFO: [VRFC 10-2458] undeclared symbol iact_2_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2267]
INFO: [VRFC 10-2458] undeclared symbol iact_2_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2270]
INFO: [VRFC 10-2458] undeclared symbol iact_2_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2315]
INFO: [VRFC 10-2458] undeclared symbol iact_2_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2318]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2467]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2468]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2469]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2470]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2471]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2472]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2473]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2474]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2475]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2476]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2477]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2478]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2479]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2480]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2481]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2482]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2483]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2484]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2485]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2486]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2487]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2488]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2489]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2490]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2491]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2492]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2493]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2494]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2495]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2496]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2497]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2498]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2499]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2500]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2501]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2502]
INFO: [VRFC 10-2458] undeclared symbol idle_wire, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2525]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroupController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroupController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroup_array
INFO: [VRFC 10-2458] undeclared symbol CG_0_0_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2236]
INFO: [VRFC 10-2458] undeclared symbol CG_0_1_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2237]
INFO: [VRFC 10-2458] undeclared symbol CG_1_0_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2238]
INFO: [VRFC 10-2458] undeclared symbol CG_1_1_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2239]
INFO: [VRFC 10-2458] undeclared symbol CG_0_0_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2240]
INFO: [VRFC 10-2458] undeclared symbol CG_0_1_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2241]
INFO: [VRFC 10-2458] undeclared symbol CG_1_0_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2242]
INFO: [VRFC 10-2458] undeclared symbol CG_1_1_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/GLBCluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLBCluster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InActRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InActSRAMBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InAct_addr_SRAM
INFO: [VRFC 10-311] analyzing module Iact_Addr_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InAct_data_SRAM
INFO: [VRFC 10-311] analyzing module Iact_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Max_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_pooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECluster
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:347]
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:348]
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:349]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:377]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:378]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:379]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:407]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:408]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:409]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:438]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:439]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:440]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:468]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:469]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:470]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:498]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:499]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:500]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:529]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:530]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:531]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:559]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:560]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:561]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:589]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:590]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:591]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActDataConnections.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEClusterInActDataConnections
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEClusterInAct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_data_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_psum_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSumRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Psum_Spad
INFO: [VRFC 10-311] analyzing module Psum_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSumSRAMBank
INFO: [VRFC 10-311] analyzing module Psum_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElementControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElementPad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Psum_Requantizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Psum_Requantizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/RouterCluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RouterCluster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_controller
INFO: [VRFC 10-2458] undeclared symbol layer_1_iter_fin_pulse, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:655]
INFO: [VRFC 10-2458] undeclared symbol layer_2_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:711]
INFO: [VRFC 10-2458] undeclared symbol layer_3_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:712]
INFO: [VRFC 10-2458] undeclared symbol layer_4_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:713]
INFO: [VRFC 10-2458] undeclared symbol psum_spad_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:721]
INFO: [VRFC 10-2458] undeclared symbol iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:722]
INFO: [VRFC 10-2458] undeclared symbol psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:770]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_integration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightAdrSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Address_Spad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2col_converter
INFO: [VRFC 10-2458] undeclared symbol convert_one_vector_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActAdrSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iact_Address_Spad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iact_Data_Spad
INFO: [VRFC 10-311] analyzing module Iact_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_SRAM_out_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_SRAM_out_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_rearrange
INFO: [VRFC 10-311] analyzing module Psum_Rearrange_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Data_Spad
INFO: [VRFC 10-311] analyzing module Weight_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/test/tb/TOP_test/TOP_integration_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_integration_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xelab -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProcessingElementControl
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_Spad
Compiling module xil_defaultlib.Iact_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_Data_Spad
Compiling module xil_defaultlib.Weight_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_Data_Spad
Compiling module xil_defaultlib.ProcessingElementPad
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=8)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=13)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=7)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=12)
Compiling module xil_defaultlib.PE_psum_FIFO
Compiling module xil_defaultlib.ProcessingElement
Compiling module xil_defaultlib.PEClusterInActDataConnections
Compiling module xil_defaultlib.PEClusterInAct
Compiling module xil_defaultlib.PECluster
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.InAct_addr_SRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.InAct_data_SRAM
Compiling module xil_defaultlib.InActSRAMBank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.PSumSRAMBank
Compiling module xil_defaultlib.GLBCluster
Compiling module xil_defaultlib.InActRouter
Compiling module xil_defaultlib.WeightRouter
Compiling module xil_defaultlib.PSumRouter
Compiling module xil_defaultlib.RouterCluster
Compiling module xil_defaultlib.ClusterGroupController
Compiling module xil_defaultlib.ClusterGroup
Compiling module xil_defaultlib.ClusterGroup_array
Compiling module xil_defaultlib.im2col_converter_default
Compiling module xil_defaultlib.CSC_switch_FIFO
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=7)
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=12)
Compiling module xil_defaultlib.CSCSwitcher
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=13)
Compiling module xil_defaultlib.CSCSwitcher(ADDR_WIDTH=8,COUNT_W...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Rearrange_BRAM
Compiling module xil_defaultlib.Psum_Rearrange_BRAM
Compiling module xil_defaultlib.psum_rearrange
Compiling module xil_defaultlib.Psum_Requantizer
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Max_pooling_default
Compiling module xil_defaultlib.psum_SRAM_out_acc(BATCHES='b0100...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.TOP_controller(WEIGHT_DATA_3_END...
Compiling module xil_defaultlib.TOP(WEIGHT_DATA_3_END=32'b011001...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.ROM_sparse_weight
Compiling module xil_defaultlib.TOP_interface
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_ifmap_BRAM
Compiling module xil_defaultlib.TOP_integration
Compiling module xil_defaultlib.TOP_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_integration_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.879 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.psum_rearrange.Psum_Rearrange_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.ROM_weight_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1300.879 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1300.879 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1300.879 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_integration_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_ifmap.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ifmap_5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_weight.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_COE.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_integration_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_ifmap_BRAM/sim/IP_ifmap_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_ifmap_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/ROM_sparse_weight/sim/ROM_sparse_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_sparse_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Rearrange_BRAM/sim/IP_Psum_Rearrange_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_Rearrange_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/sim/IP_Psum_Data_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/sim/IP_Iact_Data_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/sim/IP_Iact_Addr_SRAM_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_Addr_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/sim/IP_Weight_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Weight_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/sim/IP_Iact_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Iact_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/sim/IP_Psum_DATA_Spad_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP_Psum_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSCSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSC_switch_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroup
INFO: [VRFC 10-2458] undeclared symbol iact_0_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1931]
INFO: [VRFC 10-2458] undeclared symbol iact_0_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1934]
INFO: [VRFC 10-2458] undeclared symbol iact_0_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1979]
INFO: [VRFC 10-2458] undeclared symbol iact_0_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1982]
INFO: [VRFC 10-2458] undeclared symbol iact_0_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2027]
INFO: [VRFC 10-2458] undeclared symbol iact_0_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2030]
INFO: [VRFC 10-2458] undeclared symbol iact_1_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2075]
INFO: [VRFC 10-2458] undeclared symbol iact_1_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2078]
INFO: [VRFC 10-2458] undeclared symbol iact_1_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2123]
INFO: [VRFC 10-2458] undeclared symbol iact_1_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2126]
INFO: [VRFC 10-2458] undeclared symbol iact_1_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2171]
INFO: [VRFC 10-2458] undeclared symbol iact_1_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2174]
INFO: [VRFC 10-2458] undeclared symbol iact_2_0_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2219]
INFO: [VRFC 10-2458] undeclared symbol iact_2_0_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2222]
INFO: [VRFC 10-2458] undeclared symbol iact_2_1_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2267]
INFO: [VRFC 10-2458] undeclared symbol iact_2_1_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2270]
INFO: [VRFC 10-2458] undeclared symbol iact_2_2_north_address_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2315]
INFO: [VRFC 10-2458] undeclared symbol iact_2_2_north_data_out_ready, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2318]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2467]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2468]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2469]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2470]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2471]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2472]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2473]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2474]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2475]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2476]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2477]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_0_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2478]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2479]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2480]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2481]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2482]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2483]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2484]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2485]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2486]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2487]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2488]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2489]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_1_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2490]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2491]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2492]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_write_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2493]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2494]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2495]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_write_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2496]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2497]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2498]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_read_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2499]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_0_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2500]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_1_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2501]
INFO: [VRFC 10-2458] undeclared symbol cg_ctrl_GLB_iact_2_2_read_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2502]
INFO: [VRFC 10-2458] undeclared symbol idle_wire, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:2525]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroupController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroupController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClusterGroup_array
INFO: [VRFC 10-2458] undeclared symbol CG_0_0_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2236]
INFO: [VRFC 10-2458] undeclared symbol CG_0_1_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2237]
INFO: [VRFC 10-2458] undeclared symbol CG_1_0_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2238]
INFO: [VRFC 10-2458] undeclared symbol CG_1_1_psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2239]
INFO: [VRFC 10-2458] undeclared symbol CG_0_0_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2240]
INFO: [VRFC 10-2458] undeclared symbol CG_0_1_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2241]
INFO: [VRFC 10-2458] undeclared symbol CG_1_0_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2242]
INFO: [VRFC 10-2458] undeclared symbol CG_1_1_psum_acc_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:2243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/GLBCluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLBCluster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InActRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InActSRAMBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InAct_addr_SRAM
INFO: [VRFC 10-311] analyzing module Iact_Addr_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InAct_data_SRAM
INFO: [VRFC 10-311] analyzing module Iact_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Max_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_pooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PECluster
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:347]
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:348]
INFO: [VRFC 10-2458] undeclared symbol PE_0_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:349]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:377]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:378]
INFO: [VRFC 10-2458] undeclared symbol PE_0_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:379]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:407]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:408]
INFO: [VRFC 10-2458] undeclared symbol PE_0_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:409]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:438]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:439]
INFO: [VRFC 10-2458] undeclared symbol PE_1_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:440]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:468]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:469]
INFO: [VRFC 10-2458] undeclared symbol PE_1_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:470]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:498]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:499]
INFO: [VRFC 10-2458] undeclared symbol PE_1_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:500]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:529]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:530]
INFO: [VRFC 10-2458] undeclared symbol PE_2_0_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:531]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:559]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:560]
INFO: [VRFC 10-2458] undeclared symbol PE_2_1_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:561]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:589]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_weight_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:590]
INFO: [VRFC 10-2458] undeclared symbol PE_2_2_write_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:591]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActDataConnections.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEClusterInActDataConnections
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEClusterInAct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_data_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_psum_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSumRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Psum_Spad
INFO: [VRFC 10-311] analyzing module Psum_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSumSRAMBank
INFO: [VRFC 10-311] analyzing module Psum_Data_SRAM_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElementControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessingElementPad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Psum_Requantizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Psum_Requantizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/RouterCluster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RouterCluster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_controller
INFO: [VRFC 10-2458] undeclared symbol layer_1_iter_fin_pulse, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:655]
INFO: [VRFC 10-2458] undeclared symbol layer_2_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:711]
INFO: [VRFC 10-2458] undeclared symbol layer_3_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:712]
INFO: [VRFC 10-2458] undeclared symbol layer_4_iter_fin, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:713]
INFO: [VRFC 10-2458] undeclared symbol psum_spad_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:721]
INFO: [VRFC 10-2458] undeclared symbol iact_write_fin_clear, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:722]
INFO: [VRFC 10-2458] undeclared symbol psum_acc_en, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:770]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_integration
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightAdrSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Address_Spad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightRouter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightRouter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2col_converter
INFO: [VRFC 10-2458] undeclared symbol convert_one_vector_done, assumed default net type wire [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActAdrSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iact_Address_Spad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iact_Data_Spad
INFO: [VRFC 10-311] analyzing module Iact_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_SRAM_out_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_SRAM_out_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_rearrange
INFO: [VRFC 10-311] analyzing module Psum_Rearrange_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Data_Spad
INFO: [VRFC 10-311] analyzing module Weight_DATA_Spad_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/test/tb/TOP_test/TOP_integration_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_integration_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xelab -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProcessingElementControl
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_Spad
Compiling module xil_defaultlib.Iact_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_Data_Spad
Compiling module xil_defaultlib.Weight_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_Data_Spad
Compiling module xil_defaultlib.ProcessingElementPad
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=8)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=13)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=7)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=12)
Compiling module xil_defaultlib.PE_psum_FIFO
Compiling module xil_defaultlib.ProcessingElement
Compiling module xil_defaultlib.PEClusterInActDataConnections
Compiling module xil_defaultlib.PEClusterInAct
Compiling module xil_defaultlib.PECluster
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.InAct_addr_SRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.InAct_data_SRAM
Compiling module xil_defaultlib.InActSRAMBank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.PSumSRAMBank
Compiling module xil_defaultlib.GLBCluster
Compiling module xil_defaultlib.InActRouter
Compiling module xil_defaultlib.WeightRouter
Compiling module xil_defaultlib.PSumRouter
Compiling module xil_defaultlib.RouterCluster
Compiling module xil_defaultlib.ClusterGroupController
Compiling module xil_defaultlib.ClusterGroup
Compiling module xil_defaultlib.ClusterGroup_array
Compiling module xil_defaultlib.im2col_converter_default
Compiling module xil_defaultlib.CSC_switch_FIFO
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=7)
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=12)
Compiling module xil_defaultlib.CSCSwitcher
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=13)
Compiling module xil_defaultlib.CSCSwitcher(ADDR_WIDTH=8,COUNT_W...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Rearrange_BRAM
Compiling module xil_defaultlib.Psum_Rearrange_BRAM
Compiling module xil_defaultlib.psum_rearrange
Compiling module xil_defaultlib.Psum_Requantizer
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Max_pooling_default
Compiling module xil_defaultlib.psum_SRAM_out_acc(BATCHES='b0100...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.TOP_controller(WEIGHT_DATA_3_END...
Compiling module xil_defaultlib.TOP(WEIGHT_DATA_3_END=32'b011001...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.ROM_sparse_weight
Compiling module xil_defaultlib.TOP_interface
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_ifmap_BRAM
Compiling module xil_defaultlib.TOP_integration
Compiling module xil_defaultlib.TOP_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_integration_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.879 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.psum_rearrange.Psum_Rearrange_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.ROM_weight_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1300.879 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1300.879 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_integration_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_ifmap.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ifmap_5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_weight.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim/ROM_sparse_COE.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_integration_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.sim/sim_1/behav/xsim'
"xelab -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_0_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_0.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe00.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe01.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe02.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe10.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe11.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe12.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe20.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe21.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.pSumSPadModule.Psum_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.inActDataSPadModule.Iact_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.PECluster.pe22.pePadModule.weightDataSPadModule.Weight_DATA_Spad_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_0_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_1_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_0.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_1.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.addrSRAM.Iact_Addr_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.inActSRAM_2_2.dataSRAM.Iact_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM0.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM1.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.ClusterGroup_array.ClusterGroup_1_1.GLBCluster.pSumSRAM2.Psum_Data_SRAM_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.TOP_inst.psum_rearrange.Psum_Rearrange_BRAM_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.TOP_interface_inst.ROM_weight_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TOP_integration_tb.TOP_integration_inst.u0.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.879 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1300.879 ; gain = 0.000
relaunch_sim
