BRAND, D. AND IYENGAR, V.S. 1986. Timing Analysis Using Functional Relationships. In Computer-Aided Design.
BROWN, F. 1090. Boolean reasoning. Kluwer Academic Publishers, Hingham, MA.
Jindrich Zejda , Eduard Cerny, Gate-level timing verification using waveform narrowing, Proceedings of the conference on European design automation, p.374-379, September 19-23, 1994, Grenoble, France
Hoon Chang , Jacob A. Abraham, VIPER: an efficient vigorously sensitizable path extractor, Proceedings of the 30th international Design Automation Conference, p.112-117, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.158845]
CHEN, H.-C AND DU, D.-C. 1993. Path Sensitization in Critical Path Problem. IEEE Trans. CAD 12 (Feb.), 196-207.
S. Devadas , K. Keutzer , S. Malik , A. Wang, Certified timing verification and the transition delay of a logic circuit, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.549-555, June 08-12, 1992, Anaheim, California, USA
DEVADAS, S. 1993. Computation of Floating Mode Delay in Combinational Circuits: Theory and Algorithms. IEEE Trans. CAD 12 (Dec.), 1913-1923.
DEVADAS, S. 1994. Event Suppression: Improving the Efficiency of Timing Simulation for Synchronous Digital Circuits. IEEE Trans. CAD 13 (June), 814-822.
D. H. Du , S. H. Yen , S. Ghanta, On the general false path problem in timing analysis, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.555-560, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74475]
HRAPCENKO,, V. 1978. Depth and Delay in a Network. Soviet Math. Dokl. 19, 1006-1009.
Yun-Cheng Ju , Resve A. Saleh, Incremental techniques for the identification of statically sensitizable critical paths, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.541-546, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127729]
William K. C. Lam , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Circuit delay models and their exact computation using Timed Boolean Functions, Proceedings of the 30th international Design Automation Conference, p.128-134, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164625]
P. C. McGeer , R. K. Brayton, Efficient algorithms for computing the longest viable path in a combinational network, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.561-567, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74476]
Patrick C. McGeer , Robert K. Brayton, Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications, Kluwer Academic Publishers, Norwell, MA, 1991
S. Perremans , L. Claesen , H. De Man, Static timing analysis of dynamically sensitizable paths, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.568-573, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74477]
SAKALLAH, K. 1995. Dynamic Modeling of Logic Gate Circuits. University of Michigan, Ann Arbor, MI.
Emily J. Shriver , Karem A. Sakallah, Ravel: assigned-delay compiled-code logic simulation, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.364-368, November 1992, Santa Clara, California, USA
SILVA, J. AND SAKALLAH, K. 1993. An Analysis of Path Sensitization Criteria. In Computer Design, 68-72.
SILVA, J. AND SAKALLAH, K. 1994. Efficient and Robust Test Generation-Based Timing Analysis. In Circuits and Systems, 303-306.
Shanf-Zhi Sun , David Hung-Chang Du , Hsi-Chuan Chen, Efficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.156-159, October 10-12, 1994
Hakan Yalcin , John P. Hayes, Hierarchical timing analysis using conditional delays, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.371-377, November 05-09, 1995, San Jose, California, USA
