#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555cd1ebb990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555cd1e4df30 .scope module, "touch_tb" "touch_tb" 3 4;
 .timescale -9 -12;
v0x555cd1edcde0_0 .var "clk_in", 0 0;
v0x555cd1edcea0_0 .net "i2c_clk", 0 0, v0x555cd1edb960_0;  1 drivers
v0x555cd1edcfb0_0 .var "i2c_irq", 0 0;
v0x555cd1edd050_0 .net "i2c_sda", 0 0, L_0x555cd1edd490;  1 drivers
v0x555cd1edd140_0 .var "rst_in", 0 0;
v0x555cd1edd280_0 .net "valid_out", 0 0, v0x555cd1edca40_0;  1 drivers
v0x555cd1edd320_0 .net "x_out", 11 0, v0x555cd1edcb80_0;  1 drivers
v0x555cd1edd3c0_0 .net "y_out", 11 0, v0x555cd1edcc20_0;  1 drivers
S_0x555cd1ea00a0 .scope module, "touch" "touchscreen" 3 14, 4 3 0, S_0x555cd1e4df30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "i2c_irq";
    .port_info 3 /INOUT 1 "i2c_sda";
    .port_info 4 /OUTPUT 1 "i2c_clk";
    .port_info 5 /OUTPUT 1 "valid_out";
    .port_info 6 /OUTPUT 12 "x_out";
    .port_info 7 /OUTPUT 12 "y_out";
P_0x555cd1e72c30 .param/l "NUM_COLS" 0 4 5, +C4<00000000000000000000000011110000>;
P_0x555cd1e72c70 .param/l "NUM_ROWS" 0 4 6, +C4<00000000000000000000000101000000>;
enum0x555cd1e4eb80 .enum2/s (32)
   "IDLE" 0,
   "GET_X" 3,
   "GET_Y" 4
 ;
v0x555cd1edc1a0_0 .var "address_in", 7 0;
v0x555cd1edc280_0 .net "clk_in", 0 0, v0x555cd1edcde0_0;  1 drivers
v0x555cd1edc350_0 .var "data_in", 7 0;
v0x555cd1edc450_0 .net "data_out", 7 0, v0x555cd1edb880_0;  1 drivers
v0x555cd1edc520_0 .net "i2c_clk", 0 0, v0x555cd1edb960_0;  alias, 1 drivers
v0x555cd1edc5c0_0 .net "i2c_irq", 0 0, v0x555cd1edcfb0_0;  1 drivers
v0x555cd1edc660_0 .net "i2c_sda", 0 0, L_0x555cd1edd490;  alias, 1 drivers
v0x555cd1edc730_0 .net "rst_in", 0 0, v0x555cd1edd140_0;  1 drivers
v0x555cd1edc800_0 .var/2s "state", 31 0;
v0x555cd1edc8a0_0 .var "trigger_in", 0 0;
v0x555cd1edc970_0 .net "valid_data", 0 0, v0x555cd1edbfc0_0;  1 drivers
v0x555cd1edca40_0 .var "valid_out", 0 0;
v0x555cd1edcae0_0 .var "waiting", 0 0;
v0x555cd1edcb80_0 .var "x_out", 11 0;
v0x555cd1edcc20_0 .var "y_out", 11 0;
S_0x555cd1ea0350 .scope module, "i2c_comm" "i2c" 4 33, 5 5 0, S_0x555cd1ea00a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "address_in";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "trigger_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_data";
    .port_info 7 /OUTPUT 1 "i2c_clk";
    .port_info 8 /INOUT 1 "i2c_sda";
P_0x555cd1eaaef0 .param/l "DATA_PERIOD" 0 5 7, +C4<00000000000000000000001111101000>;
P_0x555cd1eaaf30 .param/l "DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
enum0x555cd1e4f4e0 .enum2/s (32)
   "IDLE" 0,
   "START" 4,
   "END" 5,
   "ADDRESS" 1,
   "ASK_DATA" 2,
   "RECEIVE_DATA" 3
 ;
v0x555cd1ea3770_0 .net "FULL_PERIOD", 10 0, L_0x555cd1eed650;  1 drivers
L_0x7fcc6a24f060 .functor BUFT 1, C4<0111110100>, C4<0>, C4<0>, C4<0>;
v0x555cd1ea07b0_0 .net "HALF_PERIOD", 9 0, L_0x7fcc6a24f060;  1 drivers
v0x555cd1ebabe0_0 .net "READ_PERIOD", 10 0, L_0x555cd1eeda40;  1 drivers
v0x555cd1eb0800_0 .net "WRITE_PERIOD", 10 0, L_0x555cd1eed920;  1 drivers
o0x7fcc6a2980d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555cd1eaf620_0 name=_ivl_0
L_0x7fcc6a24f0a8 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x555cd1eae7b0_0 .net/2u *"_ivl_12", 10 0, L_0x7fcc6a24f0a8;  1 drivers
L_0x7fcc6a24f180 .functor BUFT 1, C4<00000000000000000000000111110100>, C4<0>, C4<0>, C4<0>;
v0x555cd1e84720_0 .net *"_ivl_16", 31 0, L_0x7fcc6a24f180;  1 drivers
L_0x7fcc6a24f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555cd1edae60_0 .net/2u *"_ivl_2", 0 0, L_0x7fcc6a24f018;  1 drivers
L_0x7fcc6a24f0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555cd1edaf40_0 .net/2u *"_ivl_20", 31 0, L_0x7fcc6a24f0f0;  1 drivers
v0x555cd1edb020_0 .net *"_ivl_22", 31 0, L_0x555cd1eed7d0;  1 drivers
L_0x7fcc6a24f1c8 .functor BUFT 1, C4<00111110100>, C4<0>, C4<0>, C4<0>;
v0x555cd1edb100_0 .net *"_ivl_26", 10 0, L_0x7fcc6a24f1c8;  1 drivers
L_0x7fcc6a24f138 .functor BUFT 1, C4<00111110100>, C4<0>, C4<0>, C4<0>;
v0x555cd1edb1e0_0 .net *"_ivl_8", 10 0, L_0x7fcc6a24f138;  1 drivers
v0x555cd1edb2c0_0 .var "ack_p", 0 0;
v0x555cd1edb380_0 .var "ack_s", 0 0;
v0x555cd1edb440_0 .var "address", 8 0;
v0x555cd1edb520_0 .net "address_in", 7 0, v0x555cd1edc1a0_0;  1 drivers
v0x555cd1edb600_0 .net "clk_in", 0 0, v0x555cd1edcde0_0;  alias, 1 drivers
v0x555cd1edb6c0_0 .var "data", 8 0;
v0x555cd1edb7a0_0 .net "data_in", 7 0, v0x555cd1edc350_0;  1 drivers
v0x555cd1edb880_0 .var "data_out", 7 0;
v0x555cd1edb960_0 .var "i2c_clk", 0 0;
v0x555cd1edba20_0 .net "i2c_sda", 0 0, L_0x555cd1edd490;  alias, 1 drivers
v0x555cd1edbae0_0 .var "period_counter", 10 0;
v0x555cd1edbbc0_0 .net "rst_in", 0 0, v0x555cd1edd140_0;  alias, 1 drivers
v0x555cd1edbc80_0 .var "sda_val", 0 0;
v0x555cd1edbd40_0 .var "sending_i", 8 0;
v0x555cd1edbe20_0 .var/2s "state", 31 0;
v0x555cd1edbf00_0 .net "trigger_in", 0 0, v0x555cd1edc8a0_0;  1 drivers
v0x555cd1edbfc0_0 .var "valid_data", 0 0;
E_0x555cd1eaea50 .event posedge, v0x555cd1edb600_0;
L_0x555cd1edd490 .functor MUXZ 1, L_0x7fcc6a24f018, o0x7fcc6a2980d8, v0x555cd1edbc80_0, C4<>;
L_0x555cd1eed650 .arith/mult 11, L_0x7fcc6a24f138, L_0x7fcc6a24f0a8;
L_0x555cd1eed7d0 .arith/div 32, L_0x7fcc6a24f180, L_0x7fcc6a24f0f0;
L_0x555cd1eed920 .part L_0x555cd1eed7d0, 0, 11;
L_0x555cd1eeda40 .arith/sum 11, L_0x7fcc6a24f1c8, L_0x555cd1eed920;
    .scope S_0x555cd1ea0350;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edb2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edb380_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x555cd1ea0350;
T_1 ;
    %wait E_0x555cd1eaea50;
    %load/vec4 v0x555cd1edbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x555cd1edbae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555cd1edb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edb2c0_0, 0;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x555cd1edb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1ebabe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edb380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb2c0_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x555cd1edbe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x555cd1edbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x555cd1edb520_0;
    %load/vec4 v0x555cd1edbd40_0;
    %part/u 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %load/vec4 v0x555cd1edb520_0;
    %pad/u 9;
    %assign/vec4 v0x555cd1edb440_0, 0;
    %load/vec4 v0x555cd1edb7a0_0;
    %pad/u 9;
    %assign/vec4 v0x555cd1edb6c0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
T_1.17 ;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
T_1.19 ;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.21, 4;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb380_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x555cd1edb440_0;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
T_1.24 ;
T_1.21 ;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb380_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x555cd1edb6c0_0;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
T_1.28 ;
T_1.25 ;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.29, 4;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edbfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb2c0_0, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x555cd1edbc80_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x555cd1edb880_0, 4, 5;
    %load/vec4 v0x555cd1edbd40_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edbfc0_0, 0;
T_1.33 ;
T_1.32 ;
T_1.29 ;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1eb0800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.35, 4;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.37, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555cd1edbe20_0, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edbc80_0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0x555cd1edbd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb960_0, 0;
    %load/vec4 v0x555cd1edbd40_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555cd1edbd40_0, 0;
T_1.41 ;
T_1.40 ;
T_1.38 ;
T_1.35 ;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x555cd1edbe20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.43, 4;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1ea3770_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edb960_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x555cd1edbae0_0, 0;
    %jmp T_1.46;
T_1.45 ;
    %load/vec4 v0x555cd1edbae0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x555cd1edbae0_0, 0;
T_1.46 ;
    %load/vec4 v0x555cd1edbae0_0;
    %pad/u 32;
    %load/vec4 v0x555cd1ea07b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.47, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edb960_0, 0;
T_1.47 ;
T_1.43 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555cd1ea00a0;
T_2 ;
    %wait E_0x555cd1eaea50;
    %load/vec4 v0x555cd1edc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555cd1edc800_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edcae0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555cd1edc800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edcae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edc8a0_0, 0;
    %load/vec4 v0x555cd1edc5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555cd1edc800_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x555cd1edcae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 113, 0, 8;
    %assign/vec4 v0x555cd1edc1a0_0, 0;
    %pushi/vec4 137, 0, 8;
    %assign/vec4 v0x555cd1edc350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cd1edc8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cd1edcae0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cd1edc8a0_0, 0;
T_2.8 ;
    %load/vec4 v0x555cd1edc970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edcae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555cd1edc800_0, 0;
T_2.9 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555cd1e4df30;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x555cd1edcde0_0;
    %nor/r;
    %store/vec4 v0x555cd1edcde0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555cd1e4df30;
T_4 ;
    %vpi_call/w 3 33 "$dumpfile", "touch.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555cd1e4df30 {0 0 0};
    %vpi_call/w 3 35 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edcde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edd140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cd1edd140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edd140_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cd1edcfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cd1edcfb0_0, 0, 1;
    %delay 50000, 0;
    %delay 2000000000, 0;
    %vpi_call/w 3 66 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 67 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/touch_tb.sv";
    "hdl/touch.sv";
    "hdl/i2c.sv";
