{"peripheral_accesses":[{"accesses":[{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":976}},{"access_type":"volatile_write","address":"0x1073745984","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"AHBCLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":979}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":984}},{"access_type":"volatile_write","address":"0x1073745984","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"AHBCLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":987}},{"access_type":"volatile_read","address":"0x1073745928","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL2 register","register_name":"PSCCTL2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1024}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x36 register","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1032}},{"access_type":"volatile_write","address":"0x1073745928","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL2 register","register_name":"PSCCTL2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1062}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXip","line":1000}},{"access_type":"volatile_write","address":"0x1073745956","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXip","line":1007}}],"base_address":"0x1073745920","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_write","address":"0x1073754228","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x116","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableDMAHWWake","line":305}},{"access_type":"volatile_write","address":"0x1073754232","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x120","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableDMAHWWake","line":310}},{"access_type":"volatile_write","address":"0x1073754184","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x72","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":330}},{"access_type":"volatile_write","address":"0x1073754180","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x68","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":334}},{"access_type":"volatile_write","address":"0x1073754176","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x64","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":341}},{"access_type":"volatile_write","address":"0x1073754172","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x60","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":345}},{"access_type":"volatile_write","address":"0x1073754168","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x56","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":349}},{"access_type":"volatile_write","address":"0x1073754208","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":366}},{"access_type":"volatile_write","address":"0x1073754204","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x92","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":370}},{"access_type":"volatile_write","address":"0x1073754200","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":377}},{"access_type":"volatile_write","address":"0x1073754196","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x84","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":381}},{"access_type":"volatile_write","address":"0x1073754192","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x80","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":385}},{"access_type":"volatile_read","address":"0x1073754244","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x132","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableLPRequestMask","line":391}},{"access_type":"volatile_write","address":"0x1073754244","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x132","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableLPRequestMask","line":391}},{"access_type":"volatile_read","address":"0x1073754248","bits_modified":[],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x136","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableLPRequestMask","line":396}},{"access_type":"volatile_write","address":"0x1073754248","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x136","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableLPRequestMask","line":396}},{"access_type":"volatile_read","address":"0x1073754120","bits_modified":[],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"PSCCTL2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1136}},{"access_type":"volatile_write","address":"0x1073754112","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"PSCCTL0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1136}},{"access_type":"volatile_read","address":"0x1073754216","bits_modified":[],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1140}},{"access_type":"volatile_write","address":"0x1073754216","bits_modified":["bit_0"],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1140}},{"access_type":"volatile_read","address":"0x1073754216","bits_modified":[],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1145}},{"access_type":"volatile_write","address":"0x1073754216","bits_modified":["bit_1"],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1145}},{"access_type":"volatile_read","address":"0x1073754216","bits_modified":[],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1333}},{"access_type":"volatile_write","address":"0x1073754216","bits_modified":["bit_2","bit_3"],"data_size":32,"purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1333}},{"access_type":"volatile_read","address":"0x1073754224","bits_modified":[],"data_size":32,"purpose":"Access REG_0x112 register","register_name":"REG_0x112","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1022}},{"access_type":"volatile_read","address":"0x1073754272","bits_modified":[],"data_size":32,"purpose":"Access REG_0x160 register","register_name":"REG_0x160","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1026}},{"access_type":"volatile_read","address":"0x1073754260","bits_modified":[],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1027}},{"access_type":"volatile_read","address":"0x1073754268","bits_modified":[],"data_size":32,"purpose":"Access REG_0x156 register","register_name":"REG_0x156","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1028}},{"access_type":"volatile_read","address":"0x1073754276","bits_modified":[],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1029}},{"access_type":"volatile_read","address":"0x1073754284","bits_modified":[],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1030}},{"access_type":"volatile_read","address":"0x1073754272","bits_modified":[],"data_size":32,"purpose":"Access REG_0x160 register","register_name":"REG_0x160","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1039}},{"access_type":"volatile_write","address":"0x1073754272","bits_modified":["bit_0","bit_1"],"data_size":32,"purpose":"Access REG_0x160 register","register_name":"REG_0x160","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1039}},{"access_type":"volatile_read","address":"0x1073754260","bits_modified":[],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1040}},{"access_type":"volatile_write","address":"0x1073754260","bits_modified":["bit_3","bit_6","bit_9"],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1040}},{"access_type":"volatile_read","address":"0x1073754268","bits_modified":[],"data_size":32,"purpose":"Access REG_0x156 register","register_name":"REG_0x156","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1043}},{"access_type":"volatile_write","address":"0x1073754268","bits_modified":["bit_3"],"data_size":32,"purpose":"Access REG_0x156 register","register_name":"REG_0x156","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1043}},{"access_type":"volatile_read","address":"0x1073754276","bits_modified":[],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1044}},{"access_type":"volatile_write","address":"0x1073754276","bits_modified":["bit_0","bit_1","bit_2","bit_3","bit_4","bit_5","bit_6","bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13"],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1044}},{"access_type":"volatile_read","address":"0x1073754284","bits_modified":[],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1045}},{"access_type":"volatile_write","address":"0x1073754284","bits_modified":["bit_8","bit_9","bit_10"],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1045}},{"access_type":"volatile_read","address":"0x1073754300","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1047}},{"access_type":"volatile_read","address":"0x1073754292","bits_modified":[],"data_size":32,"purpose":"Access REG_0x180 register","register_name":"REG_0x180","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1051}},{"access_type":"volatile_read","address":"0x1073754304","bits_modified":[],"data_size":32,"purpose":"Access REG_0x192 register","register_name":"REG_0x192","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1055}},{"access_type":"volatile_read","address":"0x1073754308","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1058}},{"access_type":"volatile_read","address":"0x1073754224","bits_modified":[],"data_size":32,"purpose":"Access REG_0x112 register","register_name":"REG_0x112","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1069}},{"access_type":"volatile_write","address":"0x1073754272","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x160 register","register_name":"REG_0x160","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1072}},{"access_type":"volatile_write","address":"0x1073754260","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1073}},{"access_type":"volatile_write","address":"0x1073754268","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x156 register","register_name":"REG_0x156","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1074}},{"access_type":"volatile_write","address":"0x1073754276","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1075}},{"access_type":"volatile_write","address":"0x1073754284","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1076}}],"base_address":"0x1073754112","peripheral_name":"CLKCTL1"},{"accesses":[{"access_type":"volatile_write","address":"0x1073750244","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure SYSCON0 settings","register_name":"REG_0x228","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1281}}],"base_address":"0x1073750016","peripheral_name":"SYSCON0"},{"accesses":[{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":910}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":910}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":913}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":917}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":924}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":924}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":930}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":930}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":931}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_9"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":931}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":933}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":933}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":935}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":935}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":940}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":940}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":941}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":941}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":946}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":946}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":948}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":948}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":951}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_16"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":951}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":952}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":957}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":957}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":960}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":960}}],"base_address":"0x1078005760","peripheral_name":"XSPI2"}]}
