$date
	Sun Jan 05 18:34:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 $ pc_in [31:0] $end
$var reg 32 % pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1 #
b1 $
#15
b1 !
b1 %
1"
#20
0"
