/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* pinE */
.set pinE__0__DR, CYREG_GPIO_PRT0_DR
.set pinE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinE__0__HSIOM_MASK, 0x000F0000
.set pinE__0__HSIOM_SHIFT, 16
.set pinE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinE__0__MASK, 0x10
.set pinE__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinE__0__OUT_SEL_SHIFT, 8
.set pinE__0__OUT_SEL_VAL, 2
.set pinE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinE__0__PC, CYREG_GPIO_PRT0_PC
.set pinE__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinE__0__PORT, 0
.set pinE__0__PS, CYREG_GPIO_PRT0_PS
.set pinE__0__SHIFT, 4
.set pinE__DR, CYREG_GPIO_PRT0_DR
.set pinE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinE__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinE__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__INTR, CYREG_GPIO_PRT0_INTR
.set pinE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinE__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinE__MASK, 0x10
.set pinE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinE__PC, CYREG_GPIO_PRT0_PC
.set pinE__PC2, CYREG_GPIO_PRT0_PC2
.set pinE__PORT, 0
.set pinE__PS, CYREG_GPIO_PRT0_PS
.set pinE__SHIFT, 4

/* pinRS */
.set pinRS__0__DR, CYREG_GPIO_PRT0_DR
.set pinRS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinRS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinRS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinRS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinRS__0__HSIOM_MASK, 0x00F00000
.set pinRS__0__HSIOM_SHIFT, 20
.set pinRS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinRS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinRS__0__MASK, 0x20
.set pinRS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set pinRS__0__OUT_SEL_SHIFT, 10
.set pinRS__0__OUT_SEL_VAL, 0
.set pinRS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRS__0__PC, CYREG_GPIO_PRT0_PC
.set pinRS__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinRS__0__PORT, 0
.set pinRS__0__PS, CYREG_GPIO_PRT0_PS
.set pinRS__0__SHIFT, 5
.set pinRS__DR, CYREG_GPIO_PRT0_DR
.set pinRS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinRS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinRS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinRS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__INTR, CYREG_GPIO_PRT0_INTR
.set pinRS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinRS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinRS__MASK, 0x20
.set pinRS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinRS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinRS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinRS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinRS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinRS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinRS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinRS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinRS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinRS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinRS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinRS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinRS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinRS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinRS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinRS__PC, CYREG_GPIO_PRT0_PC
.set pinRS__PC2, CYREG_GPIO_PRT0_PC2
.set pinRS__PORT, 0
.set pinRS__PS, CYREG_GPIO_PRT0_PS
.set pinRS__SHIFT, 5

/* pinDB4 */
.set pinDB4__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB4__0__HSIOM_MASK, 0x0000F000
.set pinDB4__0__HSIOM_SHIFT, 12
.set pinDB4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB4__0__MASK, 0x08
.set pinDB4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB4__0__OUT_SEL_SHIFT, 6
.set pinDB4__0__OUT_SEL_VAL, 1
.set pinDB4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB4__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB4__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB4__0__PORT, 1
.set pinDB4__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB4__0__SHIFT, 3
.set pinDB4__DR, CYREG_GPIO_PRT1_DR
.set pinDB4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB4__MASK, 0x08
.set pinDB4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB4__PC, CYREG_GPIO_PRT1_PC
.set pinDB4__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB4__PORT, 1
.set pinDB4__PS, CYREG_GPIO_PRT1_PS
.set pinDB4__SHIFT, 3

/* pinDB5 */
.set pinDB5__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB5__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB5__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB5__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB5__0__HSIOM_MASK, 0x00000F00
.set pinDB5__0__HSIOM_SHIFT, 8
.set pinDB5__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB5__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB5__0__MASK, 0x04
.set pinDB5__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB5__0__OUT_SEL_SHIFT, 4
.set pinDB5__0__OUT_SEL_VAL, 0
.set pinDB5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB5__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB5__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB5__0__PORT, 1
.set pinDB5__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB5__0__SHIFT, 2
.set pinDB5__DR, CYREG_GPIO_PRT1_DR
.set pinDB5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB5__MASK, 0x04
.set pinDB5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB5__PC, CYREG_GPIO_PRT1_PC
.set pinDB5__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB5__PORT, 1
.set pinDB5__PS, CYREG_GPIO_PRT1_PS
.set pinDB5__SHIFT, 2

/* pinDB6 */
.set pinDB6__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB6__0__HSIOM_MASK, 0x000000F0
.set pinDB6__0__HSIOM_SHIFT, 4
.set pinDB6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB6__0__MASK, 0x02
.set pinDB6__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB6__0__OUT_SEL_SHIFT, 2
.set pinDB6__0__OUT_SEL_VAL, 3
.set pinDB6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB6__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB6__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB6__0__PORT, 1
.set pinDB6__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB6__0__SHIFT, 1
.set pinDB6__DR, CYREG_GPIO_PRT1_DR
.set pinDB6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB6__MASK, 0x02
.set pinDB6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB6__PC, CYREG_GPIO_PRT1_PC
.set pinDB6__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB6__PORT, 1
.set pinDB6__PS, CYREG_GPIO_PRT1_PS
.set pinDB6__SHIFT, 1

/* pinDB7 */
.set pinDB7__0__DR, CYREG_GPIO_PRT1_DR
.set pinDB7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pinDB7__0__HSIOM_MASK, 0x0000000F
.set pinDB7__0__HSIOM_SHIFT, 0
.set pinDB7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__0__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB7__0__MASK, 0x01
.set pinDB7__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pinDB7__0__OUT_SEL_SHIFT, 0
.set pinDB7__0__OUT_SEL_VAL, 2
.set pinDB7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB7__0__PC, CYREG_GPIO_PRT1_PC
.set pinDB7__0__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB7__0__PORT, 1
.set pinDB7__0__PS, CYREG_GPIO_PRT1_PS
.set pinDB7__0__SHIFT, 0
.set pinDB7__DR, CYREG_GPIO_PRT1_DR
.set pinDB7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pinDB7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pinDB7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pinDB7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__INTR, CYREG_GPIO_PRT1_INTR
.set pinDB7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pinDB7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pinDB7__MASK, 0x01
.set pinDB7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pinDB7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pinDB7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pinDB7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pinDB7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pinDB7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pinDB7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pinDB7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pinDB7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pinDB7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pinDB7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pinDB7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pinDB7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pinDB7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pinDB7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pinDB7__PC, CYREG_GPIO_PRT1_PC
.set pinDB7__PC2, CYREG_GPIO_PRT1_PC2
.set pinDB7__PORT, 1
.set pinDB7__PS, CYREG_GPIO_PRT1_PS
.set pinDB7__SHIFT, 0

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK3
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A03
.set Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A13
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D03
.set Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D13
.set Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F03
.set Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F13
.set Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* pinRelay */
.set pinRelay__0__DR, CYREG_GPIO_PRT3_DR
.set pinRelay__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set pinRelay__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set pinRelay__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set pinRelay__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set pinRelay__0__HSIOM_MASK, 0x00F00000
.set pinRelay__0__HSIOM_SHIFT, 20
.set pinRelay__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinRelay__0__INTR, CYREG_GPIO_PRT3_INTR
.set pinRelay__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinRelay__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set pinRelay__0__MASK, 0x20
.set pinRelay__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set pinRelay__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set pinRelay__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set pinRelay__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set pinRelay__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set pinRelay__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set pinRelay__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set pinRelay__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set pinRelay__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set pinRelay__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set pinRelay__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set pinRelay__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set pinRelay__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set pinRelay__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set pinRelay__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set pinRelay__0__PC, CYREG_GPIO_PRT3_PC
.set pinRelay__0__PC2, CYREG_GPIO_PRT3_PC2
.set pinRelay__0__PORT, 3
.set pinRelay__0__PS, CYREG_GPIO_PRT3_PS
.set pinRelay__0__SHIFT, 5
.set pinRelay__DR, CYREG_GPIO_PRT3_DR
.set pinRelay__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set pinRelay__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set pinRelay__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set pinRelay__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinRelay__INTR, CYREG_GPIO_PRT3_INTR
.set pinRelay__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinRelay__INTSTAT, CYREG_GPIO_PRT3_INTR
.set pinRelay__MASK, 0x20
.set pinRelay__PA__CFG0, CYREG_UDB_PA3_CFG0
.set pinRelay__PA__CFG1, CYREG_UDB_PA3_CFG1
.set pinRelay__PA__CFG10, CYREG_UDB_PA3_CFG10
.set pinRelay__PA__CFG11, CYREG_UDB_PA3_CFG11
.set pinRelay__PA__CFG12, CYREG_UDB_PA3_CFG12
.set pinRelay__PA__CFG13, CYREG_UDB_PA3_CFG13
.set pinRelay__PA__CFG14, CYREG_UDB_PA3_CFG14
.set pinRelay__PA__CFG2, CYREG_UDB_PA3_CFG2
.set pinRelay__PA__CFG3, CYREG_UDB_PA3_CFG3
.set pinRelay__PA__CFG4, CYREG_UDB_PA3_CFG4
.set pinRelay__PA__CFG5, CYREG_UDB_PA3_CFG5
.set pinRelay__PA__CFG6, CYREG_UDB_PA3_CFG6
.set pinRelay__PA__CFG7, CYREG_UDB_PA3_CFG7
.set pinRelay__PA__CFG8, CYREG_UDB_PA3_CFG8
.set pinRelay__PA__CFG9, CYREG_UDB_PA3_CFG9
.set pinRelay__PC, CYREG_GPIO_PRT3_PC
.set pinRelay__PC2, CYREG_GPIO_PRT3_PC2
.set pinRelay__PORT, 3
.set pinRelay__PS, CYREG_GPIO_PRT3_PS
.set pinRelay__SHIFT, 5

/* Pin_JoyStick */
.set Pin_JoyStick__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_JoyStick__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_JoyStick__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_JoyStick__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_JoyStick__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_JoyStick__0__HSIOM_MASK, 0x0000000F
.set Pin_JoyStick__0__HSIOM_SHIFT, 0
.set Pin_JoyStick__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__0__MASK, 0x01
.set Pin_JoyStick__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_JoyStick__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_JoyStick__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_JoyStick__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_JoyStick__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_JoyStick__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_JoyStick__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_JoyStick__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_JoyStick__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_JoyStick__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_JoyStick__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_JoyStick__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_JoyStick__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_JoyStick__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_JoyStick__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_JoyStick__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_JoyStick__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_JoyStick__0__PORT, 3
.set Pin_JoyStick__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_JoyStick__0__SHIFT, 0
.set Pin_JoyStick__DR, CYREG_GPIO_PRT3_DR
.set Pin_JoyStick__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_JoyStick__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_JoyStick__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_JoyStick__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_JoyStick__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_JoyStick__MASK, 0x01
.set Pin_JoyStick__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_JoyStick__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_JoyStick__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_JoyStick__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_JoyStick__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_JoyStick__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_JoyStick__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_JoyStick__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_JoyStick__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_JoyStick__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_JoyStick__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_JoyStick__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_JoyStick__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_JoyStick__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_JoyStick__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_JoyStick__PC, CYREG_GPIO_PRT3_PC
.set Pin_JoyStick__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_JoyStick__PORT, 3
.set Pin_JoyStick__PS, CYREG_GPIO_PRT3_PS
.set Pin_JoyStick__SHIFT, 0

/* pinBacklight */
.set pinBacklight__0__DR, CYREG_GPIO_PRT0_DR
.set pinBacklight__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinBacklight__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinBacklight__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinBacklight__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set pinBacklight__0__HSIOM_MASK, 0x00000F00
.set pinBacklight__0__HSIOM_SHIFT, 8
.set pinBacklight__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__0__INTR, CYREG_GPIO_PRT0_INTR
.set pinBacklight__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinBacklight__0__MASK, 0x04
.set pinBacklight__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinBacklight__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinBacklight__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinBacklight__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinBacklight__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinBacklight__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinBacklight__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinBacklight__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinBacklight__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinBacklight__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinBacklight__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinBacklight__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinBacklight__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinBacklight__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinBacklight__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinBacklight__0__PC, CYREG_GPIO_PRT0_PC
.set pinBacklight__0__PC2, CYREG_GPIO_PRT0_PC2
.set pinBacklight__0__PORT, 0
.set pinBacklight__0__PS, CYREG_GPIO_PRT0_PS
.set pinBacklight__0__SHIFT, 2
.set pinBacklight__DR, CYREG_GPIO_PRT0_DR
.set pinBacklight__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set pinBacklight__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set pinBacklight__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set pinBacklight__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__INTR, CYREG_GPIO_PRT0_INTR
.set pinBacklight__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set pinBacklight__INTSTAT, CYREG_GPIO_PRT0_INTR
.set pinBacklight__MASK, 0x04
.set pinBacklight__PA__CFG0, CYREG_UDB_PA0_CFG0
.set pinBacklight__PA__CFG1, CYREG_UDB_PA0_CFG1
.set pinBacklight__PA__CFG10, CYREG_UDB_PA0_CFG10
.set pinBacklight__PA__CFG11, CYREG_UDB_PA0_CFG11
.set pinBacklight__PA__CFG12, CYREG_UDB_PA0_CFG12
.set pinBacklight__PA__CFG13, CYREG_UDB_PA0_CFG13
.set pinBacklight__PA__CFG14, CYREG_UDB_PA0_CFG14
.set pinBacklight__PA__CFG2, CYREG_UDB_PA0_CFG2
.set pinBacklight__PA__CFG3, CYREG_UDB_PA0_CFG3
.set pinBacklight__PA__CFG4, CYREG_UDB_PA0_CFG4
.set pinBacklight__PA__CFG5, CYREG_UDB_PA0_CFG5
.set pinBacklight__PA__CFG6, CYREG_UDB_PA0_CFG6
.set pinBacklight__PA__CFG7, CYREG_UDB_PA0_CFG7
.set pinBacklight__PA__CFG8, CYREG_UDB_PA0_CFG8
.set pinBacklight__PA__CFG9, CYREG_UDB_PA0_CFG9
.set pinBacklight__PC, CYREG_GPIO_PRT0_PC
.set pinBacklight__PC2, CYREG_GPIO_PRT0_PC2
.set pinBacklight__PORT, 0
.set pinBacklight__PS, CYREG_GPIO_PRT0_PS
.set pinBacklight__SHIFT, 2

/* ADC_SAR_Seq_Button */
.set ADC_SAR_Seq_Button_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000040
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_Button_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_SAR_Seq_Button_intClock__DIV_ID, 0x00000040
.set ADC_SAR_Seq_Button_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_SAR_Seq_Button_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_Seq_Button_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_Button_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_Button_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_Button_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_Button_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_Button_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* pinSwitchIndicator */
.set pinSwitchIndicator__0__DR, CYREG_GPIO_PRT3_DR
.set pinSwitchIndicator__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set pinSwitchIndicator__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set pinSwitchIndicator__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set pinSwitchIndicator__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set pinSwitchIndicator__0__HSIOM_MASK, 0x0F000000
.set pinSwitchIndicator__0__HSIOM_SHIFT, 24
.set pinSwitchIndicator__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinSwitchIndicator__0__INTR, CYREG_GPIO_PRT3_INTR
.set pinSwitchIndicator__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinSwitchIndicator__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set pinSwitchIndicator__0__MASK, 0x40
.set pinSwitchIndicator__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set pinSwitchIndicator__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set pinSwitchIndicator__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set pinSwitchIndicator__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set pinSwitchIndicator__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set pinSwitchIndicator__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set pinSwitchIndicator__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set pinSwitchIndicator__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set pinSwitchIndicator__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set pinSwitchIndicator__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set pinSwitchIndicator__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set pinSwitchIndicator__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set pinSwitchIndicator__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set pinSwitchIndicator__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set pinSwitchIndicator__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set pinSwitchIndicator__0__PC, CYREG_GPIO_PRT3_PC
.set pinSwitchIndicator__0__PC2, CYREG_GPIO_PRT3_PC2
.set pinSwitchIndicator__0__PORT, 3
.set pinSwitchIndicator__0__PS, CYREG_GPIO_PRT3_PS
.set pinSwitchIndicator__0__SHIFT, 6
.set pinSwitchIndicator__DR, CYREG_GPIO_PRT3_DR
.set pinSwitchIndicator__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set pinSwitchIndicator__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set pinSwitchIndicator__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set pinSwitchIndicator__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinSwitchIndicator__INTR, CYREG_GPIO_PRT3_INTR
.set pinSwitchIndicator__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set pinSwitchIndicator__INTSTAT, CYREG_GPIO_PRT3_INTR
.set pinSwitchIndicator__MASK, 0x40
.set pinSwitchIndicator__PA__CFG0, CYREG_UDB_PA3_CFG0
.set pinSwitchIndicator__PA__CFG1, CYREG_UDB_PA3_CFG1
.set pinSwitchIndicator__PA__CFG10, CYREG_UDB_PA3_CFG10
.set pinSwitchIndicator__PA__CFG11, CYREG_UDB_PA3_CFG11
.set pinSwitchIndicator__PA__CFG12, CYREG_UDB_PA3_CFG12
.set pinSwitchIndicator__PA__CFG13, CYREG_UDB_PA3_CFG13
.set pinSwitchIndicator__PA__CFG14, CYREG_UDB_PA3_CFG14
.set pinSwitchIndicator__PA__CFG2, CYREG_UDB_PA3_CFG2
.set pinSwitchIndicator__PA__CFG3, CYREG_UDB_PA3_CFG3
.set pinSwitchIndicator__PA__CFG4, CYREG_UDB_PA3_CFG4
.set pinSwitchIndicator__PA__CFG5, CYREG_UDB_PA3_CFG5
.set pinSwitchIndicator__PA__CFG6, CYREG_UDB_PA3_CFG6
.set pinSwitchIndicator__PA__CFG7, CYREG_UDB_PA3_CFG7
.set pinSwitchIndicator__PA__CFG8, CYREG_UDB_PA3_CFG8
.set pinSwitchIndicator__PA__CFG9, CYREG_UDB_PA3_CFG9
.set pinSwitchIndicator__PC, CYREG_GPIO_PRT3_PC
.set pinSwitchIndicator__PC2, CYREG_GPIO_PRT3_PC2
.set pinSwitchIndicator__PORT, 3
.set pinSwitchIndicator__PS, CYREG_GPIO_PRT3_PS
.set pinSwitchIndicator__SHIFT, 6

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
