
---------- Begin Simulation Statistics ----------
final_tick                                50927144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707112                       # Number of bytes of host memory used
host_op_rate                                   516297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.29                       # Real time elapsed on the host
host_tick_rate                             1012611539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15292667                       # Number of instructions simulated
sim_ops                                      25966000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050927                       # Number of seconds simulated
sim_ticks                                 50927144500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745641                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15292667                       # Number of instructions committed
system.cpu.committedOps                      25966000                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 90056.303872                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 90056.303872                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  54277924963                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  54277924963                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       602711                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       602711                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8235924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8235924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100679.764244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100679.764244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100283.490631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100283.490631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8191641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8191641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4458402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4458402000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        44283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4377775500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4377775500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43654                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57361.199760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57361.199760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111107.046352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111107.046352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7630773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7630773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8232020500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8232020500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       143512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       143512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       138701                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       138701                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    534536000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    534536000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4811                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16010209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16010209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67575.933864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67575.933864                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101357.918085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101357.918085                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15822414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15822414                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  12690422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12690422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011730                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       187795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         187795                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       139330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       139330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4912311500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4912311500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16010209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16010209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67575.933864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67575.933864                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101357.918085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 90056.303872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90897.447791                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15822414                       # number of overall hits
system.cpu.dcache.overall_hits::total        15822414                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  12690422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12690422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011730                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       187795                       # number of overall misses
system.cpu.dcache.overall_misses::total        187795                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       139330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       139330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4912311500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  54277924963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59190236463                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       602711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       651176                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     20641729                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     10079021                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     31716895                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        303523                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 650152                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             25.298214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32671594                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data    53.537299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   968.640616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.052283                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.945938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          700                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.683594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.316406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            651176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32671594                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.177915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16473590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             78204                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       561882                       # number of writebacks
system.cpu.dcache.writebacks::total            561882                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8235924                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36272                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22250007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22250007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81659.184727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81659.184727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80659.184727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80659.184727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22248069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22248069                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    158255500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158255500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156317500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22250007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22250007                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81659.184727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81659.184727                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80659.184727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80659.184727                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22248069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22248069                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    158255500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158255500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1938                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22250007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22250007                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81659.184727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81659.184727                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80659.184727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80659.184727                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22248069                       # number of overall hits
system.cpu.icache.overall_hits::total        22248069                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    158255500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158255500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1938                       # number of overall misses
system.cpu.icache.overall_misses::total          1938                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156317500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156317500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1427                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11480.911765                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44501952                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.137835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44501952                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           503.137835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22250007                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1427                       # number of writebacks
system.cpu.icache.writebacks::total              1427                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22250007                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        101854289                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               101854288.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6332333                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4261664                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115273                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505722                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505722                       # number of float instructions
system.cpu.num_fp_register_reads              6354530                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219168                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              25885885                       # Number of integer alu accesses
system.cpu.num_int_insts                     25885885                       # number of integer instructions
system.cpu.num_int_register_reads            66285943                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12257742                       # number of times the integer registers were written
system.cpu.num_load_insts                     8235891                       # Number of load instructions
system.cpu.num_mem_refs                      16010172                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9866032     38.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11736      0.05%     38.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6336      0.02%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::MemRead                  4042934     15.57%     53.91% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.76%     59.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192957     16.15%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25966000                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     50927144500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88099.474912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88099.474912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78099.474912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78099.474912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133862500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133862500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          4811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118526.978010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118526.978010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 108526.978010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108526.978010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   400                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    522822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     522822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.916857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.916857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            4411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4411                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    478712500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    478712500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.916857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.916857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         4411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4411                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        43654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       602711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        646365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110738.780132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 91406.857259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92590.858900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100738.780132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81406.857259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82590.858900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        13916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4253919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  53819900520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  58073820020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.879965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.976911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        38414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       588795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          627209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3869779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  47931950520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51801730020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.879965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.976911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       588795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       627209                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1426                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1426                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       561882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       561882                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561882                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       602711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               653114                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88099.474912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111540.969060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 91406.857259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92759.341864                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78099.474912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 101540.969060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81406.857259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82759.341864                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        13916                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19780                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    151002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4776742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  53819900520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58747645020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.884417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.883627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.976911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969714                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42825                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       588795                       # number of demand (read+write) misses
system.l2.demand_misses::total                 633334                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4348492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  47931950520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52414305020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.883627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.976911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.969714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       588795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            633334                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       602711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              653114                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 88099.474912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111540.969060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 91406.857259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92759.341864                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78099.474912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 101540.969060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81406.857259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82759.341864                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 224                       # number of overall hits
system.l2.overall_hits::.cpu.data                5640                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        13916                       # number of overall hits
system.l2.overall_hits::total                   19780                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    151002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4776742000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  53819900520                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58747645020                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.884417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.883627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.976911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969714                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1714                       # number of overall misses
system.l2.overall_misses::.cpu.data             42825                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       588795                       # number of overall misses
system.l2.overall_misses::total                633334                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    133862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4348492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  47931950520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52414305020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.883627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.976911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.969714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       588795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           633334                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         600866                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         8798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        10636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3524                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.059050                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 11071106                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.615648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.786718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2337.866302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 28240.522279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.861832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         25023                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7745                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.763641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.236359                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    633634                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  11071106                       # Number of tag accesses
system.l2.tags.tagsinuse                 30661.790946                       # Cycle average of tags in use
system.l2.tags.total_refs                     1304684                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              526072                       # number of writebacks
system.l2.writebacks::total                    526072                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      43925.23                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40658.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    526071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    588795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21908.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       795.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    795.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       661.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    661.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        11.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2153979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2153979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2153979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          53818058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    739937029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             795909066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      661111954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2153979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         53818058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    739937029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1457021020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      661111954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            661111954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       194699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.079389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.588413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.799116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36186     18.59%     18.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31652     16.26%     34.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49061     25.20%     60.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25587     13.14%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21828     11.21%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2620      1.35%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          703      0.36%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          668      0.34%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26394     13.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194699                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               40529856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                40533376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33667264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33668544                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2740800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     37682880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40533376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33668544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33668544                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       588795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37224.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59242.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39313.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2737280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     37682880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2153979.004261666443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 53748939.330380089581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 739937029.063155055046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63802174                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2537060018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  23147298395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       526071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2161861.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33667264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 661086819.819634675980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1137292846255                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        31336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1716468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             495616                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        31336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       588795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              633334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       526071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526071                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    83.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             40454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33551                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000339854750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        31336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.209248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.707718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.139315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31330     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  344026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  287839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    633334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                633334                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      633334                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   522673                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3166395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   50927129500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25748160587                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13874179337                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        31336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.787433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.758314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18964     60.52%     60.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              786      2.51%     63.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10874     34.70%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              707      2.26%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   526071                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526071                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     526071                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.01                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  441945                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5766202080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                695436000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13480228110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            596.239211                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    185887979                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1535040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4879576749                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2865977883                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11898585828                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29562076061                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            370624320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                369606435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1100493120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2260738200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3628834560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1315844220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            30364760475                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          37307586943                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1372525920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5849435190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                694807680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13180383030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            594.670514                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    201643256                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1526200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5138126999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3080666873                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12076326839                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  28904180533                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            371024640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                369276270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1183005600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2260873860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3607936800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1390179300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            30284871210                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          37122974405                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1373460300                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1866990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1866990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1866990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74201920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74201920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74201920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3536333404                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3343047062                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            633334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  633334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              633334                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       600324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1233656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             628923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526071                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74251                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4411                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        628923                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1952504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1957807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77635712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77851072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50927144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1493824608                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         976764000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33668608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1253980                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020995                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1253427     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    553      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1253980                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       651580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1304693                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            543                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          600866                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            648303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1087954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1427                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          163064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       646365                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
