-- generated by newgenasym Thu Feb 12 15:22:22 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mga_565p8_tr1 is
    port (    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	GND7:      IN     STD_LOGIC;    
	RF_IN:     IN     STD_LOGIC;    
	RF_OUT:    OUT    STD_LOGIC;    
	VD2:       INOUT  STD_LOGIC;    
	VD3:       INOUT  STD_LOGIC);
end mga_565p8_tr1;
