<!-- 
  Architecture with no fracturable LUTs

  - 40 nm technology
  - General purpose logic block: 
    K = 6, N = 10
  - Routing architecture: L = 4, fc_in = 0.15, Fc_out = 0.1
;
  Details on Modelling:

  Based on flagship k6_frac_N10_mem32K_40nm.xml architecture.  This architecture has no fracturable LUTs nor any heterogeneous blocks.


  Authors: Jason Luu, Jeff Goeders, Vaughn Betz

-->
<architecture>
  <!-- 
		 ODIN II specific config begins 
		 Describes the types of user-specified netlist blocks (in blif, this corresponds to 
		 ".model [type_of_block]") that this architecture supports.
  
		 Note: Basic LUTs, I/Os, and flip-flops are not included here as there are 
		 already special structures in blif (.names, .input, .output, and .latch) 
		 that describe them.
	-->
  <models>
  </models>
  <tiles>
    <tile name="io" area="0">
      <sub_tile name="io" capacity="8">
        <equivalent_sites>
          <site pb_type="io" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="clb">
      <sub_tile capacity="2" name="clb">
        <!-- Sub Tile Inputs -->
        <clock name="CLK" num_pins="1"/>
        <input name="I" num_pins="28" equivalent="full"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1" />
        <output name="CMUX" num_pins="1"/>
        <output name="CQ" num_pins="1" />
        <output name="D" num_pins="1" />
        <output name="DMUX" num_pins="1" />
        <output name="DQ" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <!-- <fc_override port_name="A_in B_in C_in D_in" fc_type="frac" fc_val="0"/> -->
          <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
        </fc>
        <equivalent_sites>
          <site pb_type="clb" pin_mapping="direct">            <!--helped, down to 174 lines-->
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
  </tiles>
  <!-- ODIN II specific config ends -->
  <!-- Physical descriptions begin -->
  <layout>
    <!-- <auto_layout aspect_ratio="1.0"> -->
    <auto_layout aspect_ratio="1.0">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <perimeter type="io" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
    </auto_layout>
    <!-- </auto_layout> -->
  </layout>
  <device>
    <!-- VB & JL: Using Ian Kuon's transistor sizing and drive strength data for routing, at 40 nm. Ian used BPTM 
				   models. We are modifying the delay values however, to include metal C and R, which allows more architecture
				   experimentation. We are also modifying the relative resistance of PMOS to be 1.8x that of NMOS
				   (vs. Ian's 3x) as 1.8x lines up with Jeff G's data from a 45 nm process (and is more typical of 
				   45 nm in general). I'm upping the Rmin_nmos from Ian's just over 6k to nearly 9k, and dropping 
				   RminW_pmos from 18k to 16k to hit this 1.8x ratio, while keeping the delays of buffers approximately
				   lined up with Stratix IV. 
				   We are using Jeff G.'s capacitance data for 45 nm (in tech/ptm_45nm).
				   Jeff's tables list C in for transistors with widths in multiples of the minimum feature size (45 nm).
				   The minimum contactable transistor is 2.5 * 45 nm, so I need to multiply drive strength sizes in this file
						   by 2.5x when looking up in Jeff's tables.
				   The delay values are lined up with Stratix IV, which has an architecture similar to this
				   proposed FPGA, and which is also 40 nm 
				   C_ipin_cblock: input capacitance of a track buffer, which VPR assumes is a single-stage
				   4x minimum drive strength buffer. -->
    <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
    <!-- The grid_logic_tile_area below will be used for all blocks that do not explicitly set their own (non-routing)
			 area; set to 0 since we explicitly set the area of all blocks currently in this architecture file.
		-->
    <area grid_logic_tile_area="0"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  <switchlist>
    <!-- VB: the mux_trans_size and buf_size data below is in minimum width transistor *areas*, assuming the purple
			 book area formula. This means the mux transistors are about 5x minimum drive strength.
			 We assume the first stage of the buffer is 3x min drive strength to be reasonable given the large 
			 mux transistors, and this gives a reasonable stage ratio of a bit over 5x to the second stage. We assume
			 the n and p transistors in the first stage are equal-sized to lower the buffer trip point, since it's fed
			 by a pass transistor mux. We can then reverse engineer the buffer second stage to hit the specified 
			 buf_size (really buffer area) - 16.2x minimum drive nmos and 1.8*16.2 = 29.2x minimum drive.
			 I then took the data from Jeff G.'s PTM modeling of 45 nm to get the Cin (gate of first stage) and Cout 
			 (diff of second stage) listed below.  Jeff's models are in tech/ptm_45nm, and are in min feature multiples.
			 The minimum contactable transistor is 2.5 * 45 nm, so I need to multiply the drive strength sizes above by 
			 2.5x when looking up in Jeff's tables.
			 Finally, we choose a switch delay (58 ps) that leads to length 4 wires having a delay equal to that of SIV of 126 ps.
			 This also leads to the switch being 46% of the total wire delay, which is reasonable. -->
    <switch type="mux" name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
    <!--switch ipin_cblock resistance set to yeild for 4x minimum drive strength buffer-->
    <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e-15" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
  </switchlist>
  <segmentlist>
    <!--- VB & JL: using ITRS metal stack data, 96 nm half pitch wires, which are intermediate metal width/space.  
				   With the 96 nm half pitch, such wires would take 60 um of height, vs. a 90 nm high (approximated as square) Stratix IV tile so this seems
				   reasonable. Using a tile length of 90 nm, corresponding to the length of a Stratix IV tile if it were square. -->
    <segment freq="1.000000" length="4" type="unidir" Rmetal="101" Cmetal="22.5e-15">
      <mux name="0"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
  </segmentlist>
  <complexblocklist>
    <!-- Define I/O pads begin -->
    <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
    <!-- Not sure of the area of an I/O (varies widely), and it's not relevant to the design of the FPGA core, so we're setting it to 0. -->
    <pb_type name="io">
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
      <!-- IOs can operate as either inputs or outputs.
		   Delays below come from Ian Kuon. They are small, so they should be interpreted as
		   the delays to and from registers in the I/O (and generally I/Os are registered 
		   today and that is when you timing analyze them.
		   -->
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
          </direct>
        </interconnect>
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
          </direct>
        </interconnect>
      </mode>
      <!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 10% of the tracks in a channel -->
      <!-- IOs go on the periphery of the FPGA, for consistency, 
			make it physically equivalent on all sides so that only one definition of I/Os is needed.
			If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
		  -->
      <!-- Place I/Os on the sides of the FPGA -->
      <power method="ignore"/>
    </pb_type>
    <!-- Define I/O pads ends -->
    <!-- Define general purpose logic block (CLB) begin -->
    <!--- Area calculation: Total Stratix IV tile area is about 8100 um^2, and a minimum width transistor 
		 area is 60 L^2 yields a tile area of 84375 MWTAs.
		 Routing at W=300 is 30481 MWTAs, leaving us with a total of 53000 MWTAs for logic block area 
		 This means that only 37% of our area is in the general routing, and 63% is inside the logic
		 block. Note that the crossbar / local interconnect is considered part of the logic block
		 area in this analysis. That is a lower proportion of of routing area than most academics
		 assume, but note that the total routing area really includes the crossbar, which would push
		 routing area up significantly, we estimate into the ~70% range. 
		 -->
    <pb_type name="clb">
      <clock name="CLK" num_pins="1"/>
      <input name="I" num_pins="28" equivalent="full"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1" />
      <output name="CMUX" num_pins="1"/>
      <output name="CQ" num_pins="1" />
      <output name="D" num_pins="1" />
      <output name="DMUX" num_pins="1" />
      <output name="DQ" num_pins="1"/>
      <pb_type name="fle" num_pb="4">
        <input name="in" num_pins="6"/>
        <input name="inX" num_pins="1"/>
        <output name="out" num_pins="3"/>
        <clock name="clk" num_pins="1"/>
        <pb_type name="ALUT" num_pb="1">
          <input name="A" num_pins="6"/>
          <output name="O5" num_pins="1"/>
          <output name="O6" num_pins="1"/>

          <mode name="n2_lut5">
            <pb_type name="lut5_mode" num_pb="1">
              <input name="in" num_pins="5"/>
              <output name="out" num_pins="1"/>

              <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <!-- LUT timing using delay matrix -->
                <!-- These are the physical delay inputs on a Stratix IV LUT but because VPR cannot do LUT rebalancing,
									we instead take the average of these numbers to get more stable results
								82e-12
								173e-12
								261e-12
								263e-12
								398e-12
								-->
                <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
									235e-12
									235e-12
									235e-12
									235e-12
									235e-12
                </delay_matrix>
              </pb_type>

              <interconnect>
                <direct name="direct1" input="lut5_mode.in" output="lut5.in"/>
                <direct name="direct2" input="lut5.out" output="lut5_mode.out"/>
              </interconnect>

            </pb_type>
            <interconnect>
              <direct name="direct1" input="ALUT.A[4:0]" output="lut5_mode.in"/>
              <!-- <direct name="direct2" input="ALUT.A[5]" output="HIGH"/> -->
              <direct name="direct3" input="lut5_mode.out" output="ALUT.O5"/>
              <!-- <direct name="direct4" input="lut5_mode.out" output="ALUT.O6"/> -->
            </interconnect>
          </mode>


          <mode name="n1_lut6">
            <pb_type name="lut6_mode" num_pb="1">
              <input name="in" num_pins="6"/>
              <output name="out" num_pins="1"/>

              <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                <input name="in" num_pins="6" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <!-- LUT timing using delay matrix -->
                <!-- These are the physical delay inputs on a Stratix IV LUT but because VPR cannot do LUT rebalancing,
									we instead take the average of these numbers to get more stable results
								82e-12
								173e-12
								261e-12
								263e-12
								398e-12
								-->
                <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
									235e-12
									235e-12
									235e-12
									235e-12
									235e-12
									235e-12
                </delay_matrix>
              </pb_type>

              <interconnect>
                <direct name="direct1" input="lut6_mode.in" output="lut6.in"/>
                <direct name="direct2" input="lut6.out" output="lut6_mode.out"/>
              </interconnect>

            </pb_type>
            <interconnect>
              <direct name="direct1" input="ALUT.A" output="lut6_mode.in"/>
              <direct name="direct2" input="lut6_mode.out" output="ALUT.O6"/>
            </interconnect>
          </mode>

        </pb_type>

        <pb_type blif_model=".latch" name="FDSE" num_pb="8" class="flipflop">
          <clock name="clk" num_pins="1" port_class="clock"/>
          <input name="D" num_pins="1" port_class="D"/>
          <output name="Q" num_pins="1" port_class="Q"/>
          <T_setup clock="clk" port="FDSE.D" value="-4.6e-11"/>
          <!-- <T_setup clock="C" port="FDSE.S" value="3.58e-10"/> -->
          <T_hold clock="clk" port="FDSE.D" value="1.81e-10"/>
          <!-- <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/> -->
          <T_clock_to_Q clock="clk" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
          <metadata>
            <meta name="fasm_params">
          ZINI = ZINI
            </meta>
            <meta name="type">bel</meta>
            <meta name="subtype">flipflop</meta>
          </metadata>
        </pb_type>
      </pb_type>

      <interconnect>
        <!-- LUT input pins -->
        <!-- COMMON_SLICE inputs -->
        <!-- [A-F]Q outputs -->
        <!-- A-D output -->
        <!-- AMUX-DMUX output -->
        <!-- Carry -->
        <!-- Clock, Clock Enable and Reset -->
        <mux input="FDSE[0].Q ALUT[0].O6 ALUT[0].O5" name="AOUTMUX" output="clb.AMUX">
          <delay_constant in_port="FDSE[0].Q" max="1.75e-10" out_port="clb.AMUX"/>
          <delay_constant in_port="ALUT[0].O6" max="2.09e-10" out_port="clb.AMUX"/>
          <delay_constant in_port="ALUT[0].O5" max="2.0200000000000003e-10" out_port="clb.AMUX"/>
        </mux>

        <mux input="FDSE[1].Q ALUT[1].O6 ALUT[1].O5" name="BOUTMUX" output="clb.BMUX">
          <delay_constant in_port="FDSE[1].Q" max="1.72e-10" out_port="clb.BMUX"/>
          <delay_constant in_port="ALUT[1].O6" max="2.08e-10" out_port="clb.BMUX"/>
          <delay_constant in_port="ALUT[1].O5" max="2.08e-10" out_port="clb.BMUX"/>
        </mux>

        <mux input="FDSE[2].Q ALUT[2].O6 ALUT[2].O5" name="COUTMUX" output="clb.CMUX">
          <delay_constant in_port="FDSE[2].Q" max="1.73e-10" out_port="clb.CMUX"/>
          <delay_constant in_port="ALUT[2].O6" max="2.05e-10" out_port="clb.CMUX"/>
          <delay_constant in_port="ALUT[2].O5" max="2.0300000000000002e-10" out_port="clb.CMUX"/>
        </mux>

        <mux input="FDSE[3].Q ALUT[3].O6 ALUT[3].O5" name="DOUTMUX" output="clb.DMUX">
          <delay_constant in_port="FDSE[3].Q" max="1.75e-10" out_port="clb.DMUX"/>
          <delay_constant in_port="ALUT[3].O6" max="2.11e-10" out_port="clb.DMUX"/>
          <delay_constant in_port="ALUT[3].O5" max="2.08e-10" out_port="clb.DMUX"/>
        </mux>
        <!-- note: commenting this out gives a chanel width of 214 ???? -->

        <mux input="clb.AX ALUT[0].O5 ALUT[0].O6" name="A5FFMUX" output="FDSE[0].D">
          <delay_constant in_port="clb.AX" max="2.0200000000000003e-10" out_port="FDSE[0].D"/>
          <delay_constant in_port="ALUT[0].O5" max="1.07e-10" out_port="FDSE[0].D"/>
        </mux>


        <mux input="clb.BX ALUT[1].O5" name="B5FFMUX" output="FDSE[1].D">
          <delay_constant in_port="clb.BX" max="2.16e-10" out_port="FDSE[1].D"/>
          <delay_constant in_port="ALUT[1].O5" max="1.07e-10" out_port="FDSE[1].D"/>
        </mux>

        <mux input="clb.CX ALUT[2].O5" name="C5FFMUX" output="FDSE[2].D">
          <delay_constant in_port="clb.CX" max="1.9600000000000002e-10" out_port="FDSE[2].D"/>
          <delay_constant in_port="ALUT[2].O5" max="1.0900000000000001e-10" out_port="FDSE[2].D"/>
        </mux>

        <mux input="clb.DX ALUT[3].O5" name="D5FFMUX" output="FDSE[3].D">
          <delay_constant in_port="clb.DX" max="1.93e-10" out_port="FDSE[3].D"/>
          <delay_constant in_port="ALUT[3].O5" max="1.0600000000000001e-10" out_port="FDSE[3].D"/>
        </mux>

        <!-- <direct input="clb.A_in" name="A" output="ALUT[0].A"/> -->
        <!-- <direct input="clb.AX" name="AX" output="F7AMUX[0].S"/> -->
        <!-- <direct input="clb.B_in" name="B" output="ALUT[1].A"/> -->
        <!-- <direct input="clb.BX" name="BX" output="F8MUX.S"/> -->
        <!-- <direct input="clb.C_in" name="C" output="ALUT[2].A"/> -->
        <!-- <direct input="clb.CX" name="CX" output="F7AMUX[1].S"/> -->
        <!-- <direct input="clb.D_in" name="D1" output="ALUT[3].A"/> -->

        <!-- switch blocks -->
        <!-- 250 chanels-->

        <complete input="clb.I fle[3:0].out" name="crossbar" output="fle[3:0].in fle[3:0].inX"/>

        <!-- <complete input="ALUT.O5 ALUT.O6" name="LUT_to_LUT" output="ALUT.A"/>  -->

        <complete input="clb.clk" name="CK" output="fle.clk"/>


        <direct input="FDSE[4].Q" name="AQ" output="clb.AQ"/>
        <direct input="ALUT[0].O6" name="SLICEL_AOUT" output="clb.A"/>
        <direct input="FDSE[5].Q" name="BQ" output="clb.BQ"/>
        <direct input="ALUT[1].O6" name="SLICEL_BOUT" output="clb.B"/>
        <direct input="FDSE[6].Q" name="CQ" output="clb.CQ"/>
        <direct input="ALUT[2].O6" name="SLICEL_COUT" output="clb.C"/>
        <direct input="FDSE[7].Q" name="DQ" output="clb.DQ"/>
        <direct input="ALUT[3].O6" name="SLICEL_DOUT" output="clb.D"/>


        <!-- All #O6 pins are tied to .# pins. check that this is right! -->

      </interconnect>
    </pb_type>
    <!-- Define general purpose logic block (CLB) ends -->
  </complexblocklist>
  <power>
    <local_interconnect C_wire="2.5e-10"/>
    <mux_transistor_size mux_transistor_size="3"/>
    <FF_size FF_size="4"/>
    <LUT_transistor_size LUT_transistor_size="4"/>
  </power>
  <clocks>
    <clock buffer_size="auto" C_wire="2.5e-10"/>
  </clocks>
</architecture>
  