// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Apr  3 16:18:12 2024
// Host        : WFXB07B250A366D running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ guitar_effects_design_guitar_effects_0_21_sim_netlist.v
// Design      : guitar_effects_design_guitar_effects_0_21
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_R_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "98'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "98'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "98'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "98'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "98'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "98'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "98'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "98'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "98'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "98'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "98'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "98'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "98'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "98'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "98'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "98'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "98'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "98'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "98'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "98'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "98'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "98'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "98'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "98'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "98'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "98'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "98'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "98'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "98'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "98'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "98'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "98'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "98'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "98'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "98'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "98'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "98'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "98'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "98'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "98'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "98'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "98'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "98'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "98'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "98'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "98'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "98'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "98'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "98'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "98'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "98'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "98'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "98'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "98'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "98'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "98'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "98'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "98'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "98'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "98'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "98'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "98'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "98'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "98'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "98'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "98'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "98'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "98'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "98'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "98'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects
   (ap_clk,
    ap_rst_n,
    INPUT_r_TDATA,
    INPUT_r_TVALID,
    INPUT_r_TREADY,
    INPUT_r_TKEEP,
    INPUT_r_TSTRB,
    INPUT_r_TUSER,
    INPUT_r_TLAST,
    INPUT_r_TID,
    INPUT_r_TDEST,
    OUTPUT_r_TDATA,
    OUTPUT_r_TVALID,
    OUTPUT_r_TREADY,
    OUTPUT_r_TKEEP,
    OUTPUT_r_TSTRB,
    OUTPUT_r_TUSER,
    OUTPUT_r_TLAST,
    OUTPUT_r_TID,
    OUTPUT_r_TDEST,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP);
  input ap_clk;
  input ap_rst_n;
  input [31:0]INPUT_r_TDATA;
  input INPUT_r_TVALID;
  output INPUT_r_TREADY;
  input [3:0]INPUT_r_TKEEP;
  input [3:0]INPUT_r_TSTRB;
  input [1:0]INPUT_r_TUSER;
  input [0:0]INPUT_r_TLAST;
  input [4:0]INPUT_r_TID;
  input [5:0]INPUT_r_TDEST;
  output [31:0]OUTPUT_r_TDATA;
  output OUTPUT_r_TVALID;
  input OUTPUT_r_TREADY;
  output [3:0]OUTPUT_r_TKEEP;
  output [3:0]OUTPUT_r_TSTRB;
  output [1:0]OUTPUT_r_TUSER;
  output [0:0]OUTPUT_r_TLAST;
  output [4:0]OUTPUT_r_TID;
  output [5:0]OUTPUT_r_TDEST;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [6:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [6:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;

  wire \<const0> ;
  wire [0:0]A;
  wire [31:0]INPUT_r_TDATA;
  wire [31:0]INPUT_r_TDATA_int_regslice;
  wire [5:0]INPUT_r_TDEST;
  wire [5:0]INPUT_r_TDEST_int_regslice;
  wire [4:0]INPUT_r_TID;
  wire [4:0]INPUT_r_TID_int_regslice;
  wire [3:0]INPUT_r_TKEEP;
  wire [3:0]INPUT_r_TKEEP_int_regslice;
  wire [0:0]INPUT_r_TLAST;
  wire INPUT_r_TLAST_int_regslice;
  wire INPUT_r_TREADY;
  wire [3:0]INPUT_r_TSTRB;
  wire [3:0]INPUT_r_TSTRB_int_regslice;
  wire [1:0]INPUT_r_TUSER;
  wire [1:0]INPUT_r_TUSER_int_regslice;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [31:0]OUTPUT_r_TDATA;
  wire [5:0]OUTPUT_r_TDEST;
  wire [4:0]OUTPUT_r_TID;
  wire [3:0]OUTPUT_r_TKEEP;
  wire [0:0]OUTPUT_r_TLAST;
  wire OUTPUT_r_TREADY;
  wire OUTPUT_r_TREADY_int_regslice;
  wire [3:0]OUTPUT_r_TSTRB;
  wire [1:0]OUTPUT_r_TUSER;
  wire OUTPUT_r_TVALID;
  wire [5:0]add_ln141_reg_275;
  wire and_ln159_1_reg_1315;
  wire \ap_CS_fsm[1]_i_10_n_2 ;
  wire \ap_CS_fsm[1]_i_11_n_2 ;
  wire \ap_CS_fsm[1]_i_12_n_2 ;
  wire \ap_CS_fsm[1]_i_13_n_2 ;
  wire \ap_CS_fsm[1]_i_14_n_2 ;
  wire \ap_CS_fsm[1]_i_15_n_2 ;
  wire \ap_CS_fsm[1]_i_16_n_2 ;
  wire \ap_CS_fsm[1]_i_17_n_2 ;
  wire \ap_CS_fsm[1]_i_18_n_2 ;
  wire \ap_CS_fsm[1]_i_19_n_2 ;
  wire \ap_CS_fsm[1]_i_20_n_2 ;
  wire \ap_CS_fsm[1]_i_21_n_2 ;
  wire \ap_CS_fsm[1]_i_22_n_2 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm[1]_i_5_n_2 ;
  wire \ap_CS_fsm[1]_i_6_n_2 ;
  wire \ap_CS_fsm[1]_i_7_n_2 ;
  wire \ap_CS_fsm[1]_i_8_n_2 ;
  wire \ap_CS_fsm[1]_i_9_n_2 ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[30] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[62] ;
  wire \ap_CS_fsm_reg_n_2_[63] ;
  wire \ap_CS_fsm_reg_n_2_[64] ;
  wire \ap_CS_fsm_reg_n_2_[65] ;
  wire \ap_CS_fsm_reg_n_2_[66] ;
  wire \ap_CS_fsm_reg_n_2_[67] ;
  wire \ap_CS_fsm_reg_n_2_[68] ;
  wire \ap_CS_fsm_reg_n_2_[69] ;
  wire \ap_CS_fsm_reg_n_2_[70] ;
  wire \ap_CS_fsm_reg_n_2_[71] ;
  wire \ap_CS_fsm_reg_n_2_[72] ;
  wire \ap_CS_fsm_reg_n_2_[73] ;
  wire \ap_CS_fsm_reg_n_2_[74] ;
  wire \ap_CS_fsm_reg_n_2_[75] ;
  wire \ap_CS_fsm_reg_n_2_[76] ;
  wire \ap_CS_fsm_reg_n_2_[77] ;
  wire \ap_CS_fsm_reg_n_2_[78] ;
  wire \ap_CS_fsm_reg_n_2_[79] ;
  wire \ap_CS_fsm_reg_n_2_[80] ;
  wire \ap_CS_fsm_reg_n_2_[81] ;
  wire \ap_CS_fsm_reg_n_2_[82] ;
  wire \ap_CS_fsm_reg_n_2_[83] ;
  wire \ap_CS_fsm_reg_n_2_[84] ;
  wire \ap_CS_fsm_reg_n_2_[85] ;
  wire \ap_CS_fsm_reg_n_2_[86] ;
  wire \ap_CS_fsm_reg_n_2_[87] ;
  wire \ap_CS_fsm_reg_n_2_[88] ;
  wire \ap_CS_fsm_reg_n_2_[92] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire [97:0]ap_NS_fsm;
  wire ap_clk;
  wire [31:1]ap_phi_mux_empty_38_phi_fu_368_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]axilite_out;
  wire axilite_out_ap_vld;
  wire [7:0]compression_buffer_address0;
  wire compression_buffer_ce0;
  wire [0:0]compression_buffer_q0;
  wire compression_buffer_we0;
  wire [31:0]compression_max_threshold_read_reg_1103;
  wire [31:0]compression_min_threshold_read_reg_1108;
  wire [31:0]compression_zero_threshold;
  wire [31:0]compression_zero_threshold_read_reg_1098;
  wire [3:0]control;
  wire control_r_s_axi_U_n_119;
  wire control_r_s_axi_U_n_120;
  wire control_r_s_axi_U_n_121;
  wire control_r_s_axi_U_n_122;
  wire control_r_s_axi_U_n_123;
  wire control_r_s_axi_U_n_124;
  wire control_r_s_axi_U_n_125;
  wire control_r_s_axi_U_n_126;
  wire control_r_s_axi_U_n_127;
  wire control_r_s_axi_U_n_128;
  wire control_r_s_axi_U_n_129;
  wire control_r_s_axi_U_n_130;
  wire control_r_s_axi_U_n_131;
  wire control_r_s_axi_U_n_132;
  wire control_r_s_axi_U_n_133;
  wire control_r_s_axi_U_n_134;
  wire control_r_s_axi_U_n_135;
  wire control_r_s_axi_U_n_136;
  wire control_r_s_axi_U_n_137;
  wire control_r_s_axi_U_n_138;
  wire control_r_s_axi_U_n_151;
  wire control_r_s_axi_U_n_152;
  wire control_r_s_axi_U_n_153;
  wire control_r_s_axi_U_n_154;
  wire control_r_s_axi_U_n_155;
  wire control_r_s_axi_U_n_156;
  wire control_r_s_axi_U_n_157;
  wire control_r_s_axi_U_n_158;
  wire control_r_s_axi_U_n_159;
  wire control_r_s_axi_U_n_160;
  wire control_r_s_axi_U_n_161;
  wire control_r_s_axi_U_n_162;
  wire control_r_s_axi_U_n_163;
  wire control_r_s_axi_U_n_164;
  wire control_r_s_axi_U_n_165;
  wire control_r_s_axi_U_n_166;
  wire control_r_s_axi_U_n_167;
  wire control_r_s_axi_U_n_168;
  wire control_r_s_axi_U_n_169;
  wire control_r_s_axi_U_n_170;
  wire control_r_s_axi_U_n_41;
  wire control_r_s_axi_U_n_42;
  wire control_r_s_axi_U_n_43;
  wire control_r_s_axi_U_n_44;
  wire control_r_s_axi_U_n_45;
  wire control_r_s_axi_U_n_46;
  wire control_r_s_axi_U_n_47;
  wire control_r_s_axi_U_n_48;
  wire control_r_s_axi_U_n_49;
  wire control_r_s_axi_U_n_50;
  wire control_r_s_axi_U_n_51;
  wire control_r_s_axi_U_n_52;
  wire control_r_s_axi_U_n_53;
  wire control_r_s_axi_U_n_54;
  wire control_r_s_axi_U_n_55;
  wire control_r_s_axi_U_n_56;
  wire control_r_s_axi_U_n_57;
  wire control_r_s_axi_U_n_58;
  wire control_r_s_axi_U_n_59;
  wire control_r_s_axi_U_n_60;
  wire control_r_s_axi_U_n_61;
  wire control_r_s_axi_U_n_62;
  wire control_r_s_axi_U_n_63;
  wire control_r_s_axi_U_n_64;
  wire control_r_s_axi_U_n_65;
  wire control_r_s_axi_U_n_66;
  wire control_r_s_axi_U_n_67;
  wire control_r_s_axi_U_n_68;
  wire control_r_s_axi_U_n_69;
  wire control_r_s_axi_U_n_70;
  wire control_r_s_axi_U_n_71;
  wire control_r_s_axi_U_n_72;
  wire [31:0]current_level_fu_168;
  wire [15:0]delay_buffer_address0;
  wire delay_buffer_ce0;
  wire [31:0]delay_buffer_index_fu_164;
  wire [15:0]delay_buffer_index_load_reg_1351;
  wire [31:0]delay_buffer_q0;
  wire [9:0]delay_mult;
  wire [31:0]delay_samples;
  wire [31:0]delay_samples_read_reg_1093;
  wire [9:0]distortion_clip_factor;
  wire [31:0]distortion_threshold;
  wire [31:0]distortion_threshold_read_reg_1113;
  wire [31:1]divisor_u;
  wire done0;
  wire done0_4;
  wire done0_5;
  wire [41:0]dout_reg__0;
  wire [41:0]dout_reg__0_0;
  wire [41:0]dout_reg__0_1;
  wire [47:16]dout_reg__1;
  wire [47:16]dout_reg__1_2;
  wire [3:3]empty_36_fu_717_p3;
  wire [31:0]empty_36_reg_1287;
  wire \empty_37_reg_333[2]_i_2_n_2 ;
  wire \empty_37_reg_333[2]_i_3_n_2 ;
  wire \empty_37_reg_333[31]_i_4_n_2 ;
  wire \empty_37_reg_333_reg_n_2_[1] ;
  wire [31:0]empty_38_reg_365;
  wire \empty_38_reg_365[0]_i_1_n_2 ;
  wire \empty_38_reg_365[10]_i_1_n_2 ;
  wire \empty_38_reg_365[11]_i_1_n_2 ;
  wire \empty_38_reg_365[12]_i_1_n_2 ;
  wire \empty_38_reg_365[13]_i_1_n_2 ;
  wire \empty_38_reg_365[14]_i_1_n_2 ;
  wire \empty_38_reg_365[15]_i_1_n_2 ;
  wire \empty_38_reg_365[16]_i_1_n_2 ;
  wire \empty_38_reg_365[17]_i_1_n_2 ;
  wire \empty_38_reg_365[18]_i_1_n_2 ;
  wire \empty_38_reg_365[19]_i_1_n_2 ;
  wire \empty_38_reg_365[1]_i_1_n_2 ;
  wire \empty_38_reg_365[20]_i_1_n_2 ;
  wire \empty_38_reg_365[21]_i_1_n_2 ;
  wire \empty_38_reg_365[22]_i_1_n_2 ;
  wire \empty_38_reg_365[23]_i_1_n_2 ;
  wire \empty_38_reg_365[24]_i_1_n_2 ;
  wire \empty_38_reg_365[25]_i_1_n_2 ;
  wire \empty_38_reg_365[26]_i_1_n_2 ;
  wire \empty_38_reg_365[27]_i_1_n_2 ;
  wire \empty_38_reg_365[28]_i_1_n_2 ;
  wire \empty_38_reg_365[29]_i_1_n_2 ;
  wire \empty_38_reg_365[30]_i_1_n_2 ;
  wire \empty_38_reg_365[31]_i_1_n_2 ;
  wire \empty_38_reg_365[3]_i_1_n_2 ;
  wire \empty_38_reg_365[4]_i_1_n_2 ;
  wire \empty_38_reg_365[5]_i_1_n_2 ;
  wire \empty_38_reg_365[6]_i_1_n_2 ;
  wire \empty_38_reg_365[7]_i_1_n_2 ;
  wire \empty_38_reg_365[8]_i_1_n_2 ;
  wire \empty_38_reg_365[9]_i_1_n_2 ;
  wire [31:0]empty_fu_160;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [15:0]grp_fu_917_p2;
  wire [31:0]grp_fu_929_p2;
  wire grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_11;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_12;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_13;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_14;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_15;
  wire grp_guitar_effects_Pipeline_1_fu_388_n_5;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_100;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_101;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_102;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_103;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_104;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_105;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_106;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_107;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_108;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_109;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_110;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_111;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_112;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_113;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_114;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_115;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_116;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_117;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_18;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_19;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_20;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_21;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_22;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_23;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_24;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_25;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_26;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_27;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_28;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_29;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_30;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_31;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_32;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_33;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_34;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_35;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_36;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_37;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_38;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_39;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_40;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_41;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_42;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_43;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_44;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_45;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_46;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_47;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_48;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_49;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_50;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_51;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_53;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_54;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_55;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_56;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_57;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_58;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_59;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_60;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_61;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_62;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_63;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_64;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_65;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_66;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_67;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_68;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_69;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_70;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_71;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_72;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_73;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_74;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_75;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_76;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_77;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_78;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_79;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_80;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_81;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_82;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_83;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_84;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_85;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_86;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_87;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_88;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_89;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_90;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_91;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_92;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_93;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_94;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_95;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_96;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_97;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_98;
  wire grp_guitar_effects_Pipeline_2_fu_394_n_99;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82;
  wire [31:0]grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out;
  wire icmp_ln116_fu_531_p2;
  wire icmp_ln116_reg_1211;
  wire icmp_ln149_fu_756_p229_in;
  wire \icmp_ln149_reg_1307_reg_n_2_[0] ;
  wire icmp_ln160_fu_761_p225_in;
  wire icmp_ln160_reg_1311;
  wire lpf_coefficients_V_U_n_3;
  wire lpf_coefficients_V_q0;
  wire mul_32s_32s_48_2_1_U11_n_34;
  wire mul_32s_32s_48_2_1_U11_n_35;
  wire mul_32s_32s_48_2_1_U11_n_36;
  wire mul_32s_32s_48_2_1_U11_n_37;
  wire mul_32s_32s_48_2_1_U11_n_38;
  wire mul_32s_32s_48_2_1_U11_n_39;
  wire mul_32s_32s_48_2_1_U11_n_40;
  wire mul_32s_32s_48_2_1_U11_n_41;
  wire mul_32s_32s_48_2_1_U11_n_42;
  wire mul_32s_32s_48_2_1_U11_n_43;
  wire mul_32s_32s_48_2_1_U11_n_44;
  wire mul_32s_32s_48_2_1_U11_n_45;
  wire mul_32s_32s_48_2_1_U11_n_46;
  wire mul_32s_32s_48_2_1_U11_n_47;
  wire mul_32s_32s_48_2_1_U11_n_48;
  wire mul_32s_32s_48_2_1_U11_n_49;
  wire mul_32s_32s_48_2_1_U14_n_10;
  wire mul_32s_32s_48_2_1_U14_n_11;
  wire mul_32s_32s_48_2_1_U14_n_12;
  wire mul_32s_32s_48_2_1_U14_n_13;
  wire mul_32s_32s_48_2_1_U14_n_14;
  wire mul_32s_32s_48_2_1_U14_n_15;
  wire mul_32s_32s_48_2_1_U14_n_16;
  wire mul_32s_32s_48_2_1_U14_n_17;
  wire mul_32s_32s_48_2_1_U14_n_2;
  wire mul_32s_32s_48_2_1_U14_n_3;
  wire mul_32s_32s_48_2_1_U14_n_4;
  wire mul_32s_32s_48_2_1_U14_n_5;
  wire mul_32s_32s_48_2_1_U14_n_6;
  wire mul_32s_32s_48_2_1_U14_n_7;
  wire mul_32s_32s_48_2_1_U14_n_8;
  wire mul_32s_32s_48_2_1_U14_n_9;
  wire [31:0]negative_threshold_reg_1151;
  wire or_ln118_fu_569_p2;
  wire or_ln118_reg_1226;
  wire [31:0]or_ln78_reg_1299;
  wire [31:0]or_ln83_fu_1033_p2;
  wire [31:0]output_fu_1027_p2;
  wire [31:0]output_reg_1435;
  wire \output_reg_1435[11]_i_2_n_2 ;
  wire \output_reg_1435[11]_i_3_n_2 ;
  wire \output_reg_1435[11]_i_4_n_2 ;
  wire \output_reg_1435[11]_i_5_n_2 ;
  wire \output_reg_1435[15]_i_2_n_2 ;
  wire \output_reg_1435[15]_i_3_n_2 ;
  wire \output_reg_1435[15]_i_4_n_2 ;
  wire \output_reg_1435[15]_i_5_n_2 ;
  wire \output_reg_1435[19]_i_2_n_2 ;
  wire \output_reg_1435[19]_i_3_n_2 ;
  wire \output_reg_1435[19]_i_4_n_2 ;
  wire \output_reg_1435[19]_i_5_n_2 ;
  wire \output_reg_1435[23]_i_2_n_2 ;
  wire \output_reg_1435[23]_i_3_n_2 ;
  wire \output_reg_1435[23]_i_4_n_2 ;
  wire \output_reg_1435[23]_i_5_n_2 ;
  wire \output_reg_1435[27]_i_2_n_2 ;
  wire \output_reg_1435[27]_i_3_n_2 ;
  wire \output_reg_1435[27]_i_4_n_2 ;
  wire \output_reg_1435[27]_i_5_n_2 ;
  wire \output_reg_1435[31]_i_2_n_2 ;
  wire \output_reg_1435[31]_i_3_n_2 ;
  wire \output_reg_1435[31]_i_4_n_2 ;
  wire \output_reg_1435[31]_i_5_n_2 ;
  wire \output_reg_1435[3]_i_3_n_2 ;
  wire \output_reg_1435[3]_i_4_n_2 ;
  wire \output_reg_1435[3]_i_5_n_2 ;
  wire \output_reg_1435[3]_i_6_n_2 ;
  wire \output_reg_1435[3]_i_7_n_2 ;
  wire \output_reg_1435[7]_i_2_n_2 ;
  wire \output_reg_1435[7]_i_3_n_2 ;
  wire \output_reg_1435[7]_i_4_n_2 ;
  wire \output_reg_1435[7]_i_5_n_2 ;
  wire \output_reg_1435_reg[11]_i_1_n_2 ;
  wire \output_reg_1435_reg[11]_i_1_n_3 ;
  wire \output_reg_1435_reg[11]_i_1_n_4 ;
  wire \output_reg_1435_reg[11]_i_1_n_5 ;
  wire \output_reg_1435_reg[15]_i_1_n_2 ;
  wire \output_reg_1435_reg[15]_i_1_n_3 ;
  wire \output_reg_1435_reg[15]_i_1_n_4 ;
  wire \output_reg_1435_reg[15]_i_1_n_5 ;
  wire \output_reg_1435_reg[19]_i_1_n_2 ;
  wire \output_reg_1435_reg[19]_i_1_n_3 ;
  wire \output_reg_1435_reg[19]_i_1_n_4 ;
  wire \output_reg_1435_reg[19]_i_1_n_5 ;
  wire \output_reg_1435_reg[23]_i_1_n_2 ;
  wire \output_reg_1435_reg[23]_i_1_n_3 ;
  wire \output_reg_1435_reg[23]_i_1_n_4 ;
  wire \output_reg_1435_reg[23]_i_1_n_5 ;
  wire \output_reg_1435_reg[27]_i_1_n_2 ;
  wire \output_reg_1435_reg[27]_i_1_n_3 ;
  wire \output_reg_1435_reg[27]_i_1_n_4 ;
  wire \output_reg_1435_reg[27]_i_1_n_5 ;
  wire \output_reg_1435_reg[31]_i_1_n_3 ;
  wire \output_reg_1435_reg[31]_i_1_n_4 ;
  wire \output_reg_1435_reg[31]_i_1_n_5 ;
  wire \output_reg_1435_reg[3]_i_1_n_2 ;
  wire \output_reg_1435_reg[3]_i_1_n_3 ;
  wire \output_reg_1435_reg[3]_i_1_n_4 ;
  wire \output_reg_1435_reg[3]_i_1_n_5 ;
  wire \output_reg_1435_reg[7]_i_1_n_2 ;
  wire \output_reg_1435_reg[7]_i_1_n_3 ;
  wire \output_reg_1435_reg[7]_i_1_n_4 ;
  wire \output_reg_1435_reg[7]_i_1_n_5 ;
  wire p_0_in10_in;
  wire p_0_in13_in;
  wire p_0_in1_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_out;
  wire [31:0]p_1_in;
  wire p_1_in_3;
  wire p_2_out;
  wire r_V_12_reg_12410;
  wire [31:0]r_V_3_fu_536_p2;
  wire [31:0]r_V_fu_541_p2;
  wire ram_reg_i_45_n_2;
  wire ram_reg_i_45_n_3;
  wire ram_reg_i_45_n_4;
  wire ram_reg_i_45_n_5;
  wire ram_reg_i_46_n_2;
  wire ram_reg_i_46_n_3;
  wire ram_reg_i_46_n_4;
  wire ram_reg_i_46_n_5;
  wire ram_reg_i_47_n_2;
  wire ram_reg_i_47_n_3;
  wire ram_reg_i_47_n_4;
  wire ram_reg_i_47_n_5;
  wire ram_reg_i_48_n_2;
  wire ram_reg_i_48_n_3;
  wire ram_reg_i_48_n_4;
  wire ram_reg_i_48_n_5;
  wire ram_reg_i_49_n_4;
  wire ram_reg_i_49_n_5;
  wire ram_reg_i_50_n_2;
  wire ram_reg_i_50_n_3;
  wire ram_reg_i_50_n_4;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_51_n_2;
  wire ram_reg_i_51_n_3;
  wire ram_reg_i_51_n_4;
  wire ram_reg_i_51_n_5;
  wire ram_reg_i_52_n_2;
  wire ram_reg_i_52_n_3;
  wire ram_reg_i_52_n_4;
  wire ram_reg_i_52_n_5;
  wire ram_reg_i_54_n_2;
  wire ram_reg_i_55_n_2;
  wire ram_reg_i_56_n_2;
  wire ram_reg_i_57_n_2;
  wire ram_reg_i_58_n_2;
  wire ram_reg_i_59_n_2;
  wire ram_reg_i_60_n_2;
  wire ram_reg_i_61_n_2;
  wire ram_reg_i_62_n_2;
  wire ram_reg_i_63_n_2;
  wire ram_reg_i_64_n_2;
  wire ram_reg_i_65_n_2;
  wire ram_reg_i_66_n_2;
  wire ram_reg_i_67_n_2;
  wire ram_reg_i_68_n_2;
  wire ram_reg_i_69_n_2;
  wire ram_reg_i_70_n_2;
  wire ram_reg_i_71_n_2;
  wire ram_reg_i_72_n_2;
  wire ram_reg_i_73_n_2;
  wire ram_reg_i_74_n_2;
  wire ram_reg_i_75_n_2;
  wire ram_reg_i_76_n_2;
  wire ram_reg_i_77_n_2;
  wire ram_reg_i_78_n_2;
  wire ram_reg_i_79_n_2;
  wire ram_reg_i_80_n_2;
  wire ram_reg_i_81_n_2;
  wire ram_reg_i_82_n_2;
  wire ram_reg_i_83_n_2;
  wire ram_reg_i_84_n_2;
  wire ram_reg_i_85_n_2;
  wire regslice_both_OUTPUT_r_V_data_V_U_n_13;
  wire regslice_both_OUTPUT_r_V_data_V_U_n_14;
  wire regslice_both_OUTPUT_r_V_data_V_U_n_2;
  wire [31:0]result_4_fu_702_p3;
  wire [31:0]result_4_reg_1275;
  wire [31:0]ret_V_10_cast_reg_1339;
  wire [31:0]ret_V_15_cast_reg_1423;
  wire [31:0]ret_V_18_fu_901_p3;
  wire [31:0]ret_V_19_fu_869_p3;
  wire [31:0]ret_V_3_cast_reg_1263;
  wire [31:0]ret_V_4_fu_642_p3;
  wire [31:0]ret_V_7_fu_678_p3;
  wire [31:0]ret_V_9_cast_reg_1386;
  wire [31:0]ret_V_cast_reg_1246;
  wire rev_fu_435_p2;
  wire rev_reg_1133;
  wire [6:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [6:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_10;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_11;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_12;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_13;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_14;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_15;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_16;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_17;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_18;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_19;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_20;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_21;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_22;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_4;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_5;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_6;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_7;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_8;
  wire sdiv_17s_32ns_32_21_seq_1_U10_n_9;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_33;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_36;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_37;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_38;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_39;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_40;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_41;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_42;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_43;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_44;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_45;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_46;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_47;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_48;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_49;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_50;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_51;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_52;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_53;
  wire sdiv_17s_32ns_32_21_seq_1_U9_n_54;
  wire [1:1]sign_i;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_10;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_11;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_12;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_13;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_14;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_15;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_16;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_17;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_18;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_19;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_20;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_21;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_22;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_23;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_24;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_25;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_26;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_27;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_28;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_29;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_30;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_31;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_4;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_5;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_7;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_8;
  wire srem_32ns_17ns_16_36_seq_1_U12_n_9;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_10;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_11;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_12;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_13;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_14;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_15;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_16;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_17;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_18;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_19;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_2;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_20;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_21;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_22;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_23;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_24;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_25;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_26;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_3;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_4;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_5;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_6;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_7;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_8;
  wire srem_32ns_17ns_32_36_seq_1_U13_n_9;
  wire [15:0]srem_ln180_reg_1398;
  wire start0;
  wire [33:1]sub_ln1319_fu_164_p2;
  wire [31:1]sub_ln131_fu_731_p2;
  wire tmp_1_reg_1138;
  wire tmp_2_reg_1147;
  wire [31:0]tmp_data_V_1_reg_1177;
  wire [5:0]tmp_dest_V_reg_1206;
  wire [4:0]tmp_id_V_reg_1201;
  wire [31:0]tmp_int_4_reg_349;
  wire \tmp_int_4_reg_349[3]_i_4_n_2 ;
  wire \tmp_int_4_reg_349[3]_i_5_n_2 ;
  wire \tmp_int_4_reg_349_reg[11]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[11]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[11]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[11]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[11]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[11]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[11]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[11]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[15]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[15]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[15]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[15]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[15]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[15]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[15]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[15]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[19]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[19]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[19]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[19]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[19]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[19]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[19]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[19]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[23]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[23]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[23]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[23]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[23]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[23]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[23]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[23]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[27]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[27]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[27]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[27]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[27]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[27]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[27]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[27]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[31]_i_5_n_3 ;
  wire \tmp_int_4_reg_349_reg[31]_i_5_n_4 ;
  wire \tmp_int_4_reg_349_reg[31]_i_5_n_5 ;
  wire \tmp_int_4_reg_349_reg[31]_i_7_n_3 ;
  wire \tmp_int_4_reg_349_reg[31]_i_7_n_4 ;
  wire \tmp_int_4_reg_349_reg[31]_i_7_n_5 ;
  wire \tmp_int_4_reg_349_reg[3]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[3]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[3]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[3]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[3]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[3]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[3]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[3]_i_3_n_5 ;
  wire \tmp_int_4_reg_349_reg[7]_i_2_n_2 ;
  wire \tmp_int_4_reg_349_reg[7]_i_2_n_3 ;
  wire \tmp_int_4_reg_349_reg[7]_i_2_n_4 ;
  wire \tmp_int_4_reg_349_reg[7]_i_2_n_5 ;
  wire \tmp_int_4_reg_349_reg[7]_i_3_n_2 ;
  wire \tmp_int_4_reg_349_reg[7]_i_3_n_3 ;
  wire \tmp_int_4_reg_349_reg[7]_i_3_n_4 ;
  wire \tmp_int_4_reg_349_reg[7]_i_3_n_5 ;
  wire tmp_int_reg_375;
  wire \tmp_int_reg_375[0]_i_1_n_2 ;
  wire \tmp_int_reg_375[0]_i_2_n_2 ;
  wire \tmp_int_reg_375[10]_i_1_n_2 ;
  wire \tmp_int_reg_375[10]_i_2_n_2 ;
  wire \tmp_int_reg_375[11]_i_1_n_2 ;
  wire \tmp_int_reg_375[11]_i_2_n_2 ;
  wire \tmp_int_reg_375[12]_i_1_n_2 ;
  wire \tmp_int_reg_375[12]_i_2_n_2 ;
  wire \tmp_int_reg_375[13]_i_1_n_2 ;
  wire \tmp_int_reg_375[13]_i_2_n_2 ;
  wire \tmp_int_reg_375[14]_i_1_n_2 ;
  wire \tmp_int_reg_375[14]_i_2_n_2 ;
  wire \tmp_int_reg_375[15]_i_1_n_2 ;
  wire \tmp_int_reg_375[15]_i_2_n_2 ;
  wire \tmp_int_reg_375[16]_i_1_n_2 ;
  wire \tmp_int_reg_375[16]_i_2_n_2 ;
  wire \tmp_int_reg_375[17]_i_1_n_2 ;
  wire \tmp_int_reg_375[17]_i_2_n_2 ;
  wire \tmp_int_reg_375[18]_i_1_n_2 ;
  wire \tmp_int_reg_375[18]_i_2_n_2 ;
  wire \tmp_int_reg_375[19]_i_1_n_2 ;
  wire \tmp_int_reg_375[19]_i_2_n_2 ;
  wire \tmp_int_reg_375[1]_i_1_n_2 ;
  wire \tmp_int_reg_375[1]_i_2_n_2 ;
  wire \tmp_int_reg_375[20]_i_1_n_2 ;
  wire \tmp_int_reg_375[20]_i_2_n_2 ;
  wire \tmp_int_reg_375[21]_i_1_n_2 ;
  wire \tmp_int_reg_375[21]_i_2_n_2 ;
  wire \tmp_int_reg_375[22]_i_1_n_2 ;
  wire \tmp_int_reg_375[22]_i_2_n_2 ;
  wire \tmp_int_reg_375[23]_i_1_n_2 ;
  wire \tmp_int_reg_375[23]_i_2_n_2 ;
  wire \tmp_int_reg_375[24]_i_1_n_2 ;
  wire \tmp_int_reg_375[24]_i_2_n_2 ;
  wire \tmp_int_reg_375[25]_i_1_n_2 ;
  wire \tmp_int_reg_375[25]_i_2_n_2 ;
  wire \tmp_int_reg_375[26]_i_1_n_2 ;
  wire \tmp_int_reg_375[26]_i_2_n_2 ;
  wire \tmp_int_reg_375[27]_i_1_n_2 ;
  wire \tmp_int_reg_375[27]_i_2_n_2 ;
  wire \tmp_int_reg_375[28]_i_1_n_2 ;
  wire \tmp_int_reg_375[28]_i_2_n_2 ;
  wire \tmp_int_reg_375[29]_i_1_n_2 ;
  wire \tmp_int_reg_375[29]_i_2_n_2 ;
  wire \tmp_int_reg_375[2]_i_1_n_2 ;
  wire \tmp_int_reg_375[2]_i_2_n_2 ;
  wire \tmp_int_reg_375[30]_i_1_n_2 ;
  wire \tmp_int_reg_375[30]_i_2_n_2 ;
  wire \tmp_int_reg_375[31]_i_2_n_2 ;
  wire \tmp_int_reg_375[31]_i_3_n_2 ;
  wire \tmp_int_reg_375[31]_i_4_n_2 ;
  wire \tmp_int_reg_375[31]_i_5_n_2 ;
  wire \tmp_int_reg_375[3]_i_1_n_2 ;
  wire \tmp_int_reg_375[3]_i_2_n_2 ;
  wire \tmp_int_reg_375[4]_i_1_n_2 ;
  wire \tmp_int_reg_375[4]_i_2_n_2 ;
  wire \tmp_int_reg_375[5]_i_1_n_2 ;
  wire \tmp_int_reg_375[5]_i_2_n_2 ;
  wire \tmp_int_reg_375[6]_i_1_n_2 ;
  wire \tmp_int_reg_375[6]_i_2_n_2 ;
  wire \tmp_int_reg_375[7]_i_1_n_2 ;
  wire \tmp_int_reg_375[7]_i_2_n_2 ;
  wire \tmp_int_reg_375[8]_i_1_n_2 ;
  wire \tmp_int_reg_375[8]_i_2_n_2 ;
  wire \tmp_int_reg_375[9]_i_1_n_2 ;
  wire \tmp_int_reg_375[9]_i_2_n_2 ;
  wire \tmp_int_reg_375_reg_n_2_[0] ;
  wire \tmp_int_reg_375_reg_n_2_[10] ;
  wire \tmp_int_reg_375_reg_n_2_[11] ;
  wire \tmp_int_reg_375_reg_n_2_[12] ;
  wire \tmp_int_reg_375_reg_n_2_[13] ;
  wire \tmp_int_reg_375_reg_n_2_[14] ;
  wire \tmp_int_reg_375_reg_n_2_[15] ;
  wire \tmp_int_reg_375_reg_n_2_[16] ;
  wire \tmp_int_reg_375_reg_n_2_[17] ;
  wire \tmp_int_reg_375_reg_n_2_[18] ;
  wire \tmp_int_reg_375_reg_n_2_[19] ;
  wire \tmp_int_reg_375_reg_n_2_[1] ;
  wire \tmp_int_reg_375_reg_n_2_[20] ;
  wire \tmp_int_reg_375_reg_n_2_[21] ;
  wire \tmp_int_reg_375_reg_n_2_[22] ;
  wire \tmp_int_reg_375_reg_n_2_[23] ;
  wire \tmp_int_reg_375_reg_n_2_[24] ;
  wire \tmp_int_reg_375_reg_n_2_[25] ;
  wire \tmp_int_reg_375_reg_n_2_[26] ;
  wire \tmp_int_reg_375_reg_n_2_[27] ;
  wire \tmp_int_reg_375_reg_n_2_[28] ;
  wire \tmp_int_reg_375_reg_n_2_[29] ;
  wire \tmp_int_reg_375_reg_n_2_[2] ;
  wire \tmp_int_reg_375_reg_n_2_[30] ;
  wire \tmp_int_reg_375_reg_n_2_[31] ;
  wire \tmp_int_reg_375_reg_n_2_[3] ;
  wire \tmp_int_reg_375_reg_n_2_[4] ;
  wire \tmp_int_reg_375_reg_n_2_[5] ;
  wire \tmp_int_reg_375_reg_n_2_[6] ;
  wire \tmp_int_reg_375_reg_n_2_[7] ;
  wire \tmp_int_reg_375_reg_n_2_[8] ;
  wire \tmp_int_reg_375_reg_n_2_[9] ;
  wire [3:0]tmp_keep_V_reg_1182;
  wire tmp_last_V_reg_1197;
  wire [15:4]tmp_max_V_fu_475_p3;
  wire [15:4]tmp_min_V_fu_491_p3;
  wire tmp_product__0_i_18_n_2;
  wire tmp_product__0_i_18_n_3;
  wire tmp_product__0_i_18_n_4;
  wire tmp_product__0_i_18_n_5;
  wire tmp_product__0_i_18_n_6;
  wire tmp_product__0_i_18_n_7;
  wire tmp_product__0_i_18_n_8;
  wire tmp_product__0_i_18_n_9;
  wire tmp_product__0_i_19_n_2;
  wire tmp_product__0_i_19_n_3;
  wire tmp_product__0_i_19_n_4;
  wire tmp_product__0_i_19_n_5;
  wire tmp_product__0_i_19_n_6;
  wire tmp_product__0_i_19_n_7;
  wire tmp_product__0_i_19_n_8;
  wire tmp_product__0_i_19_n_9;
  wire tmp_product__0_i_20_n_2;
  wire tmp_product__0_i_20_n_3;
  wire tmp_product__0_i_20_n_4;
  wire tmp_product__0_i_20_n_5;
  wire tmp_product__0_i_20_n_6;
  wire tmp_product__0_i_20_n_7;
  wire tmp_product__0_i_20_n_8;
  wire tmp_product__0_i_20_n_9;
  wire tmp_product__0_i_21_n_2;
  wire tmp_product__0_i_21_n_3;
  wire tmp_product__0_i_21_n_4;
  wire tmp_product__0_i_21_n_5;
  wire tmp_product__0_i_21_n_6;
  wire tmp_product__0_i_21_n_7;
  wire tmp_product__0_i_21_n_8;
  wire tmp_product__0_i_21_n_9;
  wire tmp_product__0_i_22_n_2;
  wire tmp_product__0_i_23_n_2;
  wire tmp_product__0_i_24_n_2;
  wire tmp_product__0_i_25_n_2;
  wire tmp_product__0_i_26_n_2;
  wire tmp_product__0_i_27_n_2;
  wire tmp_product__0_i_28_n_2;
  wire tmp_product__0_i_29_n_2;
  wire tmp_product__0_i_30_n_2;
  wire tmp_product__0_i_31_n_2;
  wire tmp_product__0_i_32_n_2;
  wire tmp_product__0_i_33_n_2;
  wire tmp_product__0_i_34_n_2;
  wire tmp_product__0_i_35_n_2;
  wire tmp_product__0_i_36_n_2;
  wire tmp_product__0_i_37_n_2;
  wire tmp_product__0_i_38_n_2;
  wire tmp_product__0_i_39_n_2;
  wire tmp_product__0_i_40_n_2;
  wire tmp_product__0_i_41_n_2;
  wire tmp_product__0_i_42_n_2;
  wire tmp_product__0_i_43_n_2;
  wire tmp_product__0_i_44_n_2;
  wire tmp_product__0_i_45_n_2;
  wire tmp_product__0_i_47_n_2;
  wire tmp_product__0_i_48_n_2;
  wire tmp_product__0_i_49_n_2;
  wire tmp_product__0_i_51_n_2;
  wire tmp_product__0_i_52_n_2;
  wire tmp_product__0_i_53_n_2;
  wire tmp_product__0_i_54_n_2;
  wire tmp_product__0_i_55_n_2;
  wire tmp_product__0_i_55_n_3;
  wire tmp_product__0_i_55_n_4;
  wire tmp_product__0_i_55_n_5;
  wire tmp_product__0_i_56_n_2;
  wire tmp_product__0_i_56_n_3;
  wire tmp_product__0_i_56_n_4;
  wire tmp_product__0_i_56_n_5;
  wire tmp_product__0_i_57_n_2;
  wire tmp_product__0_i_57_n_3;
  wire tmp_product__0_i_57_n_4;
  wire tmp_product__0_i_57_n_5;
  wire tmp_product__0_i_58_n_2;
  wire tmp_product__0_i_58_n_3;
  wire tmp_product__0_i_58_n_4;
  wire tmp_product__0_i_58_n_5;
  wire tmp_product__0_i_59_n_2;
  wire tmp_product__0_i_59_n_3;
  wire tmp_product__0_i_59_n_4;
  wire tmp_product__0_i_59_n_5;
  wire tmp_product__0_i_60_n_2;
  wire tmp_product__0_i_60_n_3;
  wire tmp_product__0_i_60_n_4;
  wire tmp_product__0_i_60_n_5;
  wire tmp_product__0_i_61_n_2;
  wire tmp_product__0_i_61_n_3;
  wire tmp_product__0_i_61_n_4;
  wire tmp_product__0_i_61_n_5;
  wire tmp_product__0_i_62_n_2;
  wire tmp_product__0_i_62_n_3;
  wire tmp_product__0_i_62_n_4;
  wire tmp_product__0_i_62_n_5;
  wire tmp_product__0_i_63_n_2;
  wire tmp_product__0_i_64_n_2;
  wire tmp_product__0_i_65_n_2;
  wire tmp_product__0_i_66_n_2;
  wire tmp_product_i_21__1_n_3;
  wire tmp_product_i_21__1_n_4;
  wire tmp_product_i_21__1_n_5;
  wire tmp_product_i_21__1_n_6;
  wire tmp_product_i_21__1_n_7;
  wire tmp_product_i_21__1_n_8;
  wire tmp_product_i_21__1_n_9;
  wire tmp_product_i_22__2_n_2;
  wire tmp_product_i_22__2_n_3;
  wire tmp_product_i_22__2_n_4;
  wire tmp_product_i_22__2_n_5;
  wire tmp_product_i_22__2_n_6;
  wire tmp_product_i_22__2_n_7;
  wire tmp_product_i_22__2_n_8;
  wire tmp_product_i_22__2_n_9;
  wire tmp_product_i_23__1_n_2;
  wire tmp_product_i_23__1_n_3;
  wire tmp_product_i_23__1_n_4;
  wire tmp_product_i_23__1_n_5;
  wire tmp_product_i_23__1_n_6;
  wire tmp_product_i_23__1_n_7;
  wire tmp_product_i_23__1_n_8;
  wire tmp_product_i_23__1_n_9;
  wire tmp_product_i_24__1_n_2;
  wire tmp_product_i_24__1_n_3;
  wire tmp_product_i_24__1_n_4;
  wire tmp_product_i_24__1_n_5;
  wire tmp_product_i_24__1_n_6;
  wire tmp_product_i_24__1_n_7;
  wire tmp_product_i_24__1_n_8;
  wire tmp_product_i_24__1_n_9;
  wire tmp_product_i_42__1_n_2;
  wire tmp_product_i_43__1_n_2;
  wire tmp_product_i_44__1_n_2;
  wire tmp_product_i_45__0_n_2;
  wire tmp_product_i_46_n_2;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_48_n_2;
  wire tmp_product_i_49_n_2;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_51_n_2;
  wire tmp_product_i_52_n_2;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_55_n_2;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_59_n_2;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_61_n_2;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_65_n_2;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_67_n_2;
  wire tmp_product_i_68_n_2;
  wire tmp_product_i_69_n_2;
  wire tmp_product_i_70_n_2;
  wire tmp_product_i_71_n_2;
  wire tmp_product_i_72_n_2;
  wire tmp_product_i_73_n_3;
  wire tmp_product_i_73_n_4;
  wire tmp_product_i_73_n_5;
  wire tmp_product_i_74_n_3;
  wire tmp_product_i_74_n_4;
  wire tmp_product_i_74_n_5;
  wire tmp_product_i_75_n_2;
  wire tmp_product_i_75_n_3;
  wire tmp_product_i_75_n_4;
  wire tmp_product_i_75_n_5;
  wire tmp_product_i_76_n_2;
  wire tmp_product_i_76_n_3;
  wire tmp_product_i_76_n_4;
  wire tmp_product_i_76_n_5;
  wire tmp_product_i_77_n_2;
  wire tmp_product_i_77_n_3;
  wire tmp_product_i_77_n_4;
  wire tmp_product_i_77_n_5;
  wire tmp_product_i_78_n_2;
  wire tmp_product_i_78_n_3;
  wire tmp_product_i_78_n_4;
  wire tmp_product_i_78_n_5;
  wire tmp_product_i_79_n_2;
  wire tmp_product_i_79_n_3;
  wire tmp_product_i_79_n_4;
  wire tmp_product_i_79_n_5;
  wire tmp_product_i_80_n_2;
  wire tmp_product_i_80_n_3;
  wire tmp_product_i_80_n_4;
  wire tmp_product_i_80_n_5;
  wire tmp_reg_1127;
  wire [3:0]tmp_strb_V_reg_1187;
  wire [1:0]tmp_user_V_reg_1192;
  wire [7:0]trunc_ln1049_1_reg_1270;
  wire [3:0]trunc_ln1049_2_reg_1393;
  wire [3:0]trunc_ln1049_3_reg_1346;
  wire [7:0]trunc_ln1049_4_reg_1430;
  wire [7:0]trunc_ln1049_reg_1253;
  wire trunc_ln19_reg_1122;
  wire vld_in1;
  wire [3:3]\NLW_output_reg_1435_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_49_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_49_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_int_4_reg_349_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_int_4_reg_349_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]NLW_tmp_product_i_21__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_73_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_74_CO_UNCONNECTED;

  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \and_ln159_1_reg_1315_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117),
        .Q(and_ln159_1_reg_1315),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_2_[56] ),
        .I1(\ap_CS_fsm_reg_n_2_[57] ),
        .I2(\ap_CS_fsm_reg_n_2_[53] ),
        .I3(\ap_CS_fsm_reg_n_2_[55] ),
        .I4(\ap_CS_fsm_reg_n_2_[59] ),
        .I5(\ap_CS_fsm_reg_n_2_[58] ),
        .O(\ap_CS_fsm[1]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_2_[62] ),
        .I1(\ap_CS_fsm_reg_n_2_[63] ),
        .I2(\ap_CS_fsm_reg_n_2_[60] ),
        .I3(\ap_CS_fsm_reg_n_2_[61] ),
        .I4(\ap_CS_fsm_reg_n_2_[65] ),
        .I5(\ap_CS_fsm_reg_n_2_[64] ),
        .O(\ap_CS_fsm[1]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg_n_2_[3] ),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[1]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state96),
        .O(\ap_CS_fsm[1]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state55),
        .O(\ap_CS_fsm[1]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_2_[12] ),
        .I1(\ap_CS_fsm_reg_n_2_[13] ),
        .I2(\ap_CS_fsm_reg_n_2_[10] ),
        .I3(\ap_CS_fsm_reg_n_2_[11] ),
        .I4(\ap_CS_fsm_reg_n_2_[15] ),
        .I5(\ap_CS_fsm_reg_n_2_[14] ),
        .O(\ap_CS_fsm[1]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_2_[37] ),
        .I1(\ap_CS_fsm_reg_n_2_[38] ),
        .I2(\ap_CS_fsm_reg_n_2_[35] ),
        .I3(\ap_CS_fsm_reg_n_2_[36] ),
        .I4(\ap_CS_fsm_reg_n_2_[40] ),
        .I5(\ap_CS_fsm_reg_n_2_[39] ),
        .O(\ap_CS_fsm[1]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_2_[30] ),
        .I1(ap_CS_fsm_state33),
        .I2(\ap_CS_fsm_reg_n_2_[28] ),
        .I3(ap_CS_fsm_state30),
        .I4(\ap_CS_fsm_reg_n_2_[34] ),
        .I5(\ap_CS_fsm_reg_n_2_[33] ),
        .O(\ap_CS_fsm[1]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(\ap_CS_fsm_reg_n_2_[49] ),
        .I1(\ap_CS_fsm_reg_n_2_[50] ),
        .I2(\ap_CS_fsm_reg_n_2_[47] ),
        .I3(\ap_CS_fsm_reg_n_2_[48] ),
        .I4(ap_CS_fsm_state53),
        .I5(\ap_CS_fsm_reg_n_2_[51] ),
        .O(\ap_CS_fsm[1]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_2 ),
        .I1(\ap_CS_fsm[1]_i_7_n_2 ),
        .I2(\ap_CS_fsm[1]_i_8_n_2 ),
        .I3(\ap_CS_fsm[1]_i_9_n_2 ),
        .I4(\ap_CS_fsm[1]_i_10_n_2 ),
        .I5(\ap_CS_fsm[1]_i_11_n_2 ),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(\ap_CS_fsm_reg_n_2_[43] ),
        .I1(\ap_CS_fsm_reg_n_2_[44] ),
        .I2(\ap_CS_fsm_reg_n_2_[41] ),
        .I3(\ap_CS_fsm_reg_n_2_[42] ),
        .I4(\ap_CS_fsm_reg_n_2_[46] ),
        .I5(\ap_CS_fsm_reg_n_2_[45] ),
        .O(\ap_CS_fsm[1]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_21 
       (.I0(\ap_CS_fsm_reg_n_2_[18] ),
        .I1(\ap_CS_fsm_reg_n_2_[19] ),
        .I2(\ap_CS_fsm_reg_n_2_[16] ),
        .I3(\ap_CS_fsm_reg_n_2_[17] ),
        .I4(\ap_CS_fsm_reg_n_2_[21] ),
        .I5(\ap_CS_fsm_reg_n_2_[20] ),
        .O(\ap_CS_fsm[1]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_22 
       (.I0(\ap_CS_fsm_reg_n_2_[24] ),
        .I1(\ap_CS_fsm_reg_n_2_[25] ),
        .I2(\ap_CS_fsm_reg_n_2_[22] ),
        .I3(\ap_CS_fsm_reg_n_2_[23] ),
        .I4(\ap_CS_fsm_reg_n_2_[27] ),
        .I5(\ap_CS_fsm_reg_n_2_[26] ),
        .O(\ap_CS_fsm[1]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state92),
        .I3(\ap_CS_fsm_reg_n_2_[92] ),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_12_n_2 ),
        .I1(\ap_CS_fsm[1]_i_13_n_2 ),
        .I2(\ap_CS_fsm[1]_i_14_n_2 ),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm[1]_i_15_n_2 ),
        .I5(\ap_CS_fsm[1]_i_16_n_2 ),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_17_n_2 ),
        .I1(\ap_CS_fsm[1]_i_18_n_2 ),
        .I2(\ap_CS_fsm[1]_i_19_n_2 ),
        .I3(\ap_CS_fsm[1]_i_20_n_2 ),
        .I4(\ap_CS_fsm[1]_i_21_n_2 ),
        .I5(\ap_CS_fsm[1]_i_22_n_2 ),
        .O(\ap_CS_fsm[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_2_[74] ),
        .I1(\ap_CS_fsm_reg_n_2_[75] ),
        .I2(\ap_CS_fsm_reg_n_2_[72] ),
        .I3(\ap_CS_fsm_reg_n_2_[73] ),
        .I4(\ap_CS_fsm_reg_n_2_[77] ),
        .I5(\ap_CS_fsm_reg_n_2_[76] ),
        .O(\ap_CS_fsm[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_2_[68] ),
        .I1(\ap_CS_fsm_reg_n_2_[69] ),
        .I2(\ap_CS_fsm_reg_n_2_[66] ),
        .I3(\ap_CS_fsm_reg_n_2_[67] ),
        .I4(\ap_CS_fsm_reg_n_2_[71] ),
        .I5(\ap_CS_fsm_reg_n_2_[70] ),
        .O(\ap_CS_fsm[1]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_2_[86] ),
        .I1(\ap_CS_fsm_reg_n_2_[87] ),
        .I2(\ap_CS_fsm_reg_n_2_[84] ),
        .I3(\ap_CS_fsm_reg_n_2_[85] ),
        .I4(ap_CS_fsm_state90),
        .I5(\ap_CS_fsm_reg_n_2_[88] ),
        .O(\ap_CS_fsm[1]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_2_[80] ),
        .I1(\ap_CS_fsm_reg_n_2_[81] ),
        .I2(\ap_CS_fsm_reg_n_2_[78] ),
        .I3(\ap_CS_fsm_reg_n_2_[79] ),
        .I4(\ap_CS_fsm_reg_n_2_[83] ),
        .I5(\ap_CS_fsm_reg_n_2_[82] ),
        .O(\ap_CS_fsm[1]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(tmp_1_reg_1138),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(\ap_CS_fsm_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[30] ),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(\ap_CS_fsm_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[62] ),
        .Q(\ap_CS_fsm_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[63] ),
        .Q(\ap_CS_fsm_reg_n_2_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[64] ),
        .Q(\ap_CS_fsm_reg_n_2_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[65] ),
        .Q(\ap_CS_fsm_reg_n_2_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[66] ),
        .Q(\ap_CS_fsm_reg_n_2_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[67] ),
        .Q(\ap_CS_fsm_reg_n_2_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[68] ),
        .Q(\ap_CS_fsm_reg_n_2_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[69] ),
        .Q(\ap_CS_fsm_reg_n_2_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[70] ),
        .Q(\ap_CS_fsm_reg_n_2_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[71] ),
        .Q(\ap_CS_fsm_reg_n_2_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[72] ),
        .Q(\ap_CS_fsm_reg_n_2_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[73] ),
        .Q(\ap_CS_fsm_reg_n_2_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[74] ),
        .Q(\ap_CS_fsm_reg_n_2_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[75] ),
        .Q(\ap_CS_fsm_reg_n_2_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[76] ),
        .Q(\ap_CS_fsm_reg_n_2_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[77] ),
        .Q(\ap_CS_fsm_reg_n_2_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[78] ),
        .Q(\ap_CS_fsm_reg_n_2_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[79] ),
        .Q(\ap_CS_fsm_reg_n_2_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[80] ),
        .Q(\ap_CS_fsm_reg_n_2_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[81] ),
        .Q(\ap_CS_fsm_reg_n_2_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[82] ),
        .Q(\ap_CS_fsm_reg_n_2_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[83] ),
        .Q(\ap_CS_fsm_reg_n_2_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[84] ),
        .Q(\ap_CS_fsm_reg_n_2_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[85] ),
        .Q(\ap_CS_fsm_reg_n_2_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[86] ),
        .Q(\ap_CS_fsm_reg_n_2_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[87] ),
        .Q(\ap_CS_fsm_reg_n_2_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[88] ),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(\ap_CS_fsm_reg_n_2_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[92] ),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_compression_buffer_RAM_AUTO_1R1W compression_buffer_U
       (.ADDRARDADDR(compression_buffer_address0),
        .DOADO(compression_buffer_q0),
        .Q(result_4_reg_1275),
        .WEA(compression_buffer_we0),
        .ap_clk(ap_clk),
        .compression_buffer_ce0(compression_buffer_ce0),
        .ram_reg_0(ap_CS_fsm_state7),
        .sub_ln1319_fu_164_p2(sub_ln1319_fu_164_p2),
        .sub_ln131_fu_731_p2(sub_ln131_fu_731_p2));
  FDRE \compression_max_threshold_read_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[4]),
        .Q(compression_max_threshold_read_reg_1103[0]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[14]),
        .Q(compression_max_threshold_read_reg_1103[10]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[15]),
        .Q(compression_max_threshold_read_reg_1103[11]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_170),
        .Q(compression_max_threshold_read_reg_1103[12]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_169),
        .Q(compression_max_threshold_read_reg_1103[13]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_168),
        .Q(compression_max_threshold_read_reg_1103[14]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_167),
        .Q(compression_max_threshold_read_reg_1103[15]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_166),
        .Q(compression_max_threshold_read_reg_1103[16]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_165),
        .Q(compression_max_threshold_read_reg_1103[17]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_164),
        .Q(compression_max_threshold_read_reg_1103[18]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_163),
        .Q(compression_max_threshold_read_reg_1103[19]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[5]),
        .Q(compression_max_threshold_read_reg_1103[1]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_162),
        .Q(compression_max_threshold_read_reg_1103[20]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_161),
        .Q(compression_max_threshold_read_reg_1103[21]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_160),
        .Q(compression_max_threshold_read_reg_1103[22]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_159),
        .Q(compression_max_threshold_read_reg_1103[23]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_158),
        .Q(compression_max_threshold_read_reg_1103[24]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_157),
        .Q(compression_max_threshold_read_reg_1103[25]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_156),
        .Q(compression_max_threshold_read_reg_1103[26]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_155),
        .Q(compression_max_threshold_read_reg_1103[27]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_154),
        .Q(compression_max_threshold_read_reg_1103[28]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_153),
        .Q(compression_max_threshold_read_reg_1103[29]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[6]),
        .Q(compression_max_threshold_read_reg_1103[2]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_152),
        .Q(compression_max_threshold_read_reg_1103[30]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_151),
        .Q(compression_max_threshold_read_reg_1103[31]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[7]),
        .Q(compression_max_threshold_read_reg_1103[3]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[8]),
        .Q(compression_max_threshold_read_reg_1103[4]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[9]),
        .Q(compression_max_threshold_read_reg_1103[5]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[10]),
        .Q(compression_max_threshold_read_reg_1103[6]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[11]),
        .Q(compression_max_threshold_read_reg_1103[7]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[12]),
        .Q(compression_max_threshold_read_reg_1103[8]),
        .R(1'b0));
  FDRE \compression_max_threshold_read_reg_1103_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_max_V_fu_475_p3[13]),
        .Q(compression_max_threshold_read_reg_1103[9]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[4]),
        .Q(compression_min_threshold_read_reg_1108[0]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[14]),
        .Q(compression_min_threshold_read_reg_1108[10]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[15]),
        .Q(compression_min_threshold_read_reg_1108[11]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_138),
        .Q(compression_min_threshold_read_reg_1108[12]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_137),
        .Q(compression_min_threshold_read_reg_1108[13]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_136),
        .Q(compression_min_threshold_read_reg_1108[14]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_135),
        .Q(compression_min_threshold_read_reg_1108[15]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_134),
        .Q(compression_min_threshold_read_reg_1108[16]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_133),
        .Q(compression_min_threshold_read_reg_1108[17]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_132),
        .Q(compression_min_threshold_read_reg_1108[18]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_131),
        .Q(compression_min_threshold_read_reg_1108[19]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[5]),
        .Q(compression_min_threshold_read_reg_1108[1]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_130),
        .Q(compression_min_threshold_read_reg_1108[20]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_129),
        .Q(compression_min_threshold_read_reg_1108[21]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_128),
        .Q(compression_min_threshold_read_reg_1108[22]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_127),
        .Q(compression_min_threshold_read_reg_1108[23]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_126),
        .Q(compression_min_threshold_read_reg_1108[24]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_125),
        .Q(compression_min_threshold_read_reg_1108[25]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_124),
        .Q(compression_min_threshold_read_reg_1108[26]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_123),
        .Q(compression_min_threshold_read_reg_1108[27]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_122),
        .Q(compression_min_threshold_read_reg_1108[28]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_121),
        .Q(compression_min_threshold_read_reg_1108[29]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[6]),
        .Q(compression_min_threshold_read_reg_1108[2]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_120),
        .Q(compression_min_threshold_read_reg_1108[30]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_119),
        .Q(compression_min_threshold_read_reg_1108[31]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[7]),
        .Q(compression_min_threshold_read_reg_1108[3]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[8]),
        .Q(compression_min_threshold_read_reg_1108[4]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[9]),
        .Q(compression_min_threshold_read_reg_1108[5]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[10]),
        .Q(compression_min_threshold_read_reg_1108[6]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[11]),
        .Q(compression_min_threshold_read_reg_1108[7]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[12]),
        .Q(compression_min_threshold_read_reg_1108[8]),
        .R(1'b0));
  FDRE \compression_min_threshold_read_reg_1108_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_min_V_fu_491_p3[13]),
        .Q(compression_min_threshold_read_reg_1108[9]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[0]),
        .Q(compression_zero_threshold_read_reg_1098[0]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[10]),
        .Q(compression_zero_threshold_read_reg_1098[10]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[11]),
        .Q(compression_zero_threshold_read_reg_1098[11]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[12]),
        .Q(compression_zero_threshold_read_reg_1098[12]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[13]),
        .Q(compression_zero_threshold_read_reg_1098[13]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[14]),
        .Q(compression_zero_threshold_read_reg_1098[14]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[15]),
        .Q(compression_zero_threshold_read_reg_1098[15]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[16]),
        .Q(compression_zero_threshold_read_reg_1098[16]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[17]),
        .Q(compression_zero_threshold_read_reg_1098[17]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[18]),
        .Q(compression_zero_threshold_read_reg_1098[18]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[19]),
        .Q(compression_zero_threshold_read_reg_1098[19]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[1]),
        .Q(compression_zero_threshold_read_reg_1098[1]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[20]),
        .Q(compression_zero_threshold_read_reg_1098[20]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[21]),
        .Q(compression_zero_threshold_read_reg_1098[21]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[22]),
        .Q(compression_zero_threshold_read_reg_1098[22]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[23]),
        .Q(compression_zero_threshold_read_reg_1098[23]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[24]),
        .Q(compression_zero_threshold_read_reg_1098[24]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[25]),
        .Q(compression_zero_threshold_read_reg_1098[25]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[26]),
        .Q(compression_zero_threshold_read_reg_1098[26]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[27]),
        .Q(compression_zero_threshold_read_reg_1098[27]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[28]),
        .Q(compression_zero_threshold_read_reg_1098[28]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[29]),
        .Q(compression_zero_threshold_read_reg_1098[29]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[2]),
        .Q(compression_zero_threshold_read_reg_1098[2]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[30]),
        .Q(compression_zero_threshold_read_reg_1098[30]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[31]),
        .Q(compression_zero_threshold_read_reg_1098[31]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[3]),
        .Q(compression_zero_threshold_read_reg_1098[3]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[4]),
        .Q(compression_zero_threshold_read_reg_1098[4]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[5]),
        .Q(compression_zero_threshold_read_reg_1098[5]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[6]),
        .Q(compression_zero_threshold_read_reg_1098[6]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[7]),
        .Q(compression_zero_threshold_read_reg_1098[7]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[8]),
        .Q(compression_zero_threshold_read_reg_1098[8]),
        .R(1'b0));
  FDRE \compression_zero_threshold_read_reg_1098_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(compression_zero_threshold[9]),
        .Q(compression_zero_threshold_read_reg_1098[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_control_r_s_axi control_r_s_axi_U
       (.E(axilite_out_ap_vld),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .Q(ap_CS_fsm_state96),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axilite_out({ap_phi_mux_empty_38_phi_fu_368_p4,axilite_out}),
        .compression_max_threshold({control_r_s_axi_U_n_151,control_r_s_axi_U_n_152,control_r_s_axi_U_n_153,control_r_s_axi_U_n_154,control_r_s_axi_U_n_155,control_r_s_axi_U_n_156,control_r_s_axi_U_n_157,control_r_s_axi_U_n_158,control_r_s_axi_U_n_159,control_r_s_axi_U_n_160,control_r_s_axi_U_n_161,control_r_s_axi_U_n_162,control_r_s_axi_U_n_163,control_r_s_axi_U_n_164,control_r_s_axi_U_n_165,control_r_s_axi_U_n_166,control_r_s_axi_U_n_167,control_r_s_axi_U_n_168,control_r_s_axi_U_n_169,control_r_s_axi_U_n_170,tmp_max_V_fu_475_p3}),
        .compression_min_threshold({control_r_s_axi_U_n_119,control_r_s_axi_U_n_120,control_r_s_axi_U_n_121,control_r_s_axi_U_n_122,control_r_s_axi_U_n_123,control_r_s_axi_U_n_124,control_r_s_axi_U_n_125,control_r_s_axi_U_n_126,control_r_s_axi_U_n_127,control_r_s_axi_U_n_128,control_r_s_axi_U_n_129,control_r_s_axi_U_n_130,control_r_s_axi_U_n_131,control_r_s_axi_U_n_132,control_r_s_axi_U_n_133,control_r_s_axi_U_n_134,control_r_s_axi_U_n_135,control_r_s_axi_U_n_136,control_r_s_axi_U_n_137,control_r_s_axi_U_n_138,tmp_min_V_fu_491_p3}),
        .compression_zero_threshold(compression_zero_threshold),
        .control(control),
        .delay_mult(delay_mult),
        .delay_samples(delay_samples),
        .distortion_clip_factor(distortion_clip_factor),
        .distortion_threshold(distortion_threshold),
        .empty_38_reg_365(empty_38_reg_365),
        .\int_axilite_out_reg[31]_0 ({or_ln83_fu_1033_p2[31:2],or_ln83_fu_1033_p2[0]}),
        .p_0_in({control_r_s_axi_U_n_41,control_r_s_axi_U_n_42,control_r_s_axi_U_n_43,control_r_s_axi_U_n_44,control_r_s_axi_U_n_45,control_r_s_axi_U_n_46,control_r_s_axi_U_n_47,control_r_s_axi_U_n_48,control_r_s_axi_U_n_49,control_r_s_axi_U_n_50,control_r_s_axi_U_n_51,control_r_s_axi_U_n_52,control_r_s_axi_U_n_53,control_r_s_axi_U_n_54,control_r_s_axi_U_n_55,control_r_s_axi_U_n_56,control_r_s_axi_U_n_57,control_r_s_axi_U_n_58,control_r_s_axi_U_n_59,control_r_s_axi_U_n_60,control_r_s_axi_U_n_61,control_r_s_axi_U_n_62,control_r_s_axi_U_n_63,control_r_s_axi_U_n_64,control_r_s_axi_U_n_65,control_r_s_axi_U_n_66,control_r_s_axi_U_n_67,control_r_s_axi_U_n_68,control_r_s_axi_U_n_69,control_r_s_axi_U_n_70,control_r_s_axi_U_n_71,control_r_s_axi_U_n_72}),
        .rev_fu_435_p2(rev_fu_435_p2),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID),
        .tmp_2_reg_1147(tmp_2_reg_1147),
        .trunc_ln19_reg_1122(trunc_ln19_reg_1122));
  FDRE \current_level_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[0]),
        .Q(current_level_fu_168[0]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[10]),
        .Q(current_level_fu_168[10]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[11]),
        .Q(current_level_fu_168[11]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[12]),
        .Q(current_level_fu_168[12]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[13]),
        .Q(current_level_fu_168[13]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[14]),
        .Q(current_level_fu_168[14]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[15]),
        .Q(current_level_fu_168[15]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[16]),
        .Q(current_level_fu_168[16]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[17]),
        .Q(current_level_fu_168[17]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[18]),
        .Q(current_level_fu_168[18]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[19]),
        .Q(current_level_fu_168[19]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[1]),
        .Q(current_level_fu_168[1]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[20]),
        .Q(current_level_fu_168[20]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[21]),
        .Q(current_level_fu_168[21]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[22]),
        .Q(current_level_fu_168[22]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[23]),
        .Q(current_level_fu_168[23]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[24]),
        .Q(current_level_fu_168[24]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[25]),
        .Q(current_level_fu_168[25]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[26]),
        .Q(current_level_fu_168[26]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[27]),
        .Q(current_level_fu_168[27]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[28]),
        .Q(current_level_fu_168[28]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[29]),
        .Q(current_level_fu_168[29]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[2]),
        .Q(current_level_fu_168[2]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[30]),
        .Q(current_level_fu_168[30]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[31]),
        .Q(current_level_fu_168[31]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[3]),
        .Q(current_level_fu_168[3]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[4]),
        .Q(current_level_fu_168[4]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[5]),
        .Q(current_level_fu_168[5]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[6]),
        .Q(current_level_fu_168[6]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[7]),
        .Q(current_level_fu_168[7]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[8]),
        .Q(current_level_fu_168[8]),
        .R(ap_CS_fsm_state1));
  FDRE \current_level_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out[9]),
        .Q(current_level_fu_168[9]),
        .R(ap_CS_fsm_state1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_delay_buffer_RAM_AUTO_1R1W delay_buffer_U
       (.ADDRARDADDR({grp_guitar_effects_Pipeline_2_fu_394_n_34,grp_guitar_effects_Pipeline_2_fu_394_n_35,grp_guitar_effects_Pipeline_2_fu_394_n_36,grp_guitar_effects_Pipeline_2_fu_394_n_37,grp_guitar_effects_Pipeline_2_fu_394_n_38,grp_guitar_effects_Pipeline_2_fu_394_n_39,grp_guitar_effects_Pipeline_2_fu_394_n_40,grp_guitar_effects_Pipeline_2_fu_394_n_41,grp_guitar_effects_Pipeline_2_fu_394_n_42,grp_guitar_effects_Pipeline_2_fu_394_n_43,grp_guitar_effects_Pipeline_2_fu_394_n_44,grp_guitar_effects_Pipeline_2_fu_394_n_45,grp_guitar_effects_Pipeline_2_fu_394_n_46,grp_guitar_effects_Pipeline_2_fu_394_n_47,grp_guitar_effects_Pipeline_2_fu_394_n_48,grp_guitar_effects_Pipeline_2_fu_394_n_49}),
        .Q(ap_CS_fsm_state96),
        .WEA(grp_guitar_effects_Pipeline_2_fu_394_n_108),
        .ap_clk(ap_clk),
        .delay_buffer_ce0(delay_buffer_ce0),
        .q0(delay_buffer_q0),
        .ram_reg_0_10_0(grp_guitar_effects_Pipeline_2_fu_394_n_106),
        .ram_reg_0_11_0(grp_guitar_effects_Pipeline_2_fu_394_n_83),
        .ram_reg_0_12_0(grp_guitar_effects_Pipeline_2_fu_394_n_86),
        .ram_reg_0_13_0(grp_guitar_effects_Pipeline_2_fu_394_n_88),
        .ram_reg_0_14_0(grp_guitar_effects_Pipeline_2_fu_394_n_90),
        .ram_reg_0_15_0(grp_guitar_effects_Pipeline_2_fu_394_n_92),
        .ram_reg_0_16_0(regslice_both_OUTPUT_r_V_data_V_U_n_13),
        .ram_reg_0_16_1({grp_guitar_effects_Pipeline_2_fu_394_n_18,grp_guitar_effects_Pipeline_2_fu_394_n_19,grp_guitar_effects_Pipeline_2_fu_394_n_20,grp_guitar_effects_Pipeline_2_fu_394_n_21,grp_guitar_effects_Pipeline_2_fu_394_n_22,grp_guitar_effects_Pipeline_2_fu_394_n_23,grp_guitar_effects_Pipeline_2_fu_394_n_24,grp_guitar_effects_Pipeline_2_fu_394_n_25,grp_guitar_effects_Pipeline_2_fu_394_n_26,grp_guitar_effects_Pipeline_2_fu_394_n_27,grp_guitar_effects_Pipeline_2_fu_394_n_28,grp_guitar_effects_Pipeline_2_fu_394_n_29,grp_guitar_effects_Pipeline_2_fu_394_n_30,grp_guitar_effects_Pipeline_2_fu_394_n_31,grp_guitar_effects_Pipeline_2_fu_394_n_32,grp_guitar_effects_Pipeline_2_fu_394_n_33}),
        .ram_reg_0_16_2(grp_guitar_effects_Pipeline_2_fu_394_n_94),
        .ram_reg_0_17_0(grp_guitar_effects_Pipeline_2_fu_394_n_74),
        .ram_reg_0_18_0(grp_guitar_effects_Pipeline_2_fu_394_n_76),
        .ram_reg_0_19_0(grp_guitar_effects_Pipeline_2_fu_394_n_78),
        .ram_reg_0_1_0(grp_guitar_effects_Pipeline_2_fu_394_n_110),
        .ram_reg_0_20_0(grp_guitar_effects_Pipeline_2_fu_394_n_80),
        .ram_reg_0_21_0(grp_guitar_effects_Pipeline_2_fu_394_n_82),
        .ram_reg_0_22_0(grp_guitar_effects_Pipeline_2_fu_394_n_64),
        .ram_reg_0_23_0(grp_guitar_effects_Pipeline_2_fu_394_n_66),
        .ram_reg_0_24_0(grp_guitar_effects_Pipeline_2_fu_394_n_68),
        .ram_reg_0_25_0(grp_guitar_effects_Pipeline_2_fu_394_n_70),
        .ram_reg_0_26_0(grp_guitar_effects_Pipeline_2_fu_394_n_72),
        .ram_reg_0_27_0(grp_guitar_effects_Pipeline_2_fu_394_n_54),
        .ram_reg_0_28_0(grp_guitar_effects_Pipeline_2_fu_394_n_56),
        .ram_reg_0_29_0(grp_guitar_effects_Pipeline_2_fu_394_n_58),
        .ram_reg_0_2_0(grp_guitar_effects_Pipeline_2_fu_394_n_112),
        .ram_reg_0_30_0(grp_guitar_effects_Pipeline_2_fu_394_n_60),
        .ram_reg_0_31_0(output_reg_1435),
        .ram_reg_0_31_1(grp_guitar_effects_Pipeline_2_fu_394_n_62),
        .ram_reg_0_3_0(grp_guitar_effects_Pipeline_2_fu_394_n_114),
        .ram_reg_0_4_0(grp_guitar_effects_Pipeline_2_fu_394_n_116),
        .ram_reg_0_5_0(grp_guitar_effects_Pipeline_2_fu_394_n_96),
        .ram_reg_0_6_0(grp_guitar_effects_Pipeline_2_fu_394_n_98),
        .ram_reg_0_7_0(grp_guitar_effects_Pipeline_2_fu_394_n_100),
        .ram_reg_0_8_0(grp_guitar_effects_Pipeline_2_fu_394_n_102),
        .ram_reg_0_9_0(grp_guitar_effects_Pipeline_2_fu_394_n_104),
        .ram_reg_1_0_0(grp_guitar_effects_Pipeline_2_fu_394_n_107),
        .ram_reg_1_10_0(grp_guitar_effects_Pipeline_2_fu_394_n_105),
        .ram_reg_1_11_0({grp_guitar_effects_Pipeline_2_fu_394_n_84,grp_guitar_effects_Pipeline_2_fu_394_n_85}),
        .ram_reg_1_12_0(grp_guitar_effects_Pipeline_2_fu_394_n_87),
        .ram_reg_1_13_0(grp_guitar_effects_Pipeline_2_fu_394_n_89),
        .ram_reg_1_14_0(grp_guitar_effects_Pipeline_2_fu_394_n_91),
        .ram_reg_1_15_0(grp_guitar_effects_Pipeline_2_fu_394_n_93),
        .ram_reg_1_16_0(grp_guitar_effects_Pipeline_2_fu_394_n_95),
        .ram_reg_1_17_0(grp_guitar_effects_Pipeline_2_fu_394_n_73),
        .ram_reg_1_18_0(grp_guitar_effects_Pipeline_2_fu_394_n_75),
        .ram_reg_1_19_0(grp_guitar_effects_Pipeline_2_fu_394_n_77),
        .ram_reg_1_1_0(grp_guitar_effects_Pipeline_2_fu_394_n_109),
        .ram_reg_1_20_0(grp_guitar_effects_Pipeline_2_fu_394_n_79),
        .ram_reg_1_21_0(grp_guitar_effects_Pipeline_2_fu_394_n_81),
        .ram_reg_1_22_0(grp_guitar_effects_Pipeline_2_fu_394_n_63),
        .ram_reg_1_23_0(grp_guitar_effects_Pipeline_2_fu_394_n_65),
        .ram_reg_1_24_0(grp_guitar_effects_Pipeline_2_fu_394_n_67),
        .ram_reg_1_25_0(grp_guitar_effects_Pipeline_2_fu_394_n_69),
        .ram_reg_1_26_0(grp_guitar_effects_Pipeline_2_fu_394_n_71),
        .ram_reg_1_27_0(grp_guitar_effects_Pipeline_2_fu_394_n_53),
        .ram_reg_1_28_0(grp_guitar_effects_Pipeline_2_fu_394_n_55),
        .ram_reg_1_29_0(grp_guitar_effects_Pipeline_2_fu_394_n_57),
        .ram_reg_1_2_0(grp_guitar_effects_Pipeline_2_fu_394_n_111),
        .ram_reg_1_30_0(grp_guitar_effects_Pipeline_2_fu_394_n_59),
        .ram_reg_1_31_0(delay_buffer_address0),
        .ram_reg_1_31_1(grp_guitar_effects_Pipeline_2_fu_394_n_61),
        .ram_reg_1_3_0(grp_guitar_effects_Pipeline_2_fu_394_n_113),
        .ram_reg_1_4_0(grp_guitar_effects_Pipeline_2_fu_394_n_115),
        .ram_reg_1_5_0(grp_guitar_effects_Pipeline_2_fu_394_n_117),
        .ram_reg_1_6_0(grp_guitar_effects_Pipeline_2_fu_394_n_97),
        .ram_reg_1_7_0(grp_guitar_effects_Pipeline_2_fu_394_n_99),
        .ram_reg_1_8_0(regslice_both_OUTPUT_r_V_data_V_U_n_14),
        .ram_reg_1_8_1(grp_guitar_effects_Pipeline_2_fu_394_n_101),
        .ram_reg_1_9_0(grp_guitar_effects_Pipeline_2_fu_394_n_103));
  FDRE \delay_buffer_index_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[0]),
        .Q(delay_buffer_index_fu_164[0]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[10]),
        .Q(delay_buffer_index_fu_164[10]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[11]),
        .Q(delay_buffer_index_fu_164[11]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[12]),
        .Q(delay_buffer_index_fu_164[12]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[13]),
        .Q(delay_buffer_index_fu_164[13]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[14]),
        .Q(delay_buffer_index_fu_164[14]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[15]),
        .Q(delay_buffer_index_fu_164[15]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[16]),
        .Q(delay_buffer_index_fu_164[16]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[17]),
        .Q(delay_buffer_index_fu_164[17]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[18]),
        .Q(delay_buffer_index_fu_164[18]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[19]),
        .Q(delay_buffer_index_fu_164[19]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[1]),
        .Q(delay_buffer_index_fu_164[1]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[20]),
        .Q(delay_buffer_index_fu_164[20]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[21]),
        .Q(delay_buffer_index_fu_164[21]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[22]),
        .Q(delay_buffer_index_fu_164[22]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[23]),
        .Q(delay_buffer_index_fu_164[23]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[24]),
        .Q(delay_buffer_index_fu_164[24]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[25]),
        .Q(delay_buffer_index_fu_164[25]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[26]),
        .Q(delay_buffer_index_fu_164[26]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[27]),
        .Q(delay_buffer_index_fu_164[27]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[28]),
        .Q(delay_buffer_index_fu_164[28]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[29]),
        .Q(delay_buffer_index_fu_164[29]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[2]),
        .Q(delay_buffer_index_fu_164[2]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[30]),
        .Q(delay_buffer_index_fu_164[30]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[31]),
        .Q(delay_buffer_index_fu_164[31]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[3]),
        .Q(delay_buffer_index_fu_164[3]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[4]),
        .Q(delay_buffer_index_fu_164[4]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[5]),
        .Q(delay_buffer_index_fu_164[5]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[6]),
        .Q(delay_buffer_index_fu_164[6]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[7]),
        .Q(delay_buffer_index_fu_164[7]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[8]),
        .Q(delay_buffer_index_fu_164[8]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_929_p2[9]),
        .Q(delay_buffer_index_fu_164[9]),
        .R(ap_CS_fsm_state1));
  FDRE \delay_buffer_index_load_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[0]),
        .Q(delay_buffer_index_load_reg_1351[0]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[10]),
        .Q(delay_buffer_index_load_reg_1351[10]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[11]),
        .Q(delay_buffer_index_load_reg_1351[11]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[12]),
        .Q(delay_buffer_index_load_reg_1351[12]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[13]),
        .Q(delay_buffer_index_load_reg_1351[13]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[14]),
        .Q(delay_buffer_index_load_reg_1351[14]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[15]),
        .Q(delay_buffer_index_load_reg_1351[15]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[1]),
        .Q(delay_buffer_index_load_reg_1351[1]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[2]),
        .Q(delay_buffer_index_load_reg_1351[2]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[3]),
        .Q(delay_buffer_index_load_reg_1351[3]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[4]),
        .Q(delay_buffer_index_load_reg_1351[4]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[5]),
        .Q(delay_buffer_index_load_reg_1351[5]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[6]),
        .Q(delay_buffer_index_load_reg_1351[6]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[7]),
        .Q(delay_buffer_index_load_reg_1351[7]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[8]),
        .Q(delay_buffer_index_load_reg_1351[8]),
        .R(1'b0));
  FDRE \delay_buffer_index_load_reg_1351_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(delay_buffer_index_fu_164[9]),
        .Q(delay_buffer_index_load_reg_1351[9]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[0]),
        .Q(delay_samples_read_reg_1093[0]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[10]),
        .Q(delay_samples_read_reg_1093[10]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[11]),
        .Q(delay_samples_read_reg_1093[11]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[12]),
        .Q(delay_samples_read_reg_1093[12]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[13]),
        .Q(delay_samples_read_reg_1093[13]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[14]),
        .Q(delay_samples_read_reg_1093[14]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[15]),
        .Q(delay_samples_read_reg_1093[15]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[16]),
        .Q(delay_samples_read_reg_1093[16]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[17]),
        .Q(delay_samples_read_reg_1093[17]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[18]),
        .Q(delay_samples_read_reg_1093[18]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[19]),
        .Q(delay_samples_read_reg_1093[19]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[1]),
        .Q(delay_samples_read_reg_1093[1]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[20]),
        .Q(delay_samples_read_reg_1093[20]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[21]),
        .Q(delay_samples_read_reg_1093[21]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[22]),
        .Q(delay_samples_read_reg_1093[22]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[23]),
        .Q(delay_samples_read_reg_1093[23]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[24]),
        .Q(delay_samples_read_reg_1093[24]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[25]),
        .Q(delay_samples_read_reg_1093[25]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[26]),
        .Q(delay_samples_read_reg_1093[26]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[27]),
        .Q(delay_samples_read_reg_1093[27]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[28]),
        .Q(delay_samples_read_reg_1093[28]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[29]),
        .Q(delay_samples_read_reg_1093[29]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[2]),
        .Q(delay_samples_read_reg_1093[2]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[30]),
        .Q(delay_samples_read_reg_1093[30]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[31]),
        .Q(delay_samples_read_reg_1093[31]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[3]),
        .Q(delay_samples_read_reg_1093[3]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[4]),
        .Q(delay_samples_read_reg_1093[4]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[5]),
        .Q(delay_samples_read_reg_1093[5]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[6]),
        .Q(delay_samples_read_reg_1093[6]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[7]),
        .Q(delay_samples_read_reg_1093[7]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[8]),
        .Q(delay_samples_read_reg_1093[8]),
        .R(1'b0));
  FDRE \delay_samples_read_reg_1093_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(delay_samples[9]),
        .Q(delay_samples_read_reg_1093[9]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[0]),
        .Q(distortion_threshold_read_reg_1113[0]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[10]),
        .Q(distortion_threshold_read_reg_1113[10]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[11]),
        .Q(distortion_threshold_read_reg_1113[11]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[12]),
        .Q(distortion_threshold_read_reg_1113[12]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[13]),
        .Q(distortion_threshold_read_reg_1113[13]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[14]),
        .Q(distortion_threshold_read_reg_1113[14]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[15]),
        .Q(distortion_threshold_read_reg_1113[15]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[16]),
        .Q(distortion_threshold_read_reg_1113[16]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[17]),
        .Q(distortion_threshold_read_reg_1113[17]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[18]),
        .Q(distortion_threshold_read_reg_1113[18]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[19]),
        .Q(distortion_threshold_read_reg_1113[19]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[1]),
        .Q(distortion_threshold_read_reg_1113[1]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[20]),
        .Q(distortion_threshold_read_reg_1113[20]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[21]),
        .Q(distortion_threshold_read_reg_1113[21]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[22]),
        .Q(distortion_threshold_read_reg_1113[22]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[23]),
        .Q(distortion_threshold_read_reg_1113[23]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[24]),
        .Q(distortion_threshold_read_reg_1113[24]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[25]),
        .Q(distortion_threshold_read_reg_1113[25]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[26]),
        .Q(distortion_threshold_read_reg_1113[26]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[27]),
        .Q(distortion_threshold_read_reg_1113[27]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[28]),
        .Q(distortion_threshold_read_reg_1113[28]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[29]),
        .Q(distortion_threshold_read_reg_1113[29]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[2]),
        .Q(distortion_threshold_read_reg_1113[2]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[30]),
        .Q(distortion_threshold_read_reg_1113[30]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[31]),
        .Q(distortion_threshold_read_reg_1113[31]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[3]),
        .Q(distortion_threshold_read_reg_1113[3]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[4]),
        .Q(distortion_threshold_read_reg_1113[4]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[5]),
        .Q(distortion_threshold_read_reg_1113[5]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[6]),
        .Q(distortion_threshold_read_reg_1113[6]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[7]),
        .Q(distortion_threshold_read_reg_1113[7]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[8]),
        .Q(distortion_threshold_read_reg_1113[8]),
        .R(1'b0));
  FDRE \distortion_threshold_read_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(distortion_threshold[9]),
        .Q(distortion_threshold_read_reg_1113[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_36_reg_1287[3]_i_1 
       (.I0(empty_fu_160[3]),
        .I1(tmp_reg_1127),
        .O(empty_36_fu_717_p3));
  FDRE \empty_36_reg_1287_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[0]),
        .Q(empty_36_reg_1287[0]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[10]),
        .Q(empty_36_reg_1287[10]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[11]),
        .Q(empty_36_reg_1287[11]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[12]),
        .Q(empty_36_reg_1287[12]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[13]),
        .Q(empty_36_reg_1287[13]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[14]),
        .Q(empty_36_reg_1287[14]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[15]),
        .Q(empty_36_reg_1287[15]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[16]),
        .Q(empty_36_reg_1287[16]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[17]),
        .Q(empty_36_reg_1287[17]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[18]),
        .Q(empty_36_reg_1287[18]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[19]),
        .Q(empty_36_reg_1287[19]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[1]),
        .Q(empty_36_reg_1287[1]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[20]),
        .Q(empty_36_reg_1287[20]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[21]),
        .Q(empty_36_reg_1287[21]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[22]),
        .Q(empty_36_reg_1287[22]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[23]),
        .Q(empty_36_reg_1287[23]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[24]),
        .Q(empty_36_reg_1287[24]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[25]),
        .Q(empty_36_reg_1287[25]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[26]),
        .Q(empty_36_reg_1287[26]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[27]),
        .Q(empty_36_reg_1287[27]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[28]),
        .Q(empty_36_reg_1287[28]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[29]),
        .Q(empty_36_reg_1287[29]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[30]),
        .Q(empty_36_reg_1287[30]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[31]),
        .Q(empty_36_reg_1287[31]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_36_fu_717_p3),
        .Q(empty_36_reg_1287[3]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[4]),
        .Q(empty_36_reg_1287[4]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[5]),
        .Q(empty_36_reg_1287[5]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[6]),
        .Q(empty_36_reg_1287[6]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[7]),
        .Q(empty_36_reg_1287[7]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[8]),
        .Q(empty_36_reg_1287[8]),
        .R(1'b0));
  FDRE \empty_36_reg_1287_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(empty_fu_160[9]),
        .Q(empty_36_reg_1287[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \empty_37_reg_333[2]_i_2 
       (.I0(tmp_1_reg_1138),
        .I1(ap_CS_fsm_state7),
        .O(\empty_37_reg_333[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h1DFF)) 
    \empty_37_reg_333[2]_i_3 
       (.I0(and_ln159_1_reg_1315),
        .I1(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I2(icmp_ln160_reg_1311),
        .I3(tmp_1_reg_1138),
        .O(\empty_37_reg_333[2]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_37_reg_333[31]_i_4 
       (.I0(icmp_ln160_reg_1311),
        .I1(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I2(and_ln159_1_reg_1315),
        .O(\empty_37_reg_333[31]_i_4_n_2 ));
  FDRE \empty_37_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47),
        .Q(or_ln83_fu_1033_p2[0]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37),
        .Q(or_ln83_fu_1033_p2[10]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36),
        .Q(or_ln83_fu_1033_p2[11]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35),
        .Q(or_ln83_fu_1033_p2[12]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34),
        .Q(or_ln83_fu_1033_p2[13]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33),
        .Q(or_ln83_fu_1033_p2[14]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32),
        .Q(or_ln83_fu_1033_p2[15]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31),
        .Q(or_ln83_fu_1033_p2[16]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30),
        .Q(or_ln83_fu_1033_p2[17]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29),
        .Q(or_ln83_fu_1033_p2[18]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28),
        .Q(or_ln83_fu_1033_p2[19]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46),
        .Q(\empty_37_reg_333_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27),
        .Q(or_ln83_fu_1033_p2[20]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26),
        .Q(or_ln83_fu_1033_p2[21]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25),
        .Q(or_ln83_fu_1033_p2[22]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24),
        .Q(or_ln83_fu_1033_p2[23]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23),
        .Q(or_ln83_fu_1033_p2[24]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22),
        .Q(or_ln83_fu_1033_p2[25]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21),
        .Q(or_ln83_fu_1033_p2[26]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20),
        .Q(or_ln83_fu_1033_p2[27]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19),
        .Q(or_ln83_fu_1033_p2[28]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18),
        .Q(or_ln83_fu_1033_p2[29]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45),
        .Q(or_ln83_fu_1033_p2[2]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17),
        .Q(or_ln83_fu_1033_p2[30]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16),
        .Q(or_ln83_fu_1033_p2[31]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44),
        .Q(or_ln83_fu_1033_p2[3]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43),
        .Q(or_ln83_fu_1033_p2[4]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42),
        .Q(or_ln83_fu_1033_p2[5]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41),
        .Q(or_ln83_fu_1033_p2[6]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40),
        .Q(or_ln83_fu_1033_p2[7]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39),
        .Q(or_ln83_fu_1033_p2[8]),
        .R(1'b0));
  FDRE \empty_37_reg_333_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38),
        .Q(or_ln83_fu_1033_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[0]_i_1 
       (.I0(or_ln83_fu_1033_p2[0]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[0]),
        .O(\empty_38_reg_365[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[10]_i_1 
       (.I0(or_ln83_fu_1033_p2[10]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[10]),
        .O(\empty_38_reg_365[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[11]_i_1 
       (.I0(or_ln83_fu_1033_p2[11]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[11]),
        .O(\empty_38_reg_365[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[12]_i_1 
       (.I0(or_ln83_fu_1033_p2[12]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[12]),
        .O(\empty_38_reg_365[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[13]_i_1 
       (.I0(or_ln83_fu_1033_p2[13]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[13]),
        .O(\empty_38_reg_365[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[14]_i_1 
       (.I0(or_ln83_fu_1033_p2[14]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[14]),
        .O(\empty_38_reg_365[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[15]_i_1 
       (.I0(or_ln83_fu_1033_p2[15]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[15]),
        .O(\empty_38_reg_365[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[16]_i_1 
       (.I0(or_ln83_fu_1033_p2[16]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[16]),
        .O(\empty_38_reg_365[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[17]_i_1 
       (.I0(or_ln83_fu_1033_p2[17]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[17]),
        .O(\empty_38_reg_365[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[18]_i_1 
       (.I0(or_ln83_fu_1033_p2[18]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[18]),
        .O(\empty_38_reg_365[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[19]_i_1 
       (.I0(or_ln83_fu_1033_p2[19]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[19]),
        .O(\empty_38_reg_365[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFFFBBB)) 
    \empty_38_reg_365[1]_i_1 
       (.I0(tmp_2_reg_1147),
        .I1(ap_CS_fsm_state33),
        .I2(\empty_37_reg_333_reg_n_2_[1] ),
        .I3(\empty_37_reg_333[2]_i_3_n_2 ),
        .I4(or_ln78_reg_1299[1]),
        .O(\empty_38_reg_365[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[20]_i_1 
       (.I0(or_ln83_fu_1033_p2[20]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[20]),
        .O(\empty_38_reg_365[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[21]_i_1 
       (.I0(or_ln83_fu_1033_p2[21]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[21]),
        .O(\empty_38_reg_365[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[22]_i_1 
       (.I0(or_ln83_fu_1033_p2[22]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[22]),
        .O(\empty_38_reg_365[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[23]_i_1 
       (.I0(or_ln83_fu_1033_p2[23]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[23]),
        .O(\empty_38_reg_365[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[24]_i_1 
       (.I0(or_ln83_fu_1033_p2[24]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[24]),
        .O(\empty_38_reg_365[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[25]_i_1 
       (.I0(or_ln83_fu_1033_p2[25]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[25]),
        .O(\empty_38_reg_365[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[26]_i_1 
       (.I0(or_ln83_fu_1033_p2[26]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[26]),
        .O(\empty_38_reg_365[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[27]_i_1 
       (.I0(or_ln83_fu_1033_p2[27]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[27]),
        .O(\empty_38_reg_365[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[28]_i_1 
       (.I0(or_ln83_fu_1033_p2[28]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[28]),
        .O(\empty_38_reg_365[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[29]_i_1 
       (.I0(or_ln83_fu_1033_p2[29]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[29]),
        .O(\empty_38_reg_365[29]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[30]_i_1 
       (.I0(or_ln83_fu_1033_p2[30]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[30]),
        .O(\empty_38_reg_365[30]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[31]_i_1 
       (.I0(or_ln83_fu_1033_p2[31]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[31]),
        .O(\empty_38_reg_365[31]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[3]_i_1 
       (.I0(or_ln83_fu_1033_p2[3]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[3]),
        .O(\empty_38_reg_365[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[4]_i_1 
       (.I0(or_ln83_fu_1033_p2[4]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[4]),
        .O(\empty_38_reg_365[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[5]_i_1 
       (.I0(or_ln83_fu_1033_p2[5]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[5]),
        .O(\empty_38_reg_365[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[6]_i_1 
       (.I0(or_ln83_fu_1033_p2[6]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[6]),
        .O(\empty_38_reg_365[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[7]_i_1 
       (.I0(or_ln83_fu_1033_p2[7]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[7]),
        .O(\empty_38_reg_365[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[8]_i_1 
       (.I0(or_ln83_fu_1033_p2[8]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[8]),
        .O(\empty_38_reg_365[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \empty_38_reg_365[9]_i_1 
       (.I0(or_ln83_fu_1033_p2[9]),
        .I1(\empty_37_reg_333[2]_i_3_n_2 ),
        .I2(ap_CS_fsm_state33),
        .I3(tmp_2_reg_1147),
        .I4(or_ln78_reg_1299[9]),
        .O(\empty_38_reg_365[9]_i_1_n_2 ));
  FDRE \empty_38_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[0]_i_1_n_2 ),
        .Q(empty_38_reg_365[0]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[10] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[10]_i_1_n_2 ),
        .Q(empty_38_reg_365[10]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[11] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[11]_i_1_n_2 ),
        .Q(empty_38_reg_365[11]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[12] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[12]_i_1_n_2 ),
        .Q(empty_38_reg_365[12]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[13] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[13]_i_1_n_2 ),
        .Q(empty_38_reg_365[13]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[14] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[14]_i_1_n_2 ),
        .Q(empty_38_reg_365[14]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[15] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[15]_i_1_n_2 ),
        .Q(empty_38_reg_365[15]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[16] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[16]_i_1_n_2 ),
        .Q(empty_38_reg_365[16]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[17] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[17]_i_1_n_2 ),
        .Q(empty_38_reg_365[17]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[18] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[18]_i_1_n_2 ),
        .Q(empty_38_reg_365[18]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[19] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[19]_i_1_n_2 ),
        .Q(empty_38_reg_365[19]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[1]_i_1_n_2 ),
        .Q(empty_38_reg_365[1]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[20] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[20]_i_1_n_2 ),
        .Q(empty_38_reg_365[20]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[21] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[21]_i_1_n_2 ),
        .Q(empty_38_reg_365[21]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[22] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[22]_i_1_n_2 ),
        .Q(empty_38_reg_365[22]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[23] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[23]_i_1_n_2 ),
        .Q(empty_38_reg_365[23]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[24] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[24]_i_1_n_2 ),
        .Q(empty_38_reg_365[24]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[25] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[25]_i_1_n_2 ),
        .Q(empty_38_reg_365[25]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[26] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[26]_i_1_n_2 ),
        .Q(empty_38_reg_365[26]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[27] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[27]_i_1_n_2 ),
        .Q(empty_38_reg_365[27]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[28] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[28]_i_1_n_2 ),
        .Q(empty_38_reg_365[28]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[29] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[29]_i_1_n_2 ),
        .Q(empty_38_reg_365[29]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_OUTPUT_r_V_data_V_U_n_2),
        .Q(empty_38_reg_365[2]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[30] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[30]_i_1_n_2 ),
        .Q(empty_38_reg_365[30]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[31] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[31]_i_1_n_2 ),
        .Q(empty_38_reg_365[31]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[3]_i_1_n_2 ),
        .Q(empty_38_reg_365[3]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[4]_i_1_n_2 ),
        .Q(empty_38_reg_365[4]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[5]_i_1_n_2 ),
        .Q(empty_38_reg_365[5]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[6]_i_1_n_2 ),
        .Q(empty_38_reg_365[6]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[7]_i_1_n_2 ),
        .Q(empty_38_reg_365[7]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[8]_i_1_n_2 ),
        .Q(empty_38_reg_365[8]),
        .R(1'b0));
  FDRE \empty_38_reg_365_reg[9] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\empty_38_reg_365[9]_i_1_n_2 ),
        .Q(empty_38_reg_365[9]),
        .R(1'b0));
  FDRE \empty_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(axilite_out),
        .Q(empty_fu_160[0]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[10] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[10]),
        .Q(empty_fu_160[10]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[11] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[11]),
        .Q(empty_fu_160[11]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[12] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[12]),
        .Q(empty_fu_160[12]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[13] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[13]),
        .Q(empty_fu_160[13]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[14] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[14]),
        .Q(empty_fu_160[14]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[15] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[15]),
        .Q(empty_fu_160[15]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[16] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[16]),
        .Q(empty_fu_160[16]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[17] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[17]),
        .Q(empty_fu_160[17]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[18] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[18]),
        .Q(empty_fu_160[18]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[19] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[19]),
        .Q(empty_fu_160[19]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[1]),
        .Q(empty_fu_160[1]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[20] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[20]),
        .Q(empty_fu_160[20]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[21] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[21]),
        .Q(empty_fu_160[21]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[22] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[22]),
        .Q(empty_fu_160[22]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[23] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[23]),
        .Q(empty_fu_160[23]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[24] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[24]),
        .Q(empty_fu_160[24]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[25] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[25]),
        .Q(empty_fu_160[25]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[26] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[26]),
        .Q(empty_fu_160[26]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[27] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[27]),
        .Q(empty_fu_160[27]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[28] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[28]),
        .Q(empty_fu_160[28]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[29] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[29]),
        .Q(empty_fu_160[29]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[2]),
        .Q(empty_fu_160[2]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[30] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[30]),
        .Q(empty_fu_160[30]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[31] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[31]),
        .Q(empty_fu_160[31]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[3]),
        .Q(empty_fu_160[3]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[4]),
        .Q(empty_fu_160[4]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[5]),
        .Q(empty_fu_160[5]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[6]),
        .Q(empty_fu_160[6]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[7]),
        .Q(empty_fu_160[7]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[8]),
        .Q(empty_fu_160[8]),
        .R(ap_CS_fsm_state1));
  FDRE \empty_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(vld_in1),
        .D(ap_phi_mux_empty_38_phi_fu_368_p4[9]),
        .Q(empty_fu_160[9]),
        .R(ap_CS_fsm_state1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_1 grp_guitar_effects_Pipeline_1_fu_388
       (.ADDRARDADDR({compression_buffer_address0[5:4],compression_buffer_address0[2:0]}),
        .D(ap_NS_fsm[2:1]),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q({ap_CS_fsm_state97,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .WEA(compression_buffer_we0),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .add_ln141_reg_275({add_ln141_reg_275[5:4],add_ln141_reg_275[2:0]}),
        .\ap_CS_fsm_reg[0] (grp_guitar_effects_Pipeline_1_fu_388_n_11),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_2 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_2 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_2 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_5_n_2 ),
        .\ap_CS_fsm_reg[2] (grp_guitar_effects_Pipeline_2_fu_394_n_51),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(grp_guitar_effects_Pipeline_1_fu_388_n_5),
        .ap_loop_init_int_reg(grp_guitar_effects_Pipeline_1_fu_388_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\empty_fu_24_reg[7]_0 ({grp_guitar_effects_Pipeline_1_fu_388_n_12,grp_guitar_effects_Pipeline_1_fu_388_n_13,grp_guitar_effects_Pipeline_1_fu_388_n_14}),
        .grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .tmp_1_reg_1138(tmp_1_reg_1138));
  FDRE #(
    .INIT(1'b0)) 
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_1_fu_388_n_11),
        .Q(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_2 grp_guitar_effects_Pipeline_2_fu_394
       (.ADDRARDADDR({grp_guitar_effects_Pipeline_2_fu_394_n_34,grp_guitar_effects_Pipeline_2_fu_394_n_35,grp_guitar_effects_Pipeline_2_fu_394_n_36,grp_guitar_effects_Pipeline_2_fu_394_n_37,grp_guitar_effects_Pipeline_2_fu_394_n_38,grp_guitar_effects_Pipeline_2_fu_394_n_39,grp_guitar_effects_Pipeline_2_fu_394_n_40,grp_guitar_effects_Pipeline_2_fu_394_n_41,grp_guitar_effects_Pipeline_2_fu_394_n_42,grp_guitar_effects_Pipeline_2_fu_394_n_43,grp_guitar_effects_Pipeline_2_fu_394_n_44,grp_guitar_effects_Pipeline_2_fu_394_n_45,grp_guitar_effects_Pipeline_2_fu_394_n_46,grp_guitar_effects_Pipeline_2_fu_394_n_47,grp_guitar_effects_Pipeline_2_fu_394_n_48,grp_guitar_effects_Pipeline_2_fu_394_n_49}),
        .Q({ap_CS_fsm_state96,ap_CS_fsm_state91,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .WEA(grp_guitar_effects_Pipeline_2_fu_394_n_108),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[90] (delay_buffer_address0),
        .\ap_CS_fsm_reg[90]_0 ({grp_guitar_effects_Pipeline_2_fu_394_n_18,grp_guitar_effects_Pipeline_2_fu_394_n_19,grp_guitar_effects_Pipeline_2_fu_394_n_20,grp_guitar_effects_Pipeline_2_fu_394_n_21,grp_guitar_effects_Pipeline_2_fu_394_n_22,grp_guitar_effects_Pipeline_2_fu_394_n_23,grp_guitar_effects_Pipeline_2_fu_394_n_24,grp_guitar_effects_Pipeline_2_fu_394_n_25,grp_guitar_effects_Pipeline_2_fu_394_n_26,grp_guitar_effects_Pipeline_2_fu_394_n_27,grp_guitar_effects_Pipeline_2_fu_394_n_28,grp_guitar_effects_Pipeline_2_fu_394_n_29,grp_guitar_effects_Pipeline_2_fu_394_n_30,grp_guitar_effects_Pipeline_2_fu_394_n_31,grp_guitar_effects_Pipeline_2_fu_394_n_32,grp_guitar_effects_Pipeline_2_fu_394_n_33}),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\empty_fu_24_reg[4]_0 (grp_guitar_effects_Pipeline_2_fu_394_n_51),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg(grp_guitar_effects_Pipeline_2_fu_394_n_50),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(grp_guitar_effects_Pipeline_2_fu_394_n_53),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(grp_guitar_effects_Pipeline_2_fu_394_n_54),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(grp_guitar_effects_Pipeline_2_fu_394_n_63),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(grp_guitar_effects_Pipeline_2_fu_394_n_64),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(grp_guitar_effects_Pipeline_2_fu_394_n_65),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(grp_guitar_effects_Pipeline_2_fu_394_n_66),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(grp_guitar_effects_Pipeline_2_fu_394_n_67),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(grp_guitar_effects_Pipeline_2_fu_394_n_68),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(grp_guitar_effects_Pipeline_2_fu_394_n_69),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(grp_guitar_effects_Pipeline_2_fu_394_n_70),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(grp_guitar_effects_Pipeline_2_fu_394_n_71),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(grp_guitar_effects_Pipeline_2_fu_394_n_72),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(grp_guitar_effects_Pipeline_2_fu_394_n_55),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(grp_guitar_effects_Pipeline_2_fu_394_n_73),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(grp_guitar_effects_Pipeline_2_fu_394_n_74),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(grp_guitar_effects_Pipeline_2_fu_394_n_75),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(grp_guitar_effects_Pipeline_2_fu_394_n_76),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(grp_guitar_effects_Pipeline_2_fu_394_n_77),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(grp_guitar_effects_Pipeline_2_fu_394_n_78),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(grp_guitar_effects_Pipeline_2_fu_394_n_79),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(grp_guitar_effects_Pipeline_2_fu_394_n_80),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(grp_guitar_effects_Pipeline_2_fu_394_n_81),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(grp_guitar_effects_Pipeline_2_fu_394_n_82),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(grp_guitar_effects_Pipeline_2_fu_394_n_56),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(grp_guitar_effects_Pipeline_2_fu_394_n_83),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31({grp_guitar_effects_Pipeline_2_fu_394_n_84,grp_guitar_effects_Pipeline_2_fu_394_n_85}),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(grp_guitar_effects_Pipeline_2_fu_394_n_86),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(grp_guitar_effects_Pipeline_2_fu_394_n_87),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(grp_guitar_effects_Pipeline_2_fu_394_n_88),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(grp_guitar_effects_Pipeline_2_fu_394_n_89),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(grp_guitar_effects_Pipeline_2_fu_394_n_90),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(grp_guitar_effects_Pipeline_2_fu_394_n_91),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(grp_guitar_effects_Pipeline_2_fu_394_n_92),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(grp_guitar_effects_Pipeline_2_fu_394_n_93),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(grp_guitar_effects_Pipeline_2_fu_394_n_57),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(grp_guitar_effects_Pipeline_2_fu_394_n_94),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(grp_guitar_effects_Pipeline_2_fu_394_n_95),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(grp_guitar_effects_Pipeline_2_fu_394_n_96),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(grp_guitar_effects_Pipeline_2_fu_394_n_97),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(grp_guitar_effects_Pipeline_2_fu_394_n_98),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(grp_guitar_effects_Pipeline_2_fu_394_n_99),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(grp_guitar_effects_Pipeline_2_fu_394_n_100),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(grp_guitar_effects_Pipeline_2_fu_394_n_101),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(grp_guitar_effects_Pipeline_2_fu_394_n_102),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(grp_guitar_effects_Pipeline_2_fu_394_n_103),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(grp_guitar_effects_Pipeline_2_fu_394_n_58),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(grp_guitar_effects_Pipeline_2_fu_394_n_104),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(grp_guitar_effects_Pipeline_2_fu_394_n_105),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(grp_guitar_effects_Pipeline_2_fu_394_n_106),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(grp_guitar_effects_Pipeline_2_fu_394_n_107),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(grp_guitar_effects_Pipeline_2_fu_394_n_109),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(grp_guitar_effects_Pipeline_2_fu_394_n_110),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(grp_guitar_effects_Pipeline_2_fu_394_n_111),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(grp_guitar_effects_Pipeline_2_fu_394_n_112),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(grp_guitar_effects_Pipeline_2_fu_394_n_113),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(grp_guitar_effects_Pipeline_2_fu_394_n_114),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(grp_guitar_effects_Pipeline_2_fu_394_n_59),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(grp_guitar_effects_Pipeline_2_fu_394_n_115),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(grp_guitar_effects_Pipeline_2_fu_394_n_116),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(grp_guitar_effects_Pipeline_2_fu_394_n_117),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(grp_guitar_effects_Pipeline_2_fu_394_n_60),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(grp_guitar_effects_Pipeline_2_fu_394_n_61),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(grp_guitar_effects_Pipeline_2_fu_394_n_62),
        .ram_reg_1_8(srem_ln180_reg_1398),
        .ram_reg_1_8_0(delay_buffer_index_load_reg_1351),
        .tmp_2_reg_1147(tmp_2_reg_1147));
  FDRE #(
    .INIT(1'b0)) 
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_2_fu_394_n_50),
        .Q(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_LPF_Loop grp_guitar_effects_Pipeline_LPF_Loop_fu_400
       (.ADDRARDADDR({compression_buffer_address0[7:6],compression_buffer_address0[3]}),
        .CO(icmp_ln149_fu_756_p229_in),
        .D({ap_NS_fsm[33:32],ap_NS_fsm[10:8]}),
        .DOADO(compression_buffer_q0),
        .E(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .Q({ap_CS_fsm_state55,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .\add_ln141_reg_275_reg[5]_0 ({add_ln141_reg_275[5:4],add_ln141_reg_275[2:0]}),
        .and_ln159_1_reg_1315(and_ln159_1_reg_1315),
        .\ap_CS_fsm_reg[7] (grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116),
        .\ap_CS_fsm_reg[8] (grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2),
        .\ap_CS_fsm_reg[9] (grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compression_buffer_ce0(compression_buffer_ce0),
        .compression_max_threshold_read_reg_1103(compression_max_threshold_read_reg_1103),
        .compression_min_threshold_read_reg_1108(compression_min_threshold_read_reg_1108),
        .\empty_36_reg_1287_reg[31] ({grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46,grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47}),
        .\empty_37_reg_333_reg[2] (\empty_37_reg_333[2]_i_3_n_2 ),
        .\empty_37_reg_333_reg[2]_0 (\empty_37_reg_333[2]_i_2_n_2 ),
        .\empty_37_reg_333_reg[31] ({empty_36_reg_1287[31:3],empty_36_reg_1287[1:0]}),
        .\empty_37_reg_333_reg[31]_0 ({or_ln83_fu_1033_p2[31:2],\empty_37_reg_333_reg_n_2_[1] ,or_ln83_fu_1033_p2[0]}),
        .\empty_37_reg_333_reg[31]_1 (empty_fu_160),
        .\empty_37_reg_333_reg[31]_2 ({or_ln78_reg_1299[31:3],or_ln78_reg_1299[1:0]}),
        .\empty_37_reg_333_reg[31]_3 (\empty_37_reg_333[31]_i_4_n_2 ),
        .\empty_fu_54_reg[30]_0 (icmp_ln160_fu_761_p225_in),
        .\empty_fu_54_reg[31]_0 (current_level_fu_168),
        .grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .icmp_ln160_reg_1311(icmp_ln160_reg_1311),
        .lpf_coefficients_V_q0(lpf_coefficients_V_q0),
        .p_out(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out),
        .\q0_reg[0] (grp_guitar_effects_Pipeline_1_fu_388_n_5),
        .\r_V_2_reg_291_reg[33]_0 (lpf_coefficients_V_U_n_3),
        .ram_reg(grp_guitar_effects_Pipeline_1_fu_388_n_15),
        .ram_reg_0({grp_guitar_effects_Pipeline_1_fu_388_n_12,grp_guitar_effects_Pipeline_1_fu_388_n_13,grp_guitar_effects_Pipeline_1_fu_388_n_14}),
        .\result_4_reg_1275_reg[31] (p_1_in),
        .ret_V_18_fu_901_p3(ret_V_18_fu_901_p3),
        .ret_V_19_fu_869_p3(ret_V_19_fu_869_p3),
        .start0_reg_i_3_0(compression_zero_threshold_read_reg_1098),
        .sub_ln1319_fu_164_p2(sub_ln1319_fu_164_p2),
        .tmp_1_reg_1138(tmp_1_reg_1138),
        .\tmp_int_4_reg_349_reg[0] (\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .\tmp_int_4_reg_349_reg[31] (result_4_reg_1275),
        .tmp_reg_1127(tmp_reg_1127));
  FDRE #(
    .INIT(1'b0)) 
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln116_reg_1211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(icmp_ln116_fu_531_p2),
        .Q(icmp_ln116_reg_1211),
        .R(1'b0));
  FDRE \icmp_ln149_reg_1307_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln149_fu_756_p229_in),
        .Q(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln160_reg_1311_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln160_fu_761_p225_in),
        .Q(icmp_ln160_reg_1311),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W lpf_coefficients_V_U
       (.ap_clk(ap_clk),
        .lpf_coefficients_V_q0(lpf_coefficients_V_q0),
        .\q0_reg[0]_0 (lpf_coefficients_V_U_n_3),
        .\q0_reg[0]_1 (grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1 mul_32s_10s_42_2_1_U15
       (.Q({ap_CS_fsm_state92,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .delay_mult(delay_mult),
        .dout_reg__0({dout_reg__0[41],dout_reg__0[39:0]}),
        .q0(delay_buffer_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1_0 mul_32s_10s_42_2_1_U7
       (.Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .distortion_clip_factor(distortion_clip_factor),
        .dout_reg__0({dout_reg__0_0[41],dout_reg__0_0[39:0]}),
        .r_V_3_fu_536_p2(r_V_3_fu_536_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1_1 mul_32s_10s_42_2_1_U8
       (.Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .distortion_clip_factor(distortion_clip_factor),
        .dout_reg__0({dout_reg__0_1[41],dout_reg__0_1[39:0]}),
        .r_V_fu_541_p2(r_V_fu_541_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_32s_48_2_1 mul_32s_32s_48_2_1_U11
       (.O({tmp_product_i_21__1_n_6,tmp_product_i_21__1_n_7,tmp_product_i_21__1_n_8,tmp_product_i_21__1_n_9}),
        .O52({sdiv_17s_32ns_32_21_seq_1_U9_n_36,sdiv_17s_32ns_32_21_seq_1_U9_n_37,sdiv_17s_32ns_32_21_seq_1_U9_n_38,sdiv_17s_32ns_32_21_seq_1_U9_n_39,sdiv_17s_32ns_32_21_seq_1_U9_n_40,sdiv_17s_32ns_32_21_seq_1_U9_n_41,sdiv_17s_32ns_32_21_seq_1_U9_n_42,sdiv_17s_32ns_32_21_seq_1_U9_n_43,sdiv_17s_32ns_32_21_seq_1_U9_n_44,sdiv_17s_32ns_32_21_seq_1_U9_n_45,sdiv_17s_32ns_32_21_seq_1_U9_n_46,sdiv_17s_32ns_32_21_seq_1_U9_n_47,sdiv_17s_32ns_32_21_seq_1_U9_n_48,sdiv_17s_32ns_32_21_seq_1_U9_n_49,sdiv_17s_32ns_32_21_seq_1_U9_n_50,sdiv_17s_32ns_32_21_seq_1_U9_n_51,sdiv_17s_32ns_32_21_seq_1_U9_n_52,sdiv_17s_32ns_32_21_seq_1_U9_n_53,sdiv_17s_32ns_32_21_seq_1_U9_n_54}),
        .Q({ap_CS_fsm_state30,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .done0(done0_4),
        .\dout_reg[15]__0_0 ({mul_32s_32s_48_2_1_U11_n_34,mul_32s_32s_48_2_1_U11_n_35,mul_32s_32s_48_2_1_U11_n_36,mul_32s_32s_48_2_1_U11_n_37,mul_32s_32s_48_2_1_U11_n_38,mul_32s_32s_48_2_1_U11_n_39,mul_32s_32s_48_2_1_U11_n_40,mul_32s_32s_48_2_1_U11_n_41,mul_32s_32s_48_2_1_U11_n_42,mul_32s_32s_48_2_1_U11_n_43,mul_32s_32s_48_2_1_U11_n_44,mul_32s_32s_48_2_1_U11_n_45,mul_32s_32s_48_2_1_U11_n_46,mul_32s_32s_48_2_1_U11_n_47,mul_32s_32s_48_2_1_U11_n_48,mul_32s_32s_48_2_1_U11_n_49}),
        .dout_reg__0_0({dout_reg__1[47],dout_reg__1[35:16]}),
        .or_ln118_reg_1226(or_ln118_reg_1226),
        .result_4_fu_702_p3(result_4_fu_702_p3),
        .tmp_product_0(tmp_data_V_1_reg_1177),
        .tmp_product_1({tmp_product_i_22__2_n_6,tmp_product_i_22__2_n_7,tmp_product_i_22__2_n_8,tmp_product_i_22__2_n_9}),
        .tmp_product_2({tmp_product_i_23__1_n_6,tmp_product_i_23__1_n_7,tmp_product_i_23__1_n_8,tmp_product_i_23__1_n_9}),
        .tmp_product_3({tmp_product_i_24__1_n_6,tmp_product_i_24__1_n_7,tmp_product_i_24__1_n_8,tmp_product_i_24__1_n_9}),
        .tmp_product__0_0({tmp_product__0_i_18_n_6,tmp_product__0_i_18_n_7,tmp_product__0_i_18_n_8,tmp_product__0_i_18_n_9}),
        .tmp_product__0_1({tmp_product__0_i_19_n_6,tmp_product__0_i_19_n_7,tmp_product__0_i_19_n_8,tmp_product__0_i_19_n_9}),
        .tmp_product__0_2({tmp_product__0_i_20_n_6,tmp_product__0_i_20_n_7,tmp_product__0_i_20_n_8,tmp_product__0_i_20_n_9}),
        .tmp_product__0_3({tmp_product__0_i_21_n_6,tmp_product__0_i_21_n_7,tmp_product__0_i_21_n_8,tmp_product__0_i_21_n_9}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_32s_48_2_1_2 mul_32s_32s_48_2_1_U14
       (.O52({sdiv_17s_32ns_32_21_seq_1_U10_n_4,sdiv_17s_32ns_32_21_seq_1_U10_n_5,sdiv_17s_32ns_32_21_seq_1_U10_n_6,sdiv_17s_32ns_32_21_seq_1_U10_n_7,sdiv_17s_32ns_32_21_seq_1_U10_n_8,sdiv_17s_32ns_32_21_seq_1_U10_n_9,sdiv_17s_32ns_32_21_seq_1_U10_n_10,sdiv_17s_32ns_32_21_seq_1_U10_n_11,sdiv_17s_32ns_32_21_seq_1_U10_n_12,sdiv_17s_32ns_32_21_seq_1_U10_n_13,sdiv_17s_32ns_32_21_seq_1_U10_n_14,sdiv_17s_32ns_32_21_seq_1_U10_n_15,sdiv_17s_32ns_32_21_seq_1_U10_n_16,sdiv_17s_32ns_32_21_seq_1_U10_n_17,sdiv_17s_32ns_32_21_seq_1_U10_n_18,sdiv_17s_32ns_32_21_seq_1_U10_n_19,sdiv_17s_32ns_32_21_seq_1_U10_n_20,sdiv_17s_32ns_32_21_seq_1_U10_n_21,sdiv_17s_32ns_32_21_seq_1_U10_n_22}),
        .Q({ap_CS_fsm_state53,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .done0(done0),
        .\dout_reg[15]__0_0 ({mul_32s_32s_48_2_1_U14_n_2,mul_32s_32s_48_2_1_U14_n_3,mul_32s_32s_48_2_1_U14_n_4,mul_32s_32s_48_2_1_U14_n_5,mul_32s_32s_48_2_1_U14_n_6,mul_32s_32s_48_2_1_U14_n_7,mul_32s_32s_48_2_1_U14_n_8,mul_32s_32s_48_2_1_U14_n_9,mul_32s_32s_48_2_1_U14_n_10,mul_32s_32s_48_2_1_U14_n_11,mul_32s_32s_48_2_1_U14_n_12,mul_32s_32s_48_2_1_U14_n_13,mul_32s_32s_48_2_1_U14_n_14,mul_32s_32s_48_2_1_U14_n_15,mul_32s_32s_48_2_1_U14_n_16,mul_32s_32s_48_2_1_U14_n_17}),
        .dout_reg__0_0({dout_reg__1_2[47],dout_reg__1_2[35:16]}),
        .result_4_fu_702_p3(result_4_fu_702_p3));
  FDRE \negative_threshold_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_72),
        .Q(negative_threshold_reg_1151[0]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_62),
        .Q(negative_threshold_reg_1151[10]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_61),
        .Q(negative_threshold_reg_1151[11]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_60),
        .Q(negative_threshold_reg_1151[12]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_59),
        .Q(negative_threshold_reg_1151[13]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_58),
        .Q(negative_threshold_reg_1151[14]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_57),
        .Q(negative_threshold_reg_1151[15]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_56),
        .Q(negative_threshold_reg_1151[16]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_55),
        .Q(negative_threshold_reg_1151[17]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_54),
        .Q(negative_threshold_reg_1151[18]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_53),
        .Q(negative_threshold_reg_1151[19]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_71),
        .Q(negative_threshold_reg_1151[1]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_52),
        .Q(negative_threshold_reg_1151[20]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_51),
        .Q(negative_threshold_reg_1151[21]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_50),
        .Q(negative_threshold_reg_1151[22]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_49),
        .Q(negative_threshold_reg_1151[23]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_48),
        .Q(negative_threshold_reg_1151[24]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_47),
        .Q(negative_threshold_reg_1151[25]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_46),
        .Q(negative_threshold_reg_1151[26]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_45),
        .Q(negative_threshold_reg_1151[27]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_44),
        .Q(negative_threshold_reg_1151[28]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_43),
        .Q(negative_threshold_reg_1151[29]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_70),
        .Q(negative_threshold_reg_1151[2]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_42),
        .Q(negative_threshold_reg_1151[30]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_41),
        .Q(negative_threshold_reg_1151[31]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_69),
        .Q(negative_threshold_reg_1151[3]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_68),
        .Q(negative_threshold_reg_1151[4]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_67),
        .Q(negative_threshold_reg_1151[5]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_66),
        .Q(negative_threshold_reg_1151[6]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_65),
        .Q(negative_threshold_reg_1151[7]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_64),
        .Q(negative_threshold_reg_1151[8]),
        .R(1'b0));
  FDRE \negative_threshold_reg_1151_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control_r_s_axi_U_n_63),
        .Q(negative_threshold_reg_1151[9]),
        .R(1'b0));
  FDRE \or_ln118_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln118_fu_569_p2),
        .Q(or_ln118_reg_1226),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[0]),
        .Q(or_ln78_reg_1299[0]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[10]),
        .Q(or_ln78_reg_1299[10]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[11]),
        .Q(or_ln78_reg_1299[11]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[12]),
        .Q(or_ln78_reg_1299[12]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[13]),
        .Q(or_ln78_reg_1299[13]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[14]),
        .Q(or_ln78_reg_1299[14]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[15]),
        .Q(or_ln78_reg_1299[15]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[16]),
        .Q(or_ln78_reg_1299[16]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[17]),
        .Q(or_ln78_reg_1299[17]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[18]),
        .Q(or_ln78_reg_1299[18]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[19]),
        .Q(or_ln78_reg_1299[19]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[1]),
        .Q(or_ln78_reg_1299[1]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[20]),
        .Q(or_ln78_reg_1299[20]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[21]),
        .Q(or_ln78_reg_1299[21]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[22]),
        .Q(or_ln78_reg_1299[22]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[23]),
        .Q(or_ln78_reg_1299[23]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[24]),
        .Q(or_ln78_reg_1299[24]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[25]),
        .Q(or_ln78_reg_1299[25]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[26]),
        .Q(or_ln78_reg_1299[26]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[27]),
        .Q(or_ln78_reg_1299[27]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[28]),
        .Q(or_ln78_reg_1299[28]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[29]),
        .Q(or_ln78_reg_1299[29]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[30]),
        .Q(or_ln78_reg_1299[30]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[31]),
        .Q(or_ln78_reg_1299[31]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[3]),
        .Q(or_ln78_reg_1299[3]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[4]),
        .Q(or_ln78_reg_1299[4]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[5]),
        .Q(or_ln78_reg_1299[5]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[6]),
        .Q(or_ln78_reg_1299[6]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[7]),
        .Q(or_ln78_reg_1299[7]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[8]),
        .Q(or_ln78_reg_1299[8]),
        .R(1'b0));
  FDRE \or_ln78_reg_1299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(empty_36_reg_1287[9]),
        .Q(or_ln78_reg_1299[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[11]_i_2 
       (.I0(ret_V_15_cast_reg_1423[11]),
        .I1(tmp_int_4_reg_349[11]),
        .O(\output_reg_1435[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[11]_i_3 
       (.I0(ret_V_15_cast_reg_1423[10]),
        .I1(tmp_int_4_reg_349[10]),
        .O(\output_reg_1435[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[11]_i_4 
       (.I0(ret_V_15_cast_reg_1423[9]),
        .I1(tmp_int_4_reg_349[9]),
        .O(\output_reg_1435[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[11]_i_5 
       (.I0(ret_V_15_cast_reg_1423[8]),
        .I1(tmp_int_4_reg_349[8]),
        .O(\output_reg_1435[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[15]_i_2 
       (.I0(ret_V_15_cast_reg_1423[15]),
        .I1(tmp_int_4_reg_349[15]),
        .O(\output_reg_1435[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[15]_i_3 
       (.I0(ret_V_15_cast_reg_1423[14]),
        .I1(tmp_int_4_reg_349[14]),
        .O(\output_reg_1435[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[15]_i_4 
       (.I0(ret_V_15_cast_reg_1423[13]),
        .I1(tmp_int_4_reg_349[13]),
        .O(\output_reg_1435[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[15]_i_5 
       (.I0(ret_V_15_cast_reg_1423[12]),
        .I1(tmp_int_4_reg_349[12]),
        .O(\output_reg_1435[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[19]_i_2 
       (.I0(ret_V_15_cast_reg_1423[19]),
        .I1(tmp_int_4_reg_349[19]),
        .O(\output_reg_1435[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[19]_i_3 
       (.I0(ret_V_15_cast_reg_1423[18]),
        .I1(tmp_int_4_reg_349[18]),
        .O(\output_reg_1435[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[19]_i_4 
       (.I0(ret_V_15_cast_reg_1423[17]),
        .I1(tmp_int_4_reg_349[17]),
        .O(\output_reg_1435[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[19]_i_5 
       (.I0(ret_V_15_cast_reg_1423[16]),
        .I1(tmp_int_4_reg_349[16]),
        .O(\output_reg_1435[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[23]_i_2 
       (.I0(ret_V_15_cast_reg_1423[23]),
        .I1(tmp_int_4_reg_349[23]),
        .O(\output_reg_1435[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[23]_i_3 
       (.I0(ret_V_15_cast_reg_1423[22]),
        .I1(tmp_int_4_reg_349[22]),
        .O(\output_reg_1435[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[23]_i_4 
       (.I0(ret_V_15_cast_reg_1423[21]),
        .I1(tmp_int_4_reg_349[21]),
        .O(\output_reg_1435[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[23]_i_5 
       (.I0(ret_V_15_cast_reg_1423[20]),
        .I1(tmp_int_4_reg_349[20]),
        .O(\output_reg_1435[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[27]_i_2 
       (.I0(ret_V_15_cast_reg_1423[27]),
        .I1(tmp_int_4_reg_349[27]),
        .O(\output_reg_1435[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[27]_i_3 
       (.I0(ret_V_15_cast_reg_1423[26]),
        .I1(tmp_int_4_reg_349[26]),
        .O(\output_reg_1435[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[27]_i_4 
       (.I0(ret_V_15_cast_reg_1423[25]),
        .I1(tmp_int_4_reg_349[25]),
        .O(\output_reg_1435[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[27]_i_5 
       (.I0(ret_V_15_cast_reg_1423[24]),
        .I1(tmp_int_4_reg_349[24]),
        .O(\output_reg_1435[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[31]_i_2 
       (.I0(ret_V_15_cast_reg_1423[31]),
        .I1(tmp_int_4_reg_349[31]),
        .O(\output_reg_1435[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[31]_i_3 
       (.I0(ret_V_15_cast_reg_1423[30]),
        .I1(tmp_int_4_reg_349[30]),
        .O(\output_reg_1435[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[31]_i_4 
       (.I0(ret_V_15_cast_reg_1423[29]),
        .I1(tmp_int_4_reg_349[29]),
        .O(\output_reg_1435[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[31]_i_5 
       (.I0(ret_V_15_cast_reg_1423[28]),
        .I1(tmp_int_4_reg_349[28]),
        .O(\output_reg_1435[31]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    \output_reg_1435[3]_i_2 
       (.I0(trunc_ln1049_4_reg_1430[1]),
        .I1(trunc_ln1049_4_reg_1430[0]),
        .I2(\output_reg_1435[3]_i_7_n_2 ),
        .I3(trunc_ln1049_4_reg_1430[2]),
        .I4(p_0_in1_in),
        .O(p_2_out));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[3]_i_3 
       (.I0(ret_V_15_cast_reg_1423[3]),
        .I1(tmp_int_4_reg_349[3]),
        .O(\output_reg_1435[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[3]_i_4 
       (.I0(ret_V_15_cast_reg_1423[2]),
        .I1(tmp_int_4_reg_349[2]),
        .O(\output_reg_1435[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[3]_i_5 
       (.I0(ret_V_15_cast_reg_1423[1]),
        .I1(tmp_int_4_reg_349[1]),
        .O(\output_reg_1435[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[3]_i_6 
       (.I0(ret_V_15_cast_reg_1423[0]),
        .I1(tmp_int_4_reg_349[0]),
        .O(\output_reg_1435[3]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \output_reg_1435[3]_i_7 
       (.I0(trunc_ln1049_4_reg_1430[3]),
        .I1(trunc_ln1049_4_reg_1430[6]),
        .I2(trunc_ln1049_4_reg_1430[7]),
        .I3(trunc_ln1049_4_reg_1430[5]),
        .I4(p_0_in1_in),
        .I5(trunc_ln1049_4_reg_1430[4]),
        .O(\output_reg_1435[3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[7]_i_2 
       (.I0(ret_V_15_cast_reg_1423[7]),
        .I1(tmp_int_4_reg_349[7]),
        .O(\output_reg_1435[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[7]_i_3 
       (.I0(ret_V_15_cast_reg_1423[6]),
        .I1(tmp_int_4_reg_349[6]),
        .O(\output_reg_1435[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[7]_i_4 
       (.I0(ret_V_15_cast_reg_1423[5]),
        .I1(tmp_int_4_reg_349[5]),
        .O(\output_reg_1435[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_reg_1435[7]_i_5 
       (.I0(ret_V_15_cast_reg_1423[4]),
        .I1(tmp_int_4_reg_349[4]),
        .O(\output_reg_1435[7]_i_5_n_2 ));
  FDRE \output_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[0]),
        .Q(output_reg_1435[0]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[10]),
        .Q(output_reg_1435[10]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[11]),
        .Q(output_reg_1435[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[11]_i_1 
       (.CI(\output_reg_1435_reg[7]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[11]_i_1_n_2 ,\output_reg_1435_reg[11]_i_1_n_3 ,\output_reg_1435_reg[11]_i_1_n_4 ,\output_reg_1435_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[11:8]),
        .O(output_fu_1027_p2[11:8]),
        .S({\output_reg_1435[11]_i_2_n_2 ,\output_reg_1435[11]_i_3_n_2 ,\output_reg_1435[11]_i_4_n_2 ,\output_reg_1435[11]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[12]),
        .Q(output_reg_1435[12]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[13]),
        .Q(output_reg_1435[13]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[14]),
        .Q(output_reg_1435[14]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[15]),
        .Q(output_reg_1435[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[15]_i_1 
       (.CI(\output_reg_1435_reg[11]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[15]_i_1_n_2 ,\output_reg_1435_reg[15]_i_1_n_3 ,\output_reg_1435_reg[15]_i_1_n_4 ,\output_reg_1435_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[15:12]),
        .O(output_fu_1027_p2[15:12]),
        .S({\output_reg_1435[15]_i_2_n_2 ,\output_reg_1435[15]_i_3_n_2 ,\output_reg_1435[15]_i_4_n_2 ,\output_reg_1435[15]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[16]),
        .Q(output_reg_1435[16]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[17]),
        .Q(output_reg_1435[17]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[18]),
        .Q(output_reg_1435[18]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[19]),
        .Q(output_reg_1435[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[19]_i_1 
       (.CI(\output_reg_1435_reg[15]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[19]_i_1_n_2 ,\output_reg_1435_reg[19]_i_1_n_3 ,\output_reg_1435_reg[19]_i_1_n_4 ,\output_reg_1435_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[19:16]),
        .O(output_fu_1027_p2[19:16]),
        .S({\output_reg_1435[19]_i_2_n_2 ,\output_reg_1435[19]_i_3_n_2 ,\output_reg_1435[19]_i_4_n_2 ,\output_reg_1435[19]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[1]),
        .Q(output_reg_1435[1]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[20]),
        .Q(output_reg_1435[20]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[21]),
        .Q(output_reg_1435[21]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[22]),
        .Q(output_reg_1435[22]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[23]),
        .Q(output_reg_1435[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[23]_i_1 
       (.CI(\output_reg_1435_reg[19]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[23]_i_1_n_2 ,\output_reg_1435_reg[23]_i_1_n_3 ,\output_reg_1435_reg[23]_i_1_n_4 ,\output_reg_1435_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[23:20]),
        .O(output_fu_1027_p2[23:20]),
        .S({\output_reg_1435[23]_i_2_n_2 ,\output_reg_1435[23]_i_3_n_2 ,\output_reg_1435[23]_i_4_n_2 ,\output_reg_1435[23]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[24]),
        .Q(output_reg_1435[24]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[25]),
        .Q(output_reg_1435[25]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[26]),
        .Q(output_reg_1435[26]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[27]),
        .Q(output_reg_1435[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[27]_i_1 
       (.CI(\output_reg_1435_reg[23]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[27]_i_1_n_2 ,\output_reg_1435_reg[27]_i_1_n_3 ,\output_reg_1435_reg[27]_i_1_n_4 ,\output_reg_1435_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[27:24]),
        .O(output_fu_1027_p2[27:24]),
        .S({\output_reg_1435[27]_i_2_n_2 ,\output_reg_1435[27]_i_3_n_2 ,\output_reg_1435[27]_i_4_n_2 ,\output_reg_1435[27]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[28]),
        .Q(output_reg_1435[28]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[29]),
        .Q(output_reg_1435[29]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[2]),
        .Q(output_reg_1435[2]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[30]),
        .Q(output_reg_1435[30]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[31]),
        .Q(output_reg_1435[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[31]_i_1 
       (.CI(\output_reg_1435_reg[27]_i_1_n_2 ),
        .CO({\NLW_output_reg_1435_reg[31]_i_1_CO_UNCONNECTED [3],\output_reg_1435_reg[31]_i_1_n_3 ,\output_reg_1435_reg[31]_i_1_n_4 ,\output_reg_1435_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_15_cast_reg_1423[30:28]}),
        .O(output_fu_1027_p2[31:28]),
        .S({\output_reg_1435[31]_i_2_n_2 ,\output_reg_1435[31]_i_3_n_2 ,\output_reg_1435[31]_i_4_n_2 ,\output_reg_1435[31]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[3]),
        .Q(output_reg_1435[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\output_reg_1435_reg[3]_i_1_n_2 ,\output_reg_1435_reg[3]_i_1_n_3 ,\output_reg_1435_reg[3]_i_1_n_4 ,\output_reg_1435_reg[3]_i_1_n_5 }),
        .CYINIT(p_2_out),
        .DI(ret_V_15_cast_reg_1423[3:0]),
        .O(output_fu_1027_p2[3:0]),
        .S({\output_reg_1435[3]_i_3_n_2 ,\output_reg_1435[3]_i_4_n_2 ,\output_reg_1435[3]_i_5_n_2 ,\output_reg_1435[3]_i_6_n_2 }));
  FDRE \output_reg_1435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[4]),
        .Q(output_reg_1435[4]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[5]),
        .Q(output_reg_1435[5]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[6]),
        .Q(output_reg_1435[6]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[7]),
        .Q(output_reg_1435[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \output_reg_1435_reg[7]_i_1 
       (.CI(\output_reg_1435_reg[3]_i_1_n_2 ),
        .CO({\output_reg_1435_reg[7]_i_1_n_2 ,\output_reg_1435_reg[7]_i_1_n_3 ,\output_reg_1435_reg[7]_i_1_n_4 ,\output_reg_1435_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ret_V_15_cast_reg_1423[7:4]),
        .O(output_fu_1027_p2[7:4]),
        .S({\output_reg_1435[7]_i_2_n_2 ,\output_reg_1435[7]_i_3_n_2 ,\output_reg_1435[7]_i_4_n_2 ,\output_reg_1435[7]_i_5_n_2 }));
  FDRE \output_reg_1435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[8]),
        .Q(output_reg_1435[8]),
        .R(1'b0));
  FDRE \output_reg_1435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(output_fu_1027_p2[9]),
        .Q(output_reg_1435[9]),
        .R(1'b0));
  FDRE \r_V_12_reg_1241_reg[41] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[41]),
        .Q(p_0_in10_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_13_reg_1258[41]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(or_ln118_reg_1226),
        .O(r_V_12_reg_12410));
  FDRE \r_V_13_reg_1258_reg[41] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[41]),
        .Q(p_0_in13_in),
        .R(1'b0));
  FDRE \r_V_14_reg_1381_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[47]),
        .Q(p_0_in7_in),
        .R(1'b0));
  FDRE \r_V_15_reg_1334_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[47]),
        .Q(p_0_in4_in),
        .R(1'b0));
  FDRE \r_V_16_reg_1418_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[41]),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_45
       (.CI(ram_reg_i_46_n_2),
        .CO({ram_reg_i_45_n_2,ram_reg_i_45_n_3,ram_reg_i_45_n_4,ram_reg_i_45_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[16:13]),
        .S({ram_reg_i_54_n_2,ram_reg_i_55_n_2,ram_reg_i_56_n_2,ram_reg_i_57_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_46
       (.CI(ram_reg_i_47_n_2),
        .CO({ram_reg_i_46_n_2,ram_reg_i_46_n_3,ram_reg_i_46_n_4,ram_reg_i_46_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[12:9]),
        .S({ram_reg_i_58_n_2,ram_reg_i_59_n_2,ram_reg_i_60_n_2,ram_reg_i_61_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_47
       (.CI(ram_reg_i_48_n_2),
        .CO({ram_reg_i_47_n_2,ram_reg_i_47_n_3,ram_reg_i_47_n_4,ram_reg_i_47_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[8:5]),
        .S({ram_reg_i_62_n_2,ram_reg_i_63_n_2,ram_reg_i_64_n_2,ram_reg_i_65_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_48
       (.CI(1'b0),
        .CO({ram_reg_i_48_n_2,ram_reg_i_48_n_3,ram_reg_i_48_n_4,ram_reg_i_48_n_5}),
        .CYINIT(ram_reg_i_66_n_2),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[4:1]),
        .S({ram_reg_i_67_n_2,ram_reg_i_68_n_2,ram_reg_i_69_n_2,ram_reg_i_70_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_49
       (.CI(ram_reg_i_50_n_2),
        .CO({NLW_ram_reg_i_49_CO_UNCONNECTED[3:2],ram_reg_i_49_n_4,ram_reg_i_49_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_49_O_UNCONNECTED[3],sub_ln131_fu_731_p2[31:29]}),
        .S({1'b0,ram_reg_i_71_n_2,ram_reg_i_72_n_2,ram_reg_i_73_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_51_n_2),
        .CO({ram_reg_i_50_n_2,ram_reg_i_50_n_3,ram_reg_i_50_n_4,ram_reg_i_50_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[28:25]),
        .S({ram_reg_i_74_n_2,ram_reg_i_75_n_2,ram_reg_i_76_n_2,ram_reg_i_77_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_51
       (.CI(ram_reg_i_52_n_2),
        .CO({ram_reg_i_51_n_2,ram_reg_i_51_n_3,ram_reg_i_51_n_4,ram_reg_i_51_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[24:21]),
        .S({ram_reg_i_78_n_2,ram_reg_i_79_n_2,ram_reg_i_80_n_2,ram_reg_i_81_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_52
       (.CI(ram_reg_i_45_n_2),
        .CO({ram_reg_i_52_n_2,ram_reg_i_52_n_3,ram_reg_i_52_n_4,ram_reg_i_52_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln131_fu_731_p2[20:17]),
        .S({ram_reg_i_82_n_2,ram_reg_i_83_n_2,ram_reg_i_84_n_2,ram_reg_i_85_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_54
       (.I0(result_4_reg_1275[16]),
        .O(ram_reg_i_54_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_55
       (.I0(result_4_reg_1275[15]),
        .O(ram_reg_i_55_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_56
       (.I0(result_4_reg_1275[14]),
        .O(ram_reg_i_56_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_57
       (.I0(result_4_reg_1275[13]),
        .O(ram_reg_i_57_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_58
       (.I0(result_4_reg_1275[12]),
        .O(ram_reg_i_58_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_59
       (.I0(result_4_reg_1275[11]),
        .O(ram_reg_i_59_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_60
       (.I0(result_4_reg_1275[10]),
        .O(ram_reg_i_60_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_61
       (.I0(result_4_reg_1275[9]),
        .O(ram_reg_i_61_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_62
       (.I0(result_4_reg_1275[8]),
        .O(ram_reg_i_62_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_63
       (.I0(result_4_reg_1275[7]),
        .O(ram_reg_i_63_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_64
       (.I0(result_4_reg_1275[6]),
        .O(ram_reg_i_64_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_65
       (.I0(result_4_reg_1275[5]),
        .O(ram_reg_i_65_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_66
       (.I0(result_4_reg_1275[0]),
        .O(ram_reg_i_66_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_67
       (.I0(result_4_reg_1275[4]),
        .O(ram_reg_i_67_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_68
       (.I0(result_4_reg_1275[3]),
        .O(ram_reg_i_68_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_69
       (.I0(result_4_reg_1275[2]),
        .O(ram_reg_i_69_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_70
       (.I0(result_4_reg_1275[1]),
        .O(ram_reg_i_70_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_71
       (.I0(result_4_reg_1275[31]),
        .O(ram_reg_i_71_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_72
       (.I0(result_4_reg_1275[30]),
        .O(ram_reg_i_72_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_73
       (.I0(result_4_reg_1275[29]),
        .O(ram_reg_i_73_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_74
       (.I0(result_4_reg_1275[28]),
        .O(ram_reg_i_74_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_75
       (.I0(result_4_reg_1275[27]),
        .O(ram_reg_i_75_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_76
       (.I0(result_4_reg_1275[26]),
        .O(ram_reg_i_76_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_77
       (.I0(result_4_reg_1275[25]),
        .O(ram_reg_i_77_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_78
       (.I0(result_4_reg_1275[24]),
        .O(ram_reg_i_78_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_79
       (.I0(result_4_reg_1275[23]),
        .O(ram_reg_i_79_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_80
       (.I0(result_4_reg_1275[22]),
        .O(ram_reg_i_80_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_81
       (.I0(result_4_reg_1275[21]),
        .O(ram_reg_i_81_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_82
       (.I0(result_4_reg_1275[20]),
        .O(ram_reg_i_82_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_83
       (.I0(result_4_reg_1275[19]),
        .O(ram_reg_i_83_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_84
       (.I0(result_4_reg_1275[18]),
        .O(ram_reg_i_84_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_85
       (.I0(result_4_reg_1275[17]),
        .O(ram_reg_i_85_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both regslice_both_INPUT_r_V_data_V_U
       (.B_V_data_1_sel_rd_reg_0(ap_CS_fsm_state3),
        .CO(icmp_ln116_fu_531_p2),
        .D(ap_NS_fsm[3]),
        .INPUT_r_TDATA(INPUT_r_TDATA),
        .INPUT_r_TDATA_int_regslice(INPUT_r_TDATA_int_regslice),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(distortion_threshold_read_reg_1113),
        .ack_in(INPUT_r_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .or_ln118_fu_569_p2(or_ln118_fu_569_p2),
        .\or_ln118_reg_1226_reg[0]_i_2_0 (negative_threshold_reg_1151),
        .r_V_3_fu_536_p2(r_V_3_fu_536_p2),
        .r_V_fu_541_p2(r_V_fu_541_p2),
        .rev_reg_1133(rev_reg_1133));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized4 regslice_both_INPUT_r_V_dest_V_U
       (.D(INPUT_r_TDEST_int_regslice),
        .INPUT_r_TDEST(INPUT_r_TDEST),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized3 regslice_both_INPUT_r_V_id_V_U
       (.D(INPUT_r_TID_int_regslice),
        .INPUT_r_TID(INPUT_r_TID),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0 regslice_both_INPUT_r_V_keep_V_U
       (.D(INPUT_r_TKEEP_int_regslice),
        .INPUT_r_TKEEP(INPUT_r_TKEEP),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized2 regslice_both_INPUT_r_V_last_V_U
       (.INPUT_r_TLAST(INPUT_r_TLAST),
        .INPUT_r_TLAST_int_regslice(INPUT_r_TLAST_int_regslice),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_3 regslice_both_INPUT_r_V_strb_V_U
       (.D(INPUT_r_TSTRB_int_regslice),
        .INPUT_r_TSTRB(INPUT_r_TSTRB),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized1 regslice_both_INPUT_r_V_user_V_U
       (.D(INPUT_r_TUSER_int_regslice),
        .INPUT_r_TUSER(INPUT_r_TUSER),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both_4 regslice_both_OUTPUT_r_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 ({\tmp_int_reg_375_reg_n_2_[31] ,\tmp_int_reg_375_reg_n_2_[30] ,\tmp_int_reg_375_reg_n_2_[29] ,\tmp_int_reg_375_reg_n_2_[28] ,\tmp_int_reg_375_reg_n_2_[27] ,\tmp_int_reg_375_reg_n_2_[26] ,\tmp_int_reg_375_reg_n_2_[25] ,\tmp_int_reg_375_reg_n_2_[24] ,\tmp_int_reg_375_reg_n_2_[23] ,\tmp_int_reg_375_reg_n_2_[22] ,\tmp_int_reg_375_reg_n_2_[21] ,\tmp_int_reg_375_reg_n_2_[20] ,\tmp_int_reg_375_reg_n_2_[19] ,\tmp_int_reg_375_reg_n_2_[18] ,\tmp_int_reg_375_reg_n_2_[17] ,\tmp_int_reg_375_reg_n_2_[16] ,\tmp_int_reg_375_reg_n_2_[15] ,\tmp_int_reg_375_reg_n_2_[14] ,\tmp_int_reg_375_reg_n_2_[13] ,\tmp_int_reg_375_reg_n_2_[12] ,\tmp_int_reg_375_reg_n_2_[11] ,\tmp_int_reg_375_reg_n_2_[10] ,\tmp_int_reg_375_reg_n_2_[9] ,\tmp_int_reg_375_reg_n_2_[8] ,\tmp_int_reg_375_reg_n_2_[7] ,\tmp_int_reg_375_reg_n_2_[6] ,\tmp_int_reg_375_reg_n_2_[5] ,\tmp_int_reg_375_reg_n_2_[4] ,\tmp_int_reg_375_reg_n_2_[3] ,\tmp_int_reg_375_reg_n_2_[2] ,\tmp_int_reg_375_reg_n_2_[1] ,\tmp_int_reg_375_reg_n_2_[0] }),
        .\B_V_data_1_payload_B_reg[31]_1 (output_reg_1435),
        .\B_V_data_1_state_reg[0]_0 (OUTPUT_r_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_OUTPUT_r_V_data_V_U_n_13),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_OUTPUT_r_V_data_V_U_n_14),
        .D({ap_NS_fsm[97:95],ap_NS_fsm[0]}),
        .E(axilite_out_ap_vld),
        .OUTPUT_r_TDATA(OUTPUT_r_TDATA),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .Q(or_ln83_fu_1033_p2[2]),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[0] ({ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state91,ap_CS_fsm_state33,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[95] (vld_in1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .delay_buffer_ce0(delay_buffer_ce0),
        .empty_38_reg_365(empty_38_reg_365[2]),
        .\empty_38_reg_365_reg[2] (regslice_both_OUTPUT_r_V_data_V_U_n_2),
        .\empty_38_reg_365_reg[2]_0 (\empty_37_reg_333[2]_i_3_n_2 ),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .tmp_2_reg_1147(tmp_2_reg_1147),
        .tmp_int_reg_375(tmp_int_reg_375),
        .tmp_last_V_reg_1197(tmp_last_V_reg_1197));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized4_5 regslice_both_OUTPUT_r_V_dest_V_U
       (.\B_V_data_1_payload_A_reg[5]_0 (tmp_dest_V_reg_1206),
        .OUTPUT_r_TDEST(OUTPUT_r_TDEST),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized3_6 regslice_both_OUTPUT_r_V_id_V_U
       (.\B_V_data_1_payload_A_reg[4]_0 (tmp_id_V_reg_1201),
        .OUTPUT_r_TID(OUTPUT_r_TID),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_7 regslice_both_OUTPUT_r_V_keep_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_keep_V_reg_1182),
        .OUTPUT_r_TKEEP(OUTPUT_r_TKEEP),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized2_8 regslice_both_OUTPUT_r_V_last_V_U
       (.OUTPUT_r_TLAST(OUTPUT_r_TLAST),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .tmp_last_V_reg_1197(tmp_last_V_reg_1197));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_9 regslice_both_OUTPUT_r_V_strb_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_strb_V_reg_1187),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .OUTPUT_r_TSTRB(OUTPUT_r_TSTRB),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized1_10 regslice_both_OUTPUT_r_V_user_V_U
       (.\B_V_data_1_payload_A_reg[1]_0 (tmp_user_V_reg_1192),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .OUTPUT_r_TUSER(OUTPUT_r_TUSER),
        .Q(ap_CS_fsm_state96),
        .ack_in(OUTPUT_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  FDRE \result_4_reg_1275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[0]),
        .Q(result_4_reg_1275[0]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[10]),
        .Q(result_4_reg_1275[10]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[11]),
        .Q(result_4_reg_1275[11]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[12]),
        .Q(result_4_reg_1275[12]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[13]),
        .Q(result_4_reg_1275[13]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[14]),
        .Q(result_4_reg_1275[14]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[15]),
        .Q(result_4_reg_1275[15]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[16]),
        .Q(result_4_reg_1275[16]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[17]),
        .Q(result_4_reg_1275[17]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[18]),
        .Q(result_4_reg_1275[18]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[19]),
        .Q(result_4_reg_1275[19]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[1]),
        .Q(result_4_reg_1275[1]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[20]),
        .Q(result_4_reg_1275[20]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[21]),
        .Q(result_4_reg_1275[21]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[22]),
        .Q(result_4_reg_1275[22]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[23]),
        .Q(result_4_reg_1275[23]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[24]),
        .Q(result_4_reg_1275[24]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[25]),
        .Q(result_4_reg_1275[25]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[26]),
        .Q(result_4_reg_1275[26]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[27]),
        .Q(result_4_reg_1275[27]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[28]),
        .Q(result_4_reg_1275[28]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[29]),
        .Q(result_4_reg_1275[29]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[2]),
        .Q(result_4_reg_1275[2]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[30]),
        .Q(result_4_reg_1275[30]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[31]),
        .Q(result_4_reg_1275[31]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[3]),
        .Q(result_4_reg_1275[3]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[4]),
        .Q(result_4_reg_1275[4]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[5]),
        .Q(result_4_reg_1275[5]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[6]),
        .Q(result_4_reg_1275[6]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[7]),
        .Q(result_4_reg_1275[7]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[8]),
        .Q(result_4_reg_1275[8]),
        .R(1'b0));
  FDRE \result_4_reg_1275_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(result_4_fu_702_p3[9]),
        .Q(result_4_reg_1275[9]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_45),
        .Q(ret_V_10_cast_reg_1339[0]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_35),
        .Q(ret_V_10_cast_reg_1339[10]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_34),
        .Q(ret_V_10_cast_reg_1339[11]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[16]),
        .Q(ret_V_10_cast_reg_1339[12]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[17]),
        .Q(ret_V_10_cast_reg_1339[13]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[18]),
        .Q(ret_V_10_cast_reg_1339[14]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[19]),
        .Q(ret_V_10_cast_reg_1339[15]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[20]),
        .Q(ret_V_10_cast_reg_1339[16]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[21]),
        .Q(ret_V_10_cast_reg_1339[17]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[22]),
        .Q(ret_V_10_cast_reg_1339[18]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[23]),
        .Q(ret_V_10_cast_reg_1339[19]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_44),
        .Q(ret_V_10_cast_reg_1339[1]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[24]),
        .Q(ret_V_10_cast_reg_1339[20]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[25]),
        .Q(ret_V_10_cast_reg_1339[21]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[26]),
        .Q(ret_V_10_cast_reg_1339[22]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[27]),
        .Q(ret_V_10_cast_reg_1339[23]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[28]),
        .Q(ret_V_10_cast_reg_1339[24]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[29]),
        .Q(ret_V_10_cast_reg_1339[25]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[30]),
        .Q(ret_V_10_cast_reg_1339[26]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[31]),
        .Q(ret_V_10_cast_reg_1339[27]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[32]),
        .Q(ret_V_10_cast_reg_1339[28]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[33]),
        .Q(ret_V_10_cast_reg_1339[29]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_43),
        .Q(ret_V_10_cast_reg_1339[2]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[34]),
        .Q(ret_V_10_cast_reg_1339[30]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(dout_reg__1[35]),
        .Q(ret_V_10_cast_reg_1339[31]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_42),
        .Q(ret_V_10_cast_reg_1339[3]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_41),
        .Q(ret_V_10_cast_reg_1339[4]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_40),
        .Q(ret_V_10_cast_reg_1339[5]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_39),
        .Q(ret_V_10_cast_reg_1339[6]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_38),
        .Q(ret_V_10_cast_reg_1339[7]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_37),
        .Q(ret_V_10_cast_reg_1339[8]),
        .R(1'b0));
  FDRE \ret_V_10_cast_reg_1339_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_36),
        .Q(ret_V_10_cast_reg_1339[9]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[8]),
        .Q(ret_V_15_cast_reg_1423[0]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[18]),
        .Q(ret_V_15_cast_reg_1423[10]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[19]),
        .Q(ret_V_15_cast_reg_1423[11]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[20]),
        .Q(ret_V_15_cast_reg_1423[12]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[21]),
        .Q(ret_V_15_cast_reg_1423[13]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[22]),
        .Q(ret_V_15_cast_reg_1423[14]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[23]),
        .Q(ret_V_15_cast_reg_1423[15]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[24]),
        .Q(ret_V_15_cast_reg_1423[16]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[25]),
        .Q(ret_V_15_cast_reg_1423[17]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[26]),
        .Q(ret_V_15_cast_reg_1423[18]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[27]),
        .Q(ret_V_15_cast_reg_1423[19]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[9]),
        .Q(ret_V_15_cast_reg_1423[1]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[28]),
        .Q(ret_V_15_cast_reg_1423[20]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[29]),
        .Q(ret_V_15_cast_reg_1423[21]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[30]),
        .Q(ret_V_15_cast_reg_1423[22]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[31]),
        .Q(ret_V_15_cast_reg_1423[23]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[32]),
        .Q(ret_V_15_cast_reg_1423[24]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[33]),
        .Q(ret_V_15_cast_reg_1423[25]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[34]),
        .Q(ret_V_15_cast_reg_1423[26]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[35]),
        .Q(ret_V_15_cast_reg_1423[27]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[36]),
        .Q(ret_V_15_cast_reg_1423[28]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[37]),
        .Q(ret_V_15_cast_reg_1423[29]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[10]),
        .Q(ret_V_15_cast_reg_1423[2]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[38]),
        .Q(ret_V_15_cast_reg_1423[30]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[39]),
        .Q(ret_V_15_cast_reg_1423[31]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[11]),
        .Q(ret_V_15_cast_reg_1423[3]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[12]),
        .Q(ret_V_15_cast_reg_1423[4]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[13]),
        .Q(ret_V_15_cast_reg_1423[5]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[14]),
        .Q(ret_V_15_cast_reg_1423[6]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[15]),
        .Q(ret_V_15_cast_reg_1423[7]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[16]),
        .Q(ret_V_15_cast_reg_1423[8]),
        .R(1'b0));
  FDRE \ret_V_15_cast_reg_1423_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[17]),
        .Q(ret_V_15_cast_reg_1423[9]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[8]),
        .Q(ret_V_3_cast_reg_1263[0]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[10] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[18]),
        .Q(ret_V_3_cast_reg_1263[10]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[11] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[19]),
        .Q(ret_V_3_cast_reg_1263[11]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[12] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[20]),
        .Q(ret_V_3_cast_reg_1263[12]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[13] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[21]),
        .Q(ret_V_3_cast_reg_1263[13]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[14] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[22]),
        .Q(ret_V_3_cast_reg_1263[14]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[15] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[23]),
        .Q(ret_V_3_cast_reg_1263[15]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[16] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[24]),
        .Q(ret_V_3_cast_reg_1263[16]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[17] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[25]),
        .Q(ret_V_3_cast_reg_1263[17]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[18] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[26]),
        .Q(ret_V_3_cast_reg_1263[18]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[19] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[27]),
        .Q(ret_V_3_cast_reg_1263[19]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[9]),
        .Q(ret_V_3_cast_reg_1263[1]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[20] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[28]),
        .Q(ret_V_3_cast_reg_1263[20]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[21] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[29]),
        .Q(ret_V_3_cast_reg_1263[21]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[22] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[30]),
        .Q(ret_V_3_cast_reg_1263[22]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[23] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[31]),
        .Q(ret_V_3_cast_reg_1263[23]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[24] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[32]),
        .Q(ret_V_3_cast_reg_1263[24]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[25] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[33]),
        .Q(ret_V_3_cast_reg_1263[25]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[26] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[34]),
        .Q(ret_V_3_cast_reg_1263[26]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[27] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[35]),
        .Q(ret_V_3_cast_reg_1263[27]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[28] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[36]),
        .Q(ret_V_3_cast_reg_1263[28]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[29] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[37]),
        .Q(ret_V_3_cast_reg_1263[29]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[10]),
        .Q(ret_V_3_cast_reg_1263[2]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[30] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[38]),
        .Q(ret_V_3_cast_reg_1263[30]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[31] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[39]),
        .Q(ret_V_3_cast_reg_1263[31]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[11]),
        .Q(ret_V_3_cast_reg_1263[3]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[12]),
        .Q(ret_V_3_cast_reg_1263[4]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[13]),
        .Q(ret_V_3_cast_reg_1263[5]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[14]),
        .Q(ret_V_3_cast_reg_1263[6]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[15]),
        .Q(ret_V_3_cast_reg_1263[7]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[16]),
        .Q(ret_V_3_cast_reg_1263[8]),
        .R(1'b0));
  FDRE \ret_V_3_cast_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[17]),
        .Q(ret_V_3_cast_reg_1263[9]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_13),
        .Q(ret_V_9_cast_reg_1386[0]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_3),
        .Q(ret_V_9_cast_reg_1386[10]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_2),
        .Q(ret_V_9_cast_reg_1386[11]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[16]),
        .Q(ret_V_9_cast_reg_1386[12]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[17]),
        .Q(ret_V_9_cast_reg_1386[13]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[18]),
        .Q(ret_V_9_cast_reg_1386[14]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[19]),
        .Q(ret_V_9_cast_reg_1386[15]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[20]),
        .Q(ret_V_9_cast_reg_1386[16]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[21]),
        .Q(ret_V_9_cast_reg_1386[17]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[22]),
        .Q(ret_V_9_cast_reg_1386[18]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[23]),
        .Q(ret_V_9_cast_reg_1386[19]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_12),
        .Q(ret_V_9_cast_reg_1386[1]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[24]),
        .Q(ret_V_9_cast_reg_1386[20]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[25]),
        .Q(ret_V_9_cast_reg_1386[21]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[26]),
        .Q(ret_V_9_cast_reg_1386[22]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[27]),
        .Q(ret_V_9_cast_reg_1386[23]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[28]),
        .Q(ret_V_9_cast_reg_1386[24]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[29]),
        .Q(ret_V_9_cast_reg_1386[25]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[30]),
        .Q(ret_V_9_cast_reg_1386[26]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[31]),
        .Q(ret_V_9_cast_reg_1386[27]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[32]),
        .Q(ret_V_9_cast_reg_1386[28]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[33]),
        .Q(ret_V_9_cast_reg_1386[29]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_11),
        .Q(ret_V_9_cast_reg_1386[2]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[34]),
        .Q(ret_V_9_cast_reg_1386[30]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(dout_reg__1_2[35]),
        .Q(ret_V_9_cast_reg_1386[31]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_10),
        .Q(ret_V_9_cast_reg_1386[3]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_9),
        .Q(ret_V_9_cast_reg_1386[4]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_8),
        .Q(ret_V_9_cast_reg_1386[5]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_7),
        .Q(ret_V_9_cast_reg_1386[6]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_6),
        .Q(ret_V_9_cast_reg_1386[7]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_5),
        .Q(ret_V_9_cast_reg_1386[8]),
        .R(1'b0));
  FDRE \ret_V_9_cast_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_4),
        .Q(ret_V_9_cast_reg_1386[9]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[8]),
        .Q(ret_V_cast_reg_1246[0]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[10] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[18]),
        .Q(ret_V_cast_reg_1246[10]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[11] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[19]),
        .Q(ret_V_cast_reg_1246[11]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[12] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[20]),
        .Q(ret_V_cast_reg_1246[12]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[13] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[21]),
        .Q(ret_V_cast_reg_1246[13]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[14] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[22]),
        .Q(ret_V_cast_reg_1246[14]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[15] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[23]),
        .Q(ret_V_cast_reg_1246[15]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[16] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[24]),
        .Q(ret_V_cast_reg_1246[16]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[17] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[25]),
        .Q(ret_V_cast_reg_1246[17]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[18] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[26]),
        .Q(ret_V_cast_reg_1246[18]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[19] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[27]),
        .Q(ret_V_cast_reg_1246[19]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[9]),
        .Q(ret_V_cast_reg_1246[1]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[20] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[28]),
        .Q(ret_V_cast_reg_1246[20]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[21] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[29]),
        .Q(ret_V_cast_reg_1246[21]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[22] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[30]),
        .Q(ret_V_cast_reg_1246[22]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[23] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[31]),
        .Q(ret_V_cast_reg_1246[23]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[24] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[32]),
        .Q(ret_V_cast_reg_1246[24]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[25] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[33]),
        .Q(ret_V_cast_reg_1246[25]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[26] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[34]),
        .Q(ret_V_cast_reg_1246[26]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[27] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[35]),
        .Q(ret_V_cast_reg_1246[27]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[28] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[36]),
        .Q(ret_V_cast_reg_1246[28]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[29] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[37]),
        .Q(ret_V_cast_reg_1246[29]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[10]),
        .Q(ret_V_cast_reg_1246[2]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[30] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[38]),
        .Q(ret_V_cast_reg_1246[30]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[31] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[39]),
        .Q(ret_V_cast_reg_1246[31]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[11]),
        .Q(ret_V_cast_reg_1246[3]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[12]),
        .Q(ret_V_cast_reg_1246[4]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[13]),
        .Q(ret_V_cast_reg_1246[5]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[14]),
        .Q(ret_V_cast_reg_1246[6]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[15]),
        .Q(ret_V_cast_reg_1246[7]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[8] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[16]),
        .Q(ret_V_cast_reg_1246[8]),
        .R(1'b0));
  FDRE \ret_V_cast_reg_1246_reg[9] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[17]),
        .Q(ret_V_cast_reg_1246[9]),
        .R(1'b0));
  FDRE \rev_reg_1133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(rev_fu_435_p2),
        .Q(rev_reg_1133),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1 sdiv_17s_32ns_32_21_seq_1_U10
       (.D(ap_NS_fsm[33]),
        .O52({sdiv_17s_32ns_32_21_seq_1_U10_n_4,sdiv_17s_32ns_32_21_seq_1_U10_n_5,sdiv_17s_32ns_32_21_seq_1_U10_n_6,sdiv_17s_32ns_32_21_seq_1_U10_n_7,sdiv_17s_32ns_32_21_seq_1_U10_n_8,sdiv_17s_32ns_32_21_seq_1_U10_n_9,sdiv_17s_32ns_32_21_seq_1_U10_n_10,sdiv_17s_32ns_32_21_seq_1_U10_n_11,sdiv_17s_32ns_32_21_seq_1_U10_n_12,sdiv_17s_32ns_32_21_seq_1_U10_n_13,sdiv_17s_32ns_32_21_seq_1_U10_n_14,sdiv_17s_32ns_32_21_seq_1_U10_n_15,sdiv_17s_32ns_32_21_seq_1_U10_n_16,sdiv_17s_32ns_32_21_seq_1_U10_n_17,sdiv_17s_32ns_32_21_seq_1_U10_n_18,sdiv_17s_32ns_32_21_seq_1_U10_n_19,sdiv_17s_32ns_32_21_seq_1_U10_n_20,sdiv_17s_32ns_32_21_seq_1_U10_n_21,sdiv_17s_32ns_32_21_seq_1_U10_n_22}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compression_max_threshold_read_reg_1103(compression_max_threshold_read_reg_1103[11:0]),
        .\divisor0_reg[31]_inv ({divisor_u,sdiv_17s_32ns_32_21_seq_1_U9_n_33}),
        .done0(done0),
        .p_1_in(p_1_in_3),
        .\r_stage_reg[17] (srem_32ns_17ns_16_36_seq_1_U12_n_5),
        .sign_i(sign_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11 sdiv_17s_32ns_32_21_seq_1_U9
       (.D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out),
        .O52({sdiv_17s_32ns_32_21_seq_1_U9_n_36,sdiv_17s_32ns_32_21_seq_1_U9_n_37,sdiv_17s_32ns_32_21_seq_1_U9_n_38,sdiv_17s_32ns_32_21_seq_1_U9_n_39,sdiv_17s_32ns_32_21_seq_1_U9_n_40,sdiv_17s_32ns_32_21_seq_1_U9_n_41,sdiv_17s_32ns_32_21_seq_1_U9_n_42,sdiv_17s_32ns_32_21_seq_1_U9_n_43,sdiv_17s_32ns_32_21_seq_1_U9_n_44,sdiv_17s_32ns_32_21_seq_1_U9_n_45,sdiv_17s_32ns_32_21_seq_1_U9_n_46,sdiv_17s_32ns_32_21_seq_1_U9_n_47,sdiv_17s_32ns_32_21_seq_1_U9_n_48,sdiv_17s_32ns_32_21_seq_1_U9_n_49,sdiv_17s_32ns_32_21_seq_1_U9_n_50,sdiv_17s_32ns_32_21_seq_1_U9_n_51,sdiv_17s_32ns_32_21_seq_1_U9_n_52,sdiv_17s_32ns_32_21_seq_1_U9_n_53,sdiv_17s_32ns_32_21_seq_1_U9_n_54}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compression_min_threshold_read_reg_1108(compression_min_threshold_read_reg_1108[11:0]),
        .\divisor0_reg[31]_0 ({divisor_u,sdiv_17s_32ns_32_21_seq_1_U9_n_33}),
        .done0(done0_4),
        .p_1_in(p_1_in_3),
        .\r_stage_reg[17] (srem_32ns_17ns_16_36_seq_1_U12_n_5),
        .sign_i(sign_i),
        .start0_reg_0(ap_NS_fsm[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_16_36_seq_1 srem_32ns_17ns_16_36_seq_1_U12
       (.E(start0),
        .Q(ap_CS_fsm_state33),
        .S({srem_32ns_17ns_16_36_seq_1_U12_n_7,srem_32ns_17ns_16_36_seq_1_U12_n_8,srem_32ns_17ns_16_36_seq_1_U12_n_9,srem_32ns_17ns_16_36_seq_1_U12_n_10}),
        .\ap_CS_fsm_reg[32] (ap_NS_fsm[55]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cal_tmp_carry(srem_32ns_17ns_32_36_seq_1_U13_n_2),
        .cal_tmp_carry_0(srem_32ns_17ns_32_36_seq_1_U13_n_26),
        .cal_tmp_carry__0(srem_32ns_17ns_32_36_seq_1_U13_n_5),
        .cal_tmp_carry__0_0(srem_32ns_17ns_32_36_seq_1_U13_n_4),
        .cal_tmp_carry__0_1(srem_32ns_17ns_32_36_seq_1_U13_n_3),
        .cal_tmp_carry__1(srem_32ns_17ns_32_36_seq_1_U13_n_7),
        .cal_tmp_carry__1_0(srem_32ns_17ns_32_36_seq_1_U13_n_6),
        .cal_tmp_carry__2(srem_32ns_17ns_32_36_seq_1_U13_n_9),
        .cal_tmp_carry__2_0(srem_32ns_17ns_32_36_seq_1_U13_n_8),
        .cal_tmp_carry__3(srem_32ns_17ns_32_36_seq_1_U13_n_13),
        .cal_tmp_carry__3_0(srem_32ns_17ns_32_36_seq_1_U13_n_12),
        .cal_tmp_carry__3_1(srem_32ns_17ns_32_36_seq_1_U13_n_11),
        .cal_tmp_carry__3_2(srem_32ns_17ns_32_36_seq_1_U13_n_10),
        .cal_tmp_carry__4(srem_32ns_17ns_32_36_seq_1_U13_n_17),
        .cal_tmp_carry__4_0(srem_32ns_17ns_32_36_seq_1_U13_n_16),
        .cal_tmp_carry__4_1(srem_32ns_17ns_32_36_seq_1_U13_n_15),
        .cal_tmp_carry__4_2(srem_32ns_17ns_32_36_seq_1_U13_n_14),
        .cal_tmp_carry__5(srem_32ns_17ns_32_36_seq_1_U13_n_21),
        .cal_tmp_carry__5_0(srem_32ns_17ns_32_36_seq_1_U13_n_20),
        .cal_tmp_carry__5_1(srem_32ns_17ns_32_36_seq_1_U13_n_19),
        .cal_tmp_carry__5_2(srem_32ns_17ns_32_36_seq_1_U13_n_18),
        .\dividend0_reg[31]_0 (delay_buffer_index_fu_164),
        .\dividend0_reg[31]_1 (delay_samples_read_reg_1093),
        .\dividend_tmp_reg[0] (srem_32ns_17ns_32_36_seq_1_U13_n_25),
        .\dividend_tmp_reg[0]_0 (srem_32ns_17ns_32_36_seq_1_U13_n_24),
        .\dividend_tmp_reg[0]_1 (srem_32ns_17ns_32_36_seq_1_U13_n_23),
        .\dividend_tmp_reg[0]_2 (srem_32ns_17ns_32_36_seq_1_U13_n_22),
        .dout(grp_fu_917_p2),
        .\r_stage_reg[0] (srem_32ns_17ns_16_36_seq_1_U12_n_4),
        .\r_stage_reg[0]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_11,srem_32ns_17ns_16_36_seq_1_U12_n_12,srem_32ns_17ns_16_36_seq_1_U12_n_13,srem_32ns_17ns_16_36_seq_1_U12_n_14}),
        .\r_stage_reg[0]_1 ({srem_32ns_17ns_16_36_seq_1_U12_n_15,srem_32ns_17ns_16_36_seq_1_U12_n_16,srem_32ns_17ns_16_36_seq_1_U12_n_17,srem_32ns_17ns_16_36_seq_1_U12_n_18}),
        .\r_stage_reg[0]_2 ({srem_32ns_17ns_16_36_seq_1_U12_n_19,srem_32ns_17ns_16_36_seq_1_U12_n_20,srem_32ns_17ns_16_36_seq_1_U12_n_21,srem_32ns_17ns_16_36_seq_1_U12_n_22}),
        .\r_stage_reg[0]_3 ({srem_32ns_17ns_16_36_seq_1_U12_n_23,srem_32ns_17ns_16_36_seq_1_U12_n_24}),
        .\r_stage_reg[0]_4 ({srem_32ns_17ns_16_36_seq_1_U12_n_25,srem_32ns_17ns_16_36_seq_1_U12_n_26}),
        .\r_stage_reg[0]_5 ({srem_32ns_17ns_16_36_seq_1_U12_n_27,srem_32ns_17ns_16_36_seq_1_U12_n_28,srem_32ns_17ns_16_36_seq_1_U12_n_29}),
        .\r_stage_reg[0]_6 ({srem_32ns_17ns_16_36_seq_1_U12_n_30,srem_32ns_17ns_16_36_seq_1_U12_n_31}),
        .\r_stage_reg[32] (done0_5),
        .r_stage_reg_r_14(srem_32ns_17ns_16_36_seq_1_U12_n_5),
        .tmp_2_reg_1147(tmp_2_reg_1147));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_32_36_seq_1 srem_32ns_17ns_32_36_seq_1_U13
       (.E(start0),
        .Q(delay_buffer_index_fu_164),
        .S({srem_32ns_17ns_16_36_seq_1_U12_n_7,srem_32ns_17ns_16_36_seq_1_U12_n_8,srem_32ns_17ns_16_36_seq_1_U12_n_9,srem_32ns_17ns_16_36_seq_1_U12_n_10}),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[0] ({srem_32ns_17ns_16_36_seq_1_U12_n_11,srem_32ns_17ns_16_36_seq_1_U12_n_12,srem_32ns_17ns_16_36_seq_1_U12_n_13,srem_32ns_17ns_16_36_seq_1_U12_n_14}),
        .\remd_reg[0]_0 (done0_5),
        .\remd_reg[31]_0 (grp_fu_929_p2),
        .\remd_tmp_reg[0] (srem_32ns_17ns_32_36_seq_1_U13_n_26),
        .\remd_tmp_reg[11] (srem_32ns_17ns_32_36_seq_1_U13_n_8),
        .\remd_tmp_reg[11]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_25,srem_32ns_17ns_16_36_seq_1_U12_n_26}),
        .\remd_tmp_reg[13] (srem_32ns_17ns_32_36_seq_1_U13_n_9),
        .\remd_tmp_reg[15] (srem_32ns_17ns_32_36_seq_1_U13_n_10),
        .\remd_tmp_reg[15]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_23,srem_32ns_17ns_16_36_seq_1_U12_n_24}),
        .\remd_tmp_reg[16] (srem_32ns_17ns_32_36_seq_1_U13_n_11),
        .\remd_tmp_reg[17] (srem_32ns_17ns_32_36_seq_1_U13_n_12),
        .\remd_tmp_reg[18] (srem_32ns_17ns_32_36_seq_1_U13_n_13),
        .\remd_tmp_reg[19] (srem_32ns_17ns_32_36_seq_1_U13_n_14),
        .\remd_tmp_reg[19]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_19,srem_32ns_17ns_16_36_seq_1_U12_n_20,srem_32ns_17ns_16_36_seq_1_U12_n_21,srem_32ns_17ns_16_36_seq_1_U12_n_22}),
        .\remd_tmp_reg[20] (srem_32ns_17ns_32_36_seq_1_U13_n_15),
        .\remd_tmp_reg[21] (srem_32ns_17ns_32_36_seq_1_U13_n_16),
        .\remd_tmp_reg[22] (srem_32ns_17ns_32_36_seq_1_U13_n_17),
        .\remd_tmp_reg[23] (srem_32ns_17ns_32_36_seq_1_U13_n_18),
        .\remd_tmp_reg[23]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_15,srem_32ns_17ns_16_36_seq_1_U12_n_16,srem_32ns_17ns_16_36_seq_1_U12_n_17,srem_32ns_17ns_16_36_seq_1_U12_n_18}),
        .\remd_tmp_reg[24] (srem_32ns_17ns_32_36_seq_1_U13_n_19),
        .\remd_tmp_reg[25] (srem_32ns_17ns_32_36_seq_1_U13_n_20),
        .\remd_tmp_reg[26] (srem_32ns_17ns_32_36_seq_1_U13_n_21),
        .\remd_tmp_reg[27] (srem_32ns_17ns_32_36_seq_1_U13_n_22),
        .\remd_tmp_reg[28] (srem_32ns_17ns_32_36_seq_1_U13_n_23),
        .\remd_tmp_reg[29] (srem_32ns_17ns_32_36_seq_1_U13_n_24),
        .\remd_tmp_reg[2] (srem_32ns_17ns_32_36_seq_1_U13_n_2),
        .\remd_tmp_reg[30] (srem_32ns_17ns_32_36_seq_1_U13_n_25),
        .\remd_tmp_reg[31] (srem_32ns_17ns_16_36_seq_1_U12_n_4),
        .\remd_tmp_reg[3] (srem_32ns_17ns_32_36_seq_1_U13_n_3),
        .\remd_tmp_reg[3]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_30,srem_32ns_17ns_16_36_seq_1_U12_n_31}),
        .\remd_tmp_reg[4] (srem_32ns_17ns_32_36_seq_1_U13_n_4),
        .\remd_tmp_reg[6] (srem_32ns_17ns_32_36_seq_1_U13_n_5),
        .\remd_tmp_reg[7] (srem_32ns_17ns_32_36_seq_1_U13_n_6),
        .\remd_tmp_reg[7]_0 ({srem_32ns_17ns_16_36_seq_1_U12_n_27,srem_32ns_17ns_16_36_seq_1_U12_n_28,srem_32ns_17ns_16_36_seq_1_U12_n_29}),
        .\remd_tmp_reg[8] (srem_32ns_17ns_32_36_seq_1_U13_n_7));
  FDRE \srem_ln180_reg_1398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[0]),
        .Q(srem_ln180_reg_1398[0]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[10]),
        .Q(srem_ln180_reg_1398[10]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[11]),
        .Q(srem_ln180_reg_1398[11]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[12]),
        .Q(srem_ln180_reg_1398[12]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[13]),
        .Q(srem_ln180_reg_1398[13]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[14]),
        .Q(srem_ln180_reg_1398[14]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[15]),
        .Q(srem_ln180_reg_1398[15]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[1]),
        .Q(srem_ln180_reg_1398[1]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[2]),
        .Q(srem_ln180_reg_1398[2]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[3]),
        .Q(srem_ln180_reg_1398[3]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[4]),
        .Q(srem_ln180_reg_1398[4]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[5]),
        .Q(srem_ln180_reg_1398[5]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[6]),
        .Q(srem_ln180_reg_1398[6]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[7]),
        .Q(srem_ln180_reg_1398[7]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[8]),
        .Q(srem_ln180_reg_1398[8]),
        .R(1'b0));
  FDRE \srem_ln180_reg_1398_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(grp_fu_917_p2[9]),
        .Q(srem_ln180_reg_1398[9]),
        .R(1'b0));
  FDRE \tmp_1_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control[2]),
        .Q(tmp_1_reg_1138),
        .R(1'b0));
  FDRE \tmp_2_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control[1]),
        .Q(tmp_2_reg_1147),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[0]),
        .Q(tmp_data_V_1_reg_1177[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[10]),
        .Q(tmp_data_V_1_reg_1177[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[11]),
        .Q(tmp_data_V_1_reg_1177[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[12]),
        .Q(tmp_data_V_1_reg_1177[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[13]),
        .Q(tmp_data_V_1_reg_1177[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[14]),
        .Q(tmp_data_V_1_reg_1177[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[15]),
        .Q(tmp_data_V_1_reg_1177[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[16]),
        .Q(tmp_data_V_1_reg_1177[16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[17]),
        .Q(tmp_data_V_1_reg_1177[17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[18]),
        .Q(tmp_data_V_1_reg_1177[18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[19]),
        .Q(tmp_data_V_1_reg_1177[19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[1]),
        .Q(tmp_data_V_1_reg_1177[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[20]),
        .Q(tmp_data_V_1_reg_1177[20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[21]),
        .Q(tmp_data_V_1_reg_1177[21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[22]),
        .Q(tmp_data_V_1_reg_1177[22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[23]),
        .Q(tmp_data_V_1_reg_1177[23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[24]),
        .Q(tmp_data_V_1_reg_1177[24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[25]),
        .Q(tmp_data_V_1_reg_1177[25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[26]),
        .Q(tmp_data_V_1_reg_1177[26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[27]),
        .Q(tmp_data_V_1_reg_1177[27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[28]),
        .Q(tmp_data_V_1_reg_1177[28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[29]),
        .Q(tmp_data_V_1_reg_1177[29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[2]),
        .Q(tmp_data_V_1_reg_1177[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[30]),
        .Q(tmp_data_V_1_reg_1177[30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[31]),
        .Q(tmp_data_V_1_reg_1177[31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[3]),
        .Q(tmp_data_V_1_reg_1177[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[4]),
        .Q(tmp_data_V_1_reg_1177[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[5]),
        .Q(tmp_data_V_1_reg_1177[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[6]),
        .Q(tmp_data_V_1_reg_1177[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[7]),
        .Q(tmp_data_V_1_reg_1177[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[8]),
        .Q(tmp_data_V_1_reg_1177[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_reg_1177_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDATA_int_regslice[9]),
        .Q(tmp_data_V_1_reg_1177[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[0]),
        .Q(tmp_dest_V_reg_1206[0]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[1]),
        .Q(tmp_dest_V_reg_1206[1]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[2]),
        .Q(tmp_dest_V_reg_1206[2]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[3]),
        .Q(tmp_dest_V_reg_1206[3]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[4]),
        .Q(tmp_dest_V_reg_1206[4]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1206_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TDEST_int_regslice[5]),
        .Q(tmp_dest_V_reg_1206[5]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TID_int_regslice[0]),
        .Q(tmp_id_V_reg_1201[0]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TID_int_regslice[1]),
        .Q(tmp_id_V_reg_1201[1]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TID_int_regslice[2]),
        .Q(tmp_id_V_reg_1201[2]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TID_int_regslice[3]),
        .Q(tmp_id_V_reg_1201[3]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TID_int_regslice[4]),
        .Q(tmp_id_V_reg_1201[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    \tmp_int_4_reg_349[3]_i_4 
       (.I0(ret_V_10_cast_reg_1339[0]),
        .I1(trunc_ln1049_3_reg_1346[2]),
        .I2(p_0_in4_in),
        .I3(trunc_ln1049_3_reg_1346[3]),
        .I4(trunc_ln1049_3_reg_1346[0]),
        .I5(trunc_ln1049_3_reg_1346[1]),
        .O(\tmp_int_4_reg_349[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    \tmp_int_4_reg_349[3]_i_5 
       (.I0(ret_V_9_cast_reg_1386[0]),
        .I1(trunc_ln1049_2_reg_1393[2]),
        .I2(p_0_in7_in),
        .I3(trunc_ln1049_2_reg_1393[3]),
        .I4(trunc_ln1049_2_reg_1393[0]),
        .I5(trunc_ln1049_2_reg_1393[1]),
        .O(\tmp_int_4_reg_349[3]_i_5_n_2 ));
  FDRE \tmp_int_4_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[0]),
        .Q(tmp_int_4_reg_349[0]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[10] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[10]),
        .Q(tmp_int_4_reg_349[10]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[11] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[11]),
        .Q(tmp_int_4_reg_349[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[11]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[7]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[11]_i_2_n_2 ,\tmp_int_4_reg_349_reg[11]_i_2_n_3 ,\tmp_int_4_reg_349_reg[11]_i_2_n_4 ,\tmp_int_4_reg_349_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[11:8]),
        .S(ret_V_10_cast_reg_1339[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[11]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[7]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[11]_i_3_n_2 ,\tmp_int_4_reg_349_reg[11]_i_3_n_3 ,\tmp_int_4_reg_349_reg[11]_i_3_n_4 ,\tmp_int_4_reg_349_reg[11]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[11:8]),
        .S(ret_V_9_cast_reg_1386[11:8]));
  FDRE \tmp_int_4_reg_349_reg[12] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[12]),
        .Q(tmp_int_4_reg_349[12]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[13]),
        .Q(tmp_int_4_reg_349[13]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[14] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[14]),
        .Q(tmp_int_4_reg_349[14]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[15] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[15]),
        .Q(tmp_int_4_reg_349[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[15]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[11]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[15]_i_2_n_2 ,\tmp_int_4_reg_349_reg[15]_i_2_n_3 ,\tmp_int_4_reg_349_reg[15]_i_2_n_4 ,\tmp_int_4_reg_349_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[15:12]),
        .S(ret_V_10_cast_reg_1339[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[15]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[11]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[15]_i_3_n_2 ,\tmp_int_4_reg_349_reg[15]_i_3_n_3 ,\tmp_int_4_reg_349_reg[15]_i_3_n_4 ,\tmp_int_4_reg_349_reg[15]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[15:12]),
        .S(ret_V_9_cast_reg_1386[15:12]));
  FDRE \tmp_int_4_reg_349_reg[16] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[16]),
        .Q(tmp_int_4_reg_349[16]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[17] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[17]),
        .Q(tmp_int_4_reg_349[17]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[18] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[18]),
        .Q(tmp_int_4_reg_349[18]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[19] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[19]),
        .Q(tmp_int_4_reg_349[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[19]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[15]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[19]_i_2_n_2 ,\tmp_int_4_reg_349_reg[19]_i_2_n_3 ,\tmp_int_4_reg_349_reg[19]_i_2_n_4 ,\tmp_int_4_reg_349_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[19:16]),
        .S(ret_V_10_cast_reg_1339[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[19]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[15]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[19]_i_3_n_2 ,\tmp_int_4_reg_349_reg[19]_i_3_n_3 ,\tmp_int_4_reg_349_reg[19]_i_3_n_4 ,\tmp_int_4_reg_349_reg[19]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[19:16]),
        .S(ret_V_9_cast_reg_1386[19:16]));
  FDRE \tmp_int_4_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[1]),
        .Q(tmp_int_4_reg_349[1]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[20] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[20]),
        .Q(tmp_int_4_reg_349[20]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[21] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[21]),
        .Q(tmp_int_4_reg_349[21]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[22] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[22]),
        .Q(tmp_int_4_reg_349[22]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[23] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[23]),
        .Q(tmp_int_4_reg_349[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[23]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[19]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[23]_i_2_n_2 ,\tmp_int_4_reg_349_reg[23]_i_2_n_3 ,\tmp_int_4_reg_349_reg[23]_i_2_n_4 ,\tmp_int_4_reg_349_reg[23]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[23:20]),
        .S(ret_V_10_cast_reg_1339[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[23]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[19]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[23]_i_3_n_2 ,\tmp_int_4_reg_349_reg[23]_i_3_n_3 ,\tmp_int_4_reg_349_reg[23]_i_3_n_4 ,\tmp_int_4_reg_349_reg[23]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[23:20]),
        .S(ret_V_9_cast_reg_1386[23:20]));
  FDRE \tmp_int_4_reg_349_reg[24] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[24]),
        .Q(tmp_int_4_reg_349[24]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[25] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[25]),
        .Q(tmp_int_4_reg_349[25]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[26] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[26]),
        .Q(tmp_int_4_reg_349[26]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[27] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[27]),
        .Q(tmp_int_4_reg_349[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[27]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[23]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[27]_i_2_n_2 ,\tmp_int_4_reg_349_reg[27]_i_2_n_3 ,\tmp_int_4_reg_349_reg[27]_i_2_n_4 ,\tmp_int_4_reg_349_reg[27]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[27:24]),
        .S(ret_V_10_cast_reg_1339[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[27]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[23]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[27]_i_3_n_2 ,\tmp_int_4_reg_349_reg[27]_i_3_n_3 ,\tmp_int_4_reg_349_reg[27]_i_3_n_4 ,\tmp_int_4_reg_349_reg[27]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[27:24]),
        .S(ret_V_9_cast_reg_1386[27:24]));
  FDRE \tmp_int_4_reg_349_reg[28] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[28]),
        .Q(tmp_int_4_reg_349[28]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[29] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[29]),
        .Q(tmp_int_4_reg_349[29]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[2]),
        .Q(tmp_int_4_reg_349[2]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[30] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[30]),
        .Q(tmp_int_4_reg_349[30]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[31] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[31]),
        .Q(tmp_int_4_reg_349[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[31]_i_5 
       (.CI(\tmp_int_4_reg_349_reg[27]_i_2_n_2 ),
        .CO({\NLW_tmp_int_4_reg_349_reg[31]_i_5_CO_UNCONNECTED [3],\tmp_int_4_reg_349_reg[31]_i_5_n_3 ,\tmp_int_4_reg_349_reg[31]_i_5_n_4 ,\tmp_int_4_reg_349_reg[31]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[31:28]),
        .S(ret_V_10_cast_reg_1339[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[31]_i_7 
       (.CI(\tmp_int_4_reg_349_reg[27]_i_3_n_2 ),
        .CO({\NLW_tmp_int_4_reg_349_reg[31]_i_7_CO_UNCONNECTED [3],\tmp_int_4_reg_349_reg[31]_i_7_n_3 ,\tmp_int_4_reg_349_reg[31]_i_7_n_4 ,\tmp_int_4_reg_349_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[31:28]),
        .S(ret_V_9_cast_reg_1386[31:28]));
  FDRE \tmp_int_4_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[3]),
        .Q(tmp_int_4_reg_349[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp_int_4_reg_349_reg[3]_i_2_n_2 ,\tmp_int_4_reg_349_reg[3]_i_2_n_3 ,\tmp_int_4_reg_349_reg[3]_i_2_n_4 ,\tmp_int_4_reg_349_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_10_cast_reg_1339[0]}),
        .O(ret_V_19_fu_869_p3[3:0]),
        .S({ret_V_10_cast_reg_1339[3:1],\tmp_int_4_reg_349[3]_i_4_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\tmp_int_4_reg_349_reg[3]_i_3_n_2 ,\tmp_int_4_reg_349_reg[3]_i_3_n_3 ,\tmp_int_4_reg_349_reg[3]_i_3_n_4 ,\tmp_int_4_reg_349_reg[3]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_9_cast_reg_1386[0]}),
        .O(ret_V_18_fu_901_p3[3:0]),
        .S({ret_V_9_cast_reg_1386[3:1],\tmp_int_4_reg_349[3]_i_5_n_2 }));
  FDRE \tmp_int_4_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[4]),
        .Q(tmp_int_4_reg_349[4]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[5]),
        .Q(tmp_int_4_reg_349[5]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[6]),
        .Q(tmp_int_4_reg_349[6]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[7]),
        .Q(tmp_int_4_reg_349[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[7]_i_2 
       (.CI(\tmp_int_4_reg_349_reg[3]_i_2_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[7]_i_2_n_2 ,\tmp_int_4_reg_349_reg[7]_i_2_n_3 ,\tmp_int_4_reg_349_reg[7]_i_2_n_4 ,\tmp_int_4_reg_349_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_19_fu_869_p3[7:4]),
        .S(ret_V_10_cast_reg_1339[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_int_4_reg_349_reg[7]_i_3 
       (.CI(\tmp_int_4_reg_349_reg[3]_i_3_n_2 ),
        .CO({\tmp_int_4_reg_349_reg[7]_i_3_n_2 ,\tmp_int_4_reg_349_reg[7]_i_3_n_3 ,\tmp_int_4_reg_349_reg[7]_i_3_n_4 ,\tmp_int_4_reg_349_reg[7]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_18_fu_901_p3[7:4]),
        .S(ret_V_9_cast_reg_1386[7:4]));
  FDRE \tmp_int_4_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[8]),
        .Q(tmp_int_4_reg_349[8]),
        .R(1'b0));
  FDRE \tmp_int_4_reg_349_reg[9] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82),
        .D(p_1_in[9]),
        .Q(tmp_int_4_reg_349[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[0]_i_1 
       (.I0(ret_V_18_fu_901_p3[0]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[0]_i_2_n_2 ),
        .O(\tmp_int_reg_375[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[0]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[0]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[0]),
        .I4(ret_V_19_fu_869_p3[0]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[10]_i_1 
       (.I0(ret_V_18_fu_901_p3[10]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[10]_i_2_n_2 ),
        .O(\tmp_int_reg_375[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[10]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[10]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[10]),
        .I4(ret_V_19_fu_869_p3[10]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[11]_i_1 
       (.I0(ret_V_18_fu_901_p3[11]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[11]_i_2_n_2 ),
        .O(\tmp_int_reg_375[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[11]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[11]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[11]),
        .I4(ret_V_19_fu_869_p3[11]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[12]_i_1 
       (.I0(ret_V_18_fu_901_p3[12]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[12]_i_2_n_2 ),
        .O(\tmp_int_reg_375[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[12]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[12]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[12]),
        .I4(ret_V_19_fu_869_p3[12]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[13]_i_1 
       (.I0(ret_V_18_fu_901_p3[13]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[13]_i_2_n_2 ),
        .O(\tmp_int_reg_375[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[13]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[13]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[13]),
        .I4(ret_V_19_fu_869_p3[13]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[14]_i_1 
       (.I0(ret_V_18_fu_901_p3[14]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[14]_i_2_n_2 ),
        .O(\tmp_int_reg_375[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[14]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[14]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[14]),
        .I4(ret_V_19_fu_869_p3[14]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[14]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[15]_i_1 
       (.I0(ret_V_18_fu_901_p3[15]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[15]_i_2_n_2 ),
        .O(\tmp_int_reg_375[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[15]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[15]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[15]),
        .I4(ret_V_19_fu_869_p3[15]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[15]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[16]_i_1 
       (.I0(ret_V_18_fu_901_p3[16]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[16]_i_2_n_2 ),
        .O(\tmp_int_reg_375[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[16]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[16]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[16]),
        .I4(ret_V_19_fu_869_p3[16]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[17]_i_1 
       (.I0(ret_V_18_fu_901_p3[17]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[17]_i_2_n_2 ),
        .O(\tmp_int_reg_375[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[17]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[17]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[17]),
        .I4(ret_V_19_fu_869_p3[17]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[18]_i_1 
       (.I0(ret_V_18_fu_901_p3[18]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[18]_i_2_n_2 ),
        .O(\tmp_int_reg_375[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[18]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[18]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[18]),
        .I4(ret_V_19_fu_869_p3[18]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[19]_i_1 
       (.I0(ret_V_18_fu_901_p3[19]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[19]_i_2_n_2 ),
        .O(\tmp_int_reg_375[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[19]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[19]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[19]),
        .I4(ret_V_19_fu_869_p3[19]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[1]_i_1 
       (.I0(ret_V_18_fu_901_p3[1]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[1]_i_2_n_2 ),
        .O(\tmp_int_reg_375[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[1]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[1]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[1]),
        .I4(ret_V_19_fu_869_p3[1]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[20]_i_1 
       (.I0(ret_V_18_fu_901_p3[20]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[20]_i_2_n_2 ),
        .O(\tmp_int_reg_375[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[20]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[20]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[20]),
        .I4(ret_V_19_fu_869_p3[20]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[21]_i_1 
       (.I0(ret_V_18_fu_901_p3[21]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[21]_i_2_n_2 ),
        .O(\tmp_int_reg_375[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[21]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[21]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[21]),
        .I4(ret_V_19_fu_869_p3[21]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[22]_i_1 
       (.I0(ret_V_18_fu_901_p3[22]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[22]_i_2_n_2 ),
        .O(\tmp_int_reg_375[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[22]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[22]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[22]),
        .I4(ret_V_19_fu_869_p3[22]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[23]_i_1 
       (.I0(ret_V_18_fu_901_p3[23]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[23]_i_2_n_2 ),
        .O(\tmp_int_reg_375[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[23]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[23]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[23]),
        .I4(ret_V_19_fu_869_p3[23]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[23]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[24]_i_1 
       (.I0(ret_V_18_fu_901_p3[24]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[24]_i_2_n_2 ),
        .O(\tmp_int_reg_375[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[24]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[24]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[24]),
        .I4(ret_V_19_fu_869_p3[24]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[24]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[25]_i_1 
       (.I0(ret_V_18_fu_901_p3[25]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[25]_i_2_n_2 ),
        .O(\tmp_int_reg_375[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[25]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[25]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[25]),
        .I4(ret_V_19_fu_869_p3[25]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[26]_i_1 
       (.I0(ret_V_18_fu_901_p3[26]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[26]_i_2_n_2 ),
        .O(\tmp_int_reg_375[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[26]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[26]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[26]),
        .I4(ret_V_19_fu_869_p3[26]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[27]_i_1 
       (.I0(ret_V_18_fu_901_p3[27]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[27]_i_2_n_2 ),
        .O(\tmp_int_reg_375[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[27]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[27]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[27]),
        .I4(ret_V_19_fu_869_p3[27]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[27]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[28]_i_1 
       (.I0(ret_V_18_fu_901_p3[28]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[28]_i_2_n_2 ),
        .O(\tmp_int_reg_375[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[28]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[28]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[28]),
        .I4(ret_V_19_fu_869_p3[28]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[28]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[29]_i_1 
       (.I0(ret_V_18_fu_901_p3[29]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[29]_i_2_n_2 ),
        .O(\tmp_int_reg_375[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[29]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[29]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[29]),
        .I4(ret_V_19_fu_869_p3[29]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[2]_i_1 
       (.I0(ret_V_18_fu_901_p3[2]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[2]_i_2_n_2 ),
        .O(\tmp_int_reg_375[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[2]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[2]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[2]),
        .I4(ret_V_19_fu_869_p3[2]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[30]_i_1 
       (.I0(ret_V_18_fu_901_p3[30]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[30]_i_2_n_2 ),
        .O(\tmp_int_reg_375[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[30]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[30]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[30]),
        .I4(ret_V_19_fu_869_p3[30]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[30]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[31]_i_2 
       (.I0(ret_V_18_fu_901_p3[31]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[31]_i_4_n_2 ),
        .O(\tmp_int_reg_375[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_int_reg_375[31]_i_3 
       (.I0(tmp_2_reg_1147),
        .I1(ap_CS_fsm_state33),
        .O(\tmp_int_reg_375[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[31]_i_4 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[31]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[31]),
        .I4(ret_V_19_fu_869_p3[31]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[31]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \tmp_int_reg_375[31]_i_5 
       (.I0(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I1(and_ln159_1_reg_1315),
        .I2(tmp_1_reg_1138),
        .I3(ap_CS_fsm_state33),
        .I4(tmp_2_reg_1147),
        .O(\tmp_int_reg_375[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[3]_i_1 
       (.I0(ret_V_18_fu_901_p3[3]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[3]_i_2_n_2 ),
        .O(\tmp_int_reg_375[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[3]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[3]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[3]),
        .I4(ret_V_19_fu_869_p3[3]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[4]_i_1 
       (.I0(ret_V_18_fu_901_p3[4]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[4]_i_2_n_2 ),
        .O(\tmp_int_reg_375[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[4]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[4]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[4]),
        .I4(ret_V_19_fu_869_p3[4]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[5]_i_1 
       (.I0(ret_V_18_fu_901_p3[5]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[5]_i_2_n_2 ),
        .O(\tmp_int_reg_375[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[5]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[5]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[5]),
        .I4(ret_V_19_fu_869_p3[5]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[6]_i_1 
       (.I0(ret_V_18_fu_901_p3[6]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[6]_i_2_n_2 ),
        .O(\tmp_int_reg_375[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[6]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[6]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[6]),
        .I4(ret_V_19_fu_869_p3[6]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[7]_i_1 
       (.I0(ret_V_18_fu_901_p3[7]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[7]_i_2_n_2 ),
        .O(\tmp_int_reg_375[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[7]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[7]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[7]),
        .I4(ret_V_19_fu_869_p3[7]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[8]_i_1 
       (.I0(ret_V_18_fu_901_p3[8]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[8]_i_2_n_2 ),
        .O(\tmp_int_reg_375[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[8]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[8]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[8]),
        .I4(ret_V_19_fu_869_p3[8]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \tmp_int_reg_375[9]_i_1 
       (.I0(ret_V_18_fu_901_p3[9]),
        .I1(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I2(tmp_1_reg_1138),
        .I3(\icmp_ln149_reg_1307_reg_n_2_[0] ),
        .I4(icmp_ln160_reg_1311),
        .I5(\tmp_int_reg_375[9]_i_2_n_2 ),
        .O(\tmp_int_reg_375[9]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    \tmp_int_reg_375[9]_i_2 
       (.I0(\tmp_int_reg_375[31]_i_3_n_2 ),
        .I1(tmp_int_4_reg_349[9]),
        .I2(\empty_37_reg_333[2]_i_3_n_2 ),
        .I3(output_reg_1435[9]),
        .I4(ret_V_19_fu_869_p3[9]),
        .I5(\tmp_int_reg_375[31]_i_5_n_2 ),
        .O(\tmp_int_reg_375[9]_i_2_n_2 ));
  FDRE \tmp_int_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[0]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[10] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[10]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[11] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[11]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[12] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[12]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[13] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[13]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[14] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[14]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[15] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[15]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[16] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[16]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[17] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[17]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[18] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[18]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[19] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[19]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[1]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[20] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[20]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[21] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[21]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[22] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[22]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[23] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[23]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[24] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[24]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[25] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[25]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[26] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[26]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[27] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[27]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[28] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[28]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[29] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[29]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[2]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[30] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[30]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[31] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[31]_i_2_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[3]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[4]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[5]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[6]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[7]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[8] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[8]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \tmp_int_reg_375_reg[9] 
       (.C(ap_clk),
        .CE(tmp_int_reg_375),
        .D(\tmp_int_reg_375[9]_i_1_n_2 ),
        .Q(\tmp_int_reg_375_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_reg_1182[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_reg_1182[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TKEEP_int_regslice[2]),
        .Q(tmp_keep_V_reg_1182[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TKEEP_int_regslice[3]),
        .Q(tmp_keep_V_reg_1182[3]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TLAST_int_regslice),
        .Q(tmp_last_V_reg_1197),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__0_i_18
       (.CI(tmp_product__0_i_19_n_2),
        .CO({tmp_product__0_i_18_n_2,tmp_product__0_i_18_n_3,tmp_product__0_i_18_n_4,tmp_product__0_i_18_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_22_n_2,tmp_product__0_i_23_n_2,tmp_product__0_i_24_n_2,tmp_product__0_i_25_n_2}),
        .O({tmp_product__0_i_18_n_6,tmp_product__0_i_18_n_7,tmp_product__0_i_18_n_8,tmp_product__0_i_18_n_9}),
        .S({tmp_product__0_i_26_n_2,tmp_product__0_i_27_n_2,tmp_product__0_i_28_n_2,tmp_product__0_i_29_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__0_i_19
       (.CI(tmp_product__0_i_20_n_2),
        .CO({tmp_product__0_i_19_n_2,tmp_product__0_i_19_n_3,tmp_product__0_i_19_n_4,tmp_product__0_i_19_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_30_n_2,tmp_product__0_i_31_n_2,tmp_product__0_i_32_n_2,tmp_product__0_i_33_n_2}),
        .O({tmp_product__0_i_19_n_6,tmp_product__0_i_19_n_7,tmp_product__0_i_19_n_8,tmp_product__0_i_19_n_9}),
        .S({tmp_product__0_i_34_n_2,tmp_product__0_i_35_n_2,tmp_product__0_i_36_n_2,tmp_product__0_i_37_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__0_i_20
       (.CI(tmp_product__0_i_21_n_2),
        .CO({tmp_product__0_i_20_n_2,tmp_product__0_i_20_n_3,tmp_product__0_i_20_n_4,tmp_product__0_i_20_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_38_n_2,tmp_product__0_i_39_n_2,tmp_product__0_i_40_n_2,tmp_product__0_i_41_n_2}),
        .O({tmp_product__0_i_20_n_6,tmp_product__0_i_20_n_7,tmp_product__0_i_20_n_8,tmp_product__0_i_20_n_9}),
        .S({tmp_product__0_i_42_n_2,tmp_product__0_i_43_n_2,tmp_product__0_i_44_n_2,tmp_product__0_i_45_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product__0_i_21
       (.CI(1'b0),
        .CO({tmp_product__0_i_21_n_2,tmp_product__0_i_21_n_3,tmp_product__0_i_21_n_4,tmp_product__0_i_21_n_5}),
        .CYINIT(A),
        .DI({tmp_product__0_i_47_n_2,tmp_product__0_i_48_n_2,tmp_product__0_i_49_n_2,p_0_out}),
        .O({tmp_product__0_i_21_n_6,tmp_product__0_i_21_n_7,tmp_product__0_i_21_n_8,tmp_product__0_i_21_n_9}),
        .S({tmp_product__0_i_51_n_2,tmp_product__0_i_52_n_2,tmp_product__0_i_53_n_2,tmp_product__0_i_54_n_2}));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_22
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[15]),
        .O(tmp_product__0_i_22_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_23
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[14]),
        .O(tmp_product__0_i_23_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_24
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[13]),
        .O(tmp_product__0_i_24_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_25
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[12]),
        .O(tmp_product__0_i_25_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_26
       (.I0(distortion_threshold_read_reg_1113[15]),
        .I1(ret_V_4_fu_642_p3[15]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[15]),
        .O(tmp_product__0_i_26_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_27
       (.I0(distortion_threshold_read_reg_1113[14]),
        .I1(ret_V_4_fu_642_p3[14]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[14]),
        .O(tmp_product__0_i_27_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_28
       (.I0(distortion_threshold_read_reg_1113[13]),
        .I1(ret_V_4_fu_642_p3[13]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[13]),
        .O(tmp_product__0_i_28_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_29
       (.I0(distortion_threshold_read_reg_1113[12]),
        .I1(ret_V_4_fu_642_p3[12]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[12]),
        .O(tmp_product__0_i_29_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_30
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[11]),
        .O(tmp_product__0_i_30_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_31
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[10]),
        .O(tmp_product__0_i_31_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_32
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[9]),
        .O(tmp_product__0_i_32_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_33
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[8]),
        .O(tmp_product__0_i_33_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_34
       (.I0(distortion_threshold_read_reg_1113[11]),
        .I1(ret_V_4_fu_642_p3[11]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[11]),
        .O(tmp_product__0_i_34_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_35
       (.I0(distortion_threshold_read_reg_1113[10]),
        .I1(ret_V_4_fu_642_p3[10]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[10]),
        .O(tmp_product__0_i_35_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_36
       (.I0(distortion_threshold_read_reg_1113[9]),
        .I1(ret_V_4_fu_642_p3[9]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[9]),
        .O(tmp_product__0_i_36_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_37
       (.I0(distortion_threshold_read_reg_1113[8]),
        .I1(ret_V_4_fu_642_p3[8]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[8]),
        .O(tmp_product__0_i_37_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_38
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[7]),
        .O(tmp_product__0_i_38_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_39
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[6]),
        .O(tmp_product__0_i_39_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_40
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[5]),
        .O(tmp_product__0_i_40_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_41
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[4]),
        .O(tmp_product__0_i_41_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_42
       (.I0(distortion_threshold_read_reg_1113[7]),
        .I1(ret_V_4_fu_642_p3[7]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[7]),
        .O(tmp_product__0_i_42_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_43
       (.I0(distortion_threshold_read_reg_1113[6]),
        .I1(ret_V_4_fu_642_p3[6]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[6]),
        .O(tmp_product__0_i_43_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_44
       (.I0(distortion_threshold_read_reg_1113[5]),
        .I1(ret_V_4_fu_642_p3[5]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[5]),
        .O(tmp_product__0_i_44_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_45
       (.I0(distortion_threshold_read_reg_1113[4]),
        .I1(ret_V_4_fu_642_p3[4]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[4]),
        .O(tmp_product__0_i_45_n_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_product__0_i_46
       (.I0(ret_V_7_fu_678_p3[0]),
        .I1(tmp_reg_1127),
        .I2(icmp_ln116_reg_1211),
        .I3(ret_V_4_fu_642_p3[0]),
        .O(A));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_47
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[3]),
        .O(tmp_product__0_i_47_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_48
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[2]),
        .O(tmp_product__0_i_48_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product__0_i_49
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[1]),
        .O(tmp_product__0_i_49_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_i_50
       (.I0(tmp_reg_1127),
        .I1(icmp_ln116_reg_1211),
        .O(p_0_out));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_51
       (.I0(distortion_threshold_read_reg_1113[3]),
        .I1(ret_V_4_fu_642_p3[3]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[3]),
        .O(tmp_product__0_i_51_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_52
       (.I0(distortion_threshold_read_reg_1113[2]),
        .I1(ret_V_4_fu_642_p3[2]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[2]),
        .O(tmp_product__0_i_52_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product__0_i_53
       (.I0(distortion_threshold_read_reg_1113[1]),
        .I1(ret_V_4_fu_642_p3[1]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[1]),
        .O(tmp_product__0_i_53_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_product__0_i_54
       (.I0(distortion_threshold_read_reg_1113[0]),
        .O(tmp_product__0_i_54_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_55
       (.CI(tmp_product__0_i_57_n_2),
        .CO({tmp_product__0_i_55_n_2,tmp_product__0_i_55_n_3,tmp_product__0_i_55_n_4,tmp_product__0_i_55_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[15:12]),
        .S(ret_V_cast_reg_1246[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_56
       (.CI(tmp_product__0_i_58_n_2),
        .CO({tmp_product__0_i_56_n_2,tmp_product__0_i_56_n_3,tmp_product__0_i_56_n_4,tmp_product__0_i_56_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[15:12]),
        .S(ret_V_3_cast_reg_1263[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_57
       (.CI(tmp_product__0_i_59_n_2),
        .CO({tmp_product__0_i_57_n_2,tmp_product__0_i_57_n_3,tmp_product__0_i_57_n_4,tmp_product__0_i_57_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[11:8]),
        .S(ret_V_cast_reg_1246[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_58
       (.CI(tmp_product__0_i_60_n_2),
        .CO({tmp_product__0_i_58_n_2,tmp_product__0_i_58_n_3,tmp_product__0_i_58_n_4,tmp_product__0_i_58_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[11:8]),
        .S(ret_V_3_cast_reg_1263[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_59
       (.CI(tmp_product__0_i_62_n_2),
        .CO({tmp_product__0_i_59_n_2,tmp_product__0_i_59_n_3,tmp_product__0_i_59_n_4,tmp_product__0_i_59_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[7:4]),
        .S(ret_V_cast_reg_1246[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_60
       (.CI(tmp_product__0_i_61_n_2),
        .CO({tmp_product__0_i_60_n_2,tmp_product__0_i_60_n_3,tmp_product__0_i_60_n_4,tmp_product__0_i_60_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[7:4]),
        .S(ret_V_3_cast_reg_1263[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_61
       (.CI(1'b0),
        .CO({tmp_product__0_i_61_n_2,tmp_product__0_i_61_n_3,tmp_product__0_i_61_n_4,tmp_product__0_i_61_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_3_cast_reg_1263[0]}),
        .O(ret_V_7_fu_678_p3[3:0]),
        .S({ret_V_3_cast_reg_1263[3:1],tmp_product__0_i_63_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_62
       (.CI(1'b0),
        .CO({tmp_product__0_i_62_n_2,tmp_product__0_i_62_n_3,tmp_product__0_i_62_n_4,tmp_product__0_i_62_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_cast_reg_1246[0]}),
        .O(ret_V_4_fu_642_p3[3:0]),
        .S({ret_V_cast_reg_1246[3:1],tmp_product__0_i_64_n_2}));
  LUT6 #(
    .INIT(64'h556655665566556A)) 
    tmp_product__0_i_63
       (.I0(ret_V_3_cast_reg_1263[0]),
        .I1(p_0_in13_in),
        .I2(trunc_ln1049_1_reg_1270[2]),
        .I3(tmp_product__0_i_65_n_2),
        .I4(trunc_ln1049_1_reg_1270[0]),
        .I5(trunc_ln1049_1_reg_1270[1]),
        .O(tmp_product__0_i_63_n_2));
  LUT6 #(
    .INIT(64'h556655665566556A)) 
    tmp_product__0_i_64
       (.I0(ret_V_cast_reg_1246[0]),
        .I1(p_0_in10_in),
        .I2(trunc_ln1049_reg_1253[2]),
        .I3(tmp_product__0_i_66_n_2),
        .I4(trunc_ln1049_reg_1253[0]),
        .I5(trunc_ln1049_reg_1253[1]),
        .O(tmp_product__0_i_64_n_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    tmp_product__0_i_65
       (.I0(trunc_ln1049_1_reg_1270[3]),
        .I1(trunc_ln1049_1_reg_1270[6]),
        .I2(trunc_ln1049_1_reg_1270[7]),
        .I3(trunc_ln1049_1_reg_1270[5]),
        .I4(p_0_in13_in),
        .I5(trunc_ln1049_1_reg_1270[4]),
        .O(tmp_product__0_i_65_n_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    tmp_product__0_i_66
       (.I0(trunc_ln1049_reg_1253[3]),
        .I1(trunc_ln1049_reg_1253[6]),
        .I2(trunc_ln1049_reg_1253[7]),
        .I3(trunc_ln1049_reg_1253[5]),
        .I4(p_0_in10_in),
        .I5(trunc_ln1049_reg_1253[4]),
        .O(tmp_product__0_i_66_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_21__1
       (.CI(tmp_product_i_22__2_n_2),
        .CO({NLW_tmp_product_i_21__1_CO_UNCONNECTED[3],tmp_product_i_21__1_n_3,tmp_product_i_21__1_n_4,tmp_product_i_21__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product_i_42__1_n_2,tmp_product_i_43__1_n_2,tmp_product_i_44__1_n_2}),
        .O({tmp_product_i_21__1_n_6,tmp_product_i_21__1_n_7,tmp_product_i_21__1_n_8,tmp_product_i_21__1_n_9}),
        .S({tmp_product_i_45__0_n_2,tmp_product_i_46_n_2,tmp_product_i_47_n_2,tmp_product_i_48_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_22__2
       (.CI(tmp_product_i_23__1_n_2),
        .CO({tmp_product_i_22__2_n_2,tmp_product_i_22__2_n_3,tmp_product_i_22__2_n_4,tmp_product_i_22__2_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_49_n_2,tmp_product_i_50_n_2,tmp_product_i_51_n_2,tmp_product_i_52_n_2}),
        .O({tmp_product_i_22__2_n_6,tmp_product_i_22__2_n_7,tmp_product_i_22__2_n_8,tmp_product_i_22__2_n_9}),
        .S({tmp_product_i_53_n_2,tmp_product_i_54_n_2,tmp_product_i_55_n_2,tmp_product_i_56_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_23__1
       (.CI(tmp_product_i_24__1_n_2),
        .CO({tmp_product_i_23__1_n_2,tmp_product_i_23__1_n_3,tmp_product_i_23__1_n_4,tmp_product_i_23__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_57_n_2,tmp_product_i_58_n_2,tmp_product_i_59_n_2,tmp_product_i_60_n_2}),
        .O({tmp_product_i_23__1_n_6,tmp_product_i_23__1_n_7,tmp_product_i_23__1_n_8,tmp_product_i_23__1_n_9}),
        .S({tmp_product_i_61_n_2,tmp_product_i_62_n_2,tmp_product_i_63_n_2,tmp_product_i_64_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_product_i_24__1
       (.CI(tmp_product__0_i_18_n_2),
        .CO({tmp_product_i_24__1_n_2,tmp_product_i_24__1_n_3,tmp_product_i_24__1_n_4,tmp_product_i_24__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_65_n_2,tmp_product_i_66_n_2,tmp_product_i_67_n_2,tmp_product_i_68_n_2}),
        .O({tmp_product_i_24__1_n_6,tmp_product_i_24__1_n_7,tmp_product_i_24__1_n_8,tmp_product_i_24__1_n_9}),
        .S({tmp_product_i_69_n_2,tmp_product_i_70_n_2,tmp_product_i_71_n_2,tmp_product_i_72_n_2}));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_42__1
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[30]),
        .O(tmp_product_i_42__1_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_43__1
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[29]),
        .O(tmp_product_i_43__1_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_44__1
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[28]),
        .O(tmp_product_i_44__1_n_2));
  LUT5 #(
    .INIT(32'h7F4080BF)) 
    tmp_product_i_45__0
       (.I0(ret_V_4_fu_642_p3[31]),
        .I1(icmp_ln116_reg_1211),
        .I2(tmp_reg_1127),
        .I3(ret_V_7_fu_678_p3[31]),
        .I4(distortion_threshold_read_reg_1113[31]),
        .O(tmp_product_i_45__0_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_46
       (.I0(distortion_threshold_read_reg_1113[30]),
        .I1(ret_V_4_fu_642_p3[30]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[30]),
        .O(tmp_product_i_46_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_47
       (.I0(distortion_threshold_read_reg_1113[29]),
        .I1(ret_V_4_fu_642_p3[29]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[29]),
        .O(tmp_product_i_47_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_48
       (.I0(distortion_threshold_read_reg_1113[28]),
        .I1(ret_V_4_fu_642_p3[28]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[28]),
        .O(tmp_product_i_48_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_49
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[27]),
        .O(tmp_product_i_49_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_50
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[26]),
        .O(tmp_product_i_50_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_51
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[25]),
        .O(tmp_product_i_51_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_52
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[24]),
        .O(tmp_product_i_52_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_53
       (.I0(distortion_threshold_read_reg_1113[27]),
        .I1(ret_V_4_fu_642_p3[27]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[27]),
        .O(tmp_product_i_53_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_54
       (.I0(distortion_threshold_read_reg_1113[26]),
        .I1(ret_V_4_fu_642_p3[26]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[26]),
        .O(tmp_product_i_54_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_55
       (.I0(distortion_threshold_read_reg_1113[25]),
        .I1(ret_V_4_fu_642_p3[25]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[25]),
        .O(tmp_product_i_55_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_56
       (.I0(distortion_threshold_read_reg_1113[24]),
        .I1(ret_V_4_fu_642_p3[24]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[24]),
        .O(tmp_product_i_56_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_57
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[23]),
        .O(tmp_product_i_57_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_58
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[22]),
        .O(tmp_product_i_58_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_59
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[21]),
        .O(tmp_product_i_59_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_60
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[20]),
        .O(tmp_product_i_60_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_61
       (.I0(distortion_threshold_read_reg_1113[23]),
        .I1(ret_V_4_fu_642_p3[23]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[23]),
        .O(tmp_product_i_61_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_62
       (.I0(distortion_threshold_read_reg_1113[22]),
        .I1(ret_V_4_fu_642_p3[22]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[22]),
        .O(tmp_product_i_62_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_63
       (.I0(distortion_threshold_read_reg_1113[21]),
        .I1(ret_V_4_fu_642_p3[21]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[21]),
        .O(tmp_product_i_63_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_64
       (.I0(distortion_threshold_read_reg_1113[20]),
        .I1(ret_V_4_fu_642_p3[20]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[20]),
        .O(tmp_product_i_64_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_65
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[19]),
        .O(tmp_product_i_65_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_66
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[18]),
        .O(tmp_product_i_66_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_67
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[17]),
        .O(tmp_product_i_67_n_2));
  LUT3 #(
    .INIT(8'h87)) 
    tmp_product_i_68
       (.I0(icmp_ln116_reg_1211),
        .I1(tmp_reg_1127),
        .I2(distortion_threshold_read_reg_1113[16]),
        .O(tmp_product_i_68_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_69
       (.I0(distortion_threshold_read_reg_1113[19]),
        .I1(ret_V_4_fu_642_p3[19]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[19]),
        .O(tmp_product_i_69_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_70
       (.I0(distortion_threshold_read_reg_1113[18]),
        .I1(ret_V_4_fu_642_p3[18]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[18]),
        .O(tmp_product_i_70_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_71
       (.I0(distortion_threshold_read_reg_1113[17]),
        .I1(ret_V_4_fu_642_p3[17]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[17]),
        .O(tmp_product_i_71_n_2));
  LUT5 #(
    .INIT(32'h6AAA6555)) 
    tmp_product_i_72
       (.I0(distortion_threshold_read_reg_1113[16]),
        .I1(ret_V_4_fu_642_p3[16]),
        .I2(icmp_ln116_reg_1211),
        .I3(tmp_reg_1127),
        .I4(ret_V_7_fu_678_p3[16]),
        .O(tmp_product_i_72_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_73
       (.CI(tmp_product_i_75_n_2),
        .CO({NLW_tmp_product_i_73_CO_UNCONNECTED[3],tmp_product_i_73_n_3,tmp_product_i_73_n_4,tmp_product_i_73_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[31:28]),
        .S(ret_V_cast_reg_1246[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_74
       (.CI(tmp_product_i_76_n_2),
        .CO({NLW_tmp_product_i_74_CO_UNCONNECTED[3],tmp_product_i_74_n_3,tmp_product_i_74_n_4,tmp_product_i_74_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[31:28]),
        .S(ret_V_3_cast_reg_1263[31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_75
       (.CI(tmp_product_i_77_n_2),
        .CO({tmp_product_i_75_n_2,tmp_product_i_75_n_3,tmp_product_i_75_n_4,tmp_product_i_75_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[27:24]),
        .S(ret_V_cast_reg_1246[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_76
       (.CI(tmp_product_i_78_n_2),
        .CO({tmp_product_i_76_n_2,tmp_product_i_76_n_3,tmp_product_i_76_n_4,tmp_product_i_76_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[27:24]),
        .S(ret_V_3_cast_reg_1263[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_77
       (.CI(tmp_product_i_79_n_2),
        .CO({tmp_product_i_77_n_2,tmp_product_i_77_n_3,tmp_product_i_77_n_4,tmp_product_i_77_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[23:20]),
        .S(ret_V_cast_reg_1246[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_78
       (.CI(tmp_product_i_80_n_2),
        .CO({tmp_product_i_78_n_2,tmp_product_i_78_n_3,tmp_product_i_78_n_4,tmp_product_i_78_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[23:20]),
        .S(ret_V_3_cast_reg_1263[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_79
       (.CI(tmp_product__0_i_55_n_2),
        .CO({tmp_product_i_79_n_2,tmp_product_i_79_n_3,tmp_product_i_79_n_4,tmp_product_i_79_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_4_fu_642_p3[19:16]),
        .S(ret_V_cast_reg_1246[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_80
       (.CI(tmp_product__0_i_56_n_2),
        .CO({tmp_product_i_80_n_2,tmp_product_i_80_n_3,tmp_product_i_80_n_4,tmp_product_i_80_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_7_fu_678_p3[19:16]),
        .S(ret_V_3_cast_reg_1263[19:16]));
  FDRE \tmp_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control[3]),
        .Q(tmp_reg_1127),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TSTRB_int_regslice[0]),
        .Q(tmp_strb_V_reg_1187[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TSTRB_int_regslice[1]),
        .Q(tmp_strb_V_reg_1187[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TSTRB_int_regslice[2]),
        .Q(tmp_strb_V_reg_1187[2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TSTRB_int_regslice[3]),
        .Q(tmp_strb_V_reg_1187[3]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TUSER_int_regslice[0]),
        .Q(tmp_user_V_reg_1192[0]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(INPUT_r_TUSER_int_regslice[1]),
        .Q(tmp_user_V_reg_1192[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[0]),
        .Q(trunc_ln1049_1_reg_1270[0]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[1]),
        .Q(trunc_ln1049_1_reg_1270[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[2]),
        .Q(trunc_ln1049_1_reg_1270[2]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[3]),
        .Q(trunc_ln1049_1_reg_1270[3]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[4]),
        .Q(trunc_ln1049_1_reg_1270[4]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[5]),
        .Q(trunc_ln1049_1_reg_1270[5]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[6]),
        .Q(trunc_ln1049_1_reg_1270[6]),
        .R(1'b0));
  FDRE \trunc_ln1049_1_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_1[7]),
        .Q(trunc_ln1049_1_reg_1270[7]),
        .R(1'b0));
  FDRE \trunc_ln1049_2_reg_1393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_17),
        .Q(trunc_ln1049_2_reg_1393[0]),
        .R(1'b0));
  FDRE \trunc_ln1049_2_reg_1393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_16),
        .Q(trunc_ln1049_2_reg_1393[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_2_reg_1393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_15),
        .Q(trunc_ln1049_2_reg_1393[2]),
        .R(1'b0));
  FDRE \trunc_ln1049_2_reg_1393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(mul_32s_32s_48_2_1_U14_n_14),
        .Q(trunc_ln1049_2_reg_1393[3]),
        .R(1'b0));
  FDRE \trunc_ln1049_3_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_49),
        .Q(trunc_ln1049_3_reg_1346[0]),
        .R(1'b0));
  FDRE \trunc_ln1049_3_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_48),
        .Q(trunc_ln1049_3_reg_1346[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_3_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_47),
        .Q(trunc_ln1049_3_reg_1346[2]),
        .R(1'b0));
  FDRE \trunc_ln1049_3_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_48_2_1_U11_n_46),
        .Q(trunc_ln1049_3_reg_1346[3]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[0]),
        .Q(trunc_ln1049_4_reg_1430[0]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[1]),
        .Q(trunc_ln1049_4_reg_1430[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[2]),
        .Q(trunc_ln1049_4_reg_1430[2]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[3]),
        .Q(trunc_ln1049_4_reg_1430[3]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[4]),
        .Q(trunc_ln1049_4_reg_1430[4]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[5]),
        .Q(trunc_ln1049_4_reg_1430[5]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[6]),
        .Q(trunc_ln1049_4_reg_1430[6]),
        .R(1'b0));
  FDRE \trunc_ln1049_4_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(dout_reg__0[7]),
        .Q(trunc_ln1049_4_reg_1430[7]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[0]),
        .Q(trunc_ln1049_reg_1253[0]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[1] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[1]),
        .Q(trunc_ln1049_reg_1253[1]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[2] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[2]),
        .Q(trunc_ln1049_reg_1253[2]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[3] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[3]),
        .Q(trunc_ln1049_reg_1253[3]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[4] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[4]),
        .Q(trunc_ln1049_reg_1253[4]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[5] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[5]),
        .Q(trunc_ln1049_reg_1253[5]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[6] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[6]),
        .Q(trunc_ln1049_reg_1253[6]),
        .R(1'b0));
  FDRE \trunc_ln1049_reg_1253_reg[7] 
       (.C(ap_clk),
        .CE(r_V_12_reg_12410),
        .D(dout_reg__0_0[7]),
        .Q(trunc_ln1049_reg_1253[7]),
        .R(1'b0));
  FDRE \trunc_ln19_reg_1122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(control[0]),
        .Q(trunc_ln19_reg_1122),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_compression_buffer_RAM_AUTO_1R1W
   (DOADO,
    sub_ln1319_fu_164_p2,
    ap_clk,
    compression_buffer_ce0,
    ADDRARDADDR,
    WEA,
    sub_ln131_fu_731_p2,
    Q,
    ram_reg_0);
  output [0:0]DOADO;
  output [32:0]sub_ln1319_fu_164_p2;
  input ap_clk;
  input compression_buffer_ce0;
  input [7:0]ADDRARDADDR;
  input [0:0]WEA;
  input [30:0]sub_ln131_fu_731_p2;
  input [31:0]Q;
  input [0:0]ram_reg_0;

  wire [7:0]ADDRARDADDR;
  wire [0:0]DOADO;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire compression_buffer_ce0;
  wire [31:0]compression_buffer_d0;
  wire [31:1]compression_buffer_q0;
  wire \r_V_2_reg_291[33]_i_3_n_2 ;
  wire [0:0]ram_reg_0;
  wire [32:0]sub_ln1319_fu_164_p2;
  wire [30:0]sub_ln131_fu_731_p2;
  wire \tmp_1_reg_296[12]_i_2_n_2 ;
  wire \tmp_1_reg_296[12]_i_3_n_2 ;
  wire \tmp_1_reg_296[12]_i_4_n_2 ;
  wire \tmp_1_reg_296[12]_i_5_n_2 ;
  wire \tmp_1_reg_296[16]_i_2_n_2 ;
  wire \tmp_1_reg_296[16]_i_3_n_2 ;
  wire \tmp_1_reg_296[16]_i_4_n_2 ;
  wire \tmp_1_reg_296[16]_i_5_n_2 ;
  wire \tmp_1_reg_296[20]_i_2_n_2 ;
  wire \tmp_1_reg_296[20]_i_3_n_2 ;
  wire \tmp_1_reg_296[20]_i_4_n_2 ;
  wire \tmp_1_reg_296[20]_i_5_n_2 ;
  wire \tmp_1_reg_296[24]_i_2_n_2 ;
  wire \tmp_1_reg_296[24]_i_3_n_2 ;
  wire \tmp_1_reg_296[24]_i_4_n_2 ;
  wire \tmp_1_reg_296[24]_i_5_n_2 ;
  wire \tmp_1_reg_296[4]_i_2_n_2 ;
  wire \tmp_1_reg_296[4]_i_3_n_2 ;
  wire \tmp_1_reg_296[4]_i_4_n_2 ;
  wire \tmp_1_reg_296[4]_i_5_n_2 ;
  wire \tmp_1_reg_296[8]_i_2_n_2 ;
  wire \tmp_1_reg_296[8]_i_3_n_2 ;
  wire \tmp_1_reg_296[8]_i_4_n_2 ;
  wire \tmp_1_reg_296[8]_i_5_n_2 ;
  wire \tmp_1_reg_296_reg[12]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[12]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[12]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[12]_i_1_n_5 ;
  wire \tmp_1_reg_296_reg[16]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[16]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[16]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[16]_i_1_n_5 ;
  wire \tmp_1_reg_296_reg[20]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[20]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[20]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[20]_i_1_n_5 ;
  wire \tmp_1_reg_296_reg[24]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[24]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[24]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[24]_i_1_n_5 ;
  wire \tmp_1_reg_296_reg[4]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[4]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[4]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[4]_i_1_n_5 ;
  wire \tmp_1_reg_296_reg[8]_i_1_n_2 ;
  wire \tmp_1_reg_296_reg[8]_i_1_n_3 ;
  wire \tmp_1_reg_296_reg[8]_i_1_n_4 ;
  wire \tmp_1_reg_296_reg[8]_i_1_n_5 ;
  wire \trunc_ln1049_reg_301[4]_i_2_n_2 ;
  wire \trunc_ln1049_reg_301[4]_i_3_n_2 ;
  wire \trunc_ln1049_reg_301[4]_i_4_n_2 ;
  wire \trunc_ln1049_reg_301[4]_i_5_n_2 ;
  wire \trunc_ln1049_reg_301[4]_i_6_n_2 ;
  wire \trunc_ln1049_reg_301[6]_i_2_n_2 ;
  wire \trunc_ln1049_reg_301[6]_i_3_n_2 ;
  wire \trunc_ln1049_reg_301[6]_i_4_n_2 ;
  wire \trunc_ln1049_reg_301[6]_i_5_n_2 ;
  wire \trunc_ln1049_reg_301_reg[4]_i_1_n_2 ;
  wire \trunc_ln1049_reg_301_reg[4]_i_1_n_3 ;
  wire \trunc_ln1049_reg_301_reg[4]_i_1_n_4 ;
  wire \trunc_ln1049_reg_301_reg[4]_i_1_n_5 ;
  wire \trunc_ln1049_reg_301_reg[6]_i_1_n_2 ;
  wire \trunc_ln1049_reg_301_reg[6]_i_1_n_3 ;
  wire \trunc_ln1049_reg_301_reg[6]_i_1_n_4 ;
  wire \trunc_ln1049_reg_301_reg[6]_i_1_n_5 ;
  wire [3:0]\NLW_r_V_2_reg_291_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_2_reg_291_reg[33]_i_2_O_UNCONNECTED ;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \r_V_2_reg_291[33]_i_3 
       (.I0(compression_buffer_q0[30]),
        .I1(compression_buffer_q0[31]),
        .O(\r_V_2_reg_291[33]_i_3_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_291_reg[33]_i_2 
       (.CI(\tmp_1_reg_296_reg[24]_i_1_n_2 ),
        .CO(\NLW_r_V_2_reg_291_reg[33]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_2_reg_291_reg[33]_i_2_O_UNCONNECTED [3:1],sub_ln1319_fu_164_p2[32]}),
        .S({1'b0,1'b0,1'b0,\r_V_2_reg_291[33]_i_3_n_2 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6400" *) 
  (* RTL_RAM_NAME = "inst/compression_buffer_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "199" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(compression_buffer_d0[15:0]),
        .DIBDI({1'b1,1'b1,compression_buffer_d0[31:18]}),
        .DIPADIP(compression_buffer_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({compression_buffer_q0[15:1],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],compression_buffer_q0[31:18]}),
        .DOPADOP(compression_buffer_q0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(compression_buffer_ce0),
        .ENBWREN(compression_buffer_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_10
       (.I0(sub_ln131_fu_731_p2[14]),
        .I1(Q[15]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[15]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_11
       (.I0(sub_ln131_fu_731_p2[13]),
        .I1(Q[14]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[14]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_12
       (.I0(sub_ln131_fu_731_p2[12]),
        .I1(Q[13]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[13]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_13
       (.I0(sub_ln131_fu_731_p2[11]),
        .I1(Q[12]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[12]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_14
       (.I0(sub_ln131_fu_731_p2[10]),
        .I1(Q[11]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[11]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_15
       (.I0(sub_ln131_fu_731_p2[9]),
        .I1(Q[10]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[10]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_16
       (.I0(sub_ln131_fu_731_p2[8]),
        .I1(Q[9]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[9]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_17
       (.I0(sub_ln131_fu_731_p2[7]),
        .I1(Q[8]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[8]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_18
       (.I0(sub_ln131_fu_731_p2[6]),
        .I1(Q[7]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[7]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_19
       (.I0(sub_ln131_fu_731_p2[5]),
        .I1(Q[6]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[6]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_20
       (.I0(sub_ln131_fu_731_p2[4]),
        .I1(Q[5]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_21
       (.I0(sub_ln131_fu_731_p2[3]),
        .I1(Q[4]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_22
       (.I0(sub_ln131_fu_731_p2[2]),
        .I1(Q[3]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_23
       (.I0(sub_ln131_fu_731_p2[1]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_24
       (.I0(sub_ln131_fu_731_p2[0]),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25
       (.I0(ram_reg_0),
        .I1(Q[0]),
        .O(compression_buffer_d0[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_26
       (.I0(ram_reg_0),
        .I1(Q[31]),
        .I2(sub_ln131_fu_731_p2[30]),
        .O(compression_buffer_d0[31]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_27
       (.I0(sub_ln131_fu_731_p2[29]),
        .I1(Q[30]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[30]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_28
       (.I0(sub_ln131_fu_731_p2[28]),
        .I1(Q[29]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[29]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_29
       (.I0(sub_ln131_fu_731_p2[27]),
        .I1(Q[28]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[28]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_30
       (.I0(sub_ln131_fu_731_p2[26]),
        .I1(Q[27]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[27]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_31
       (.I0(sub_ln131_fu_731_p2[25]),
        .I1(Q[26]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[26]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_32
       (.I0(sub_ln131_fu_731_p2[24]),
        .I1(Q[25]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[25]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_33
       (.I0(sub_ln131_fu_731_p2[23]),
        .I1(Q[24]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[24]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_34
       (.I0(sub_ln131_fu_731_p2[22]),
        .I1(Q[23]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[23]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_35
       (.I0(sub_ln131_fu_731_p2[21]),
        .I1(Q[22]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[22]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_36
       (.I0(sub_ln131_fu_731_p2[20]),
        .I1(Q[21]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[21]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_37
       (.I0(sub_ln131_fu_731_p2[19]),
        .I1(Q[20]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[20]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_38
       (.I0(sub_ln131_fu_731_p2[18]),
        .I1(Q[19]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[19]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_39
       (.I0(sub_ln131_fu_731_p2[17]),
        .I1(Q[18]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[18]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_40
       (.I0(sub_ln131_fu_731_p2[16]),
        .I1(Q[17]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[17]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    ram_reg_i_41
       (.I0(sub_ln131_fu_731_p2[15]),
        .I1(Q[16]),
        .I2(ram_reg_0),
        .I3(Q[31]),
        .O(compression_buffer_d0[16]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[12]_i_2 
       (.I0(compression_buffer_q0[18]),
        .I1(compression_buffer_q0[20]),
        .O(\tmp_1_reg_296[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[12]_i_3 
       (.I0(compression_buffer_q0[17]),
        .I1(compression_buffer_q0[19]),
        .O(\tmp_1_reg_296[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[12]_i_4 
       (.I0(compression_buffer_q0[16]),
        .I1(compression_buffer_q0[18]),
        .O(\tmp_1_reg_296[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[12]_i_5 
       (.I0(compression_buffer_q0[15]),
        .I1(compression_buffer_q0[17]),
        .O(\tmp_1_reg_296[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[16]_i_2 
       (.I0(compression_buffer_q0[22]),
        .I1(compression_buffer_q0[24]),
        .O(\tmp_1_reg_296[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[16]_i_3 
       (.I0(compression_buffer_q0[21]),
        .I1(compression_buffer_q0[23]),
        .O(\tmp_1_reg_296[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[16]_i_4 
       (.I0(compression_buffer_q0[20]),
        .I1(compression_buffer_q0[22]),
        .O(\tmp_1_reg_296[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[16]_i_5 
       (.I0(compression_buffer_q0[19]),
        .I1(compression_buffer_q0[21]),
        .O(\tmp_1_reg_296[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[20]_i_2 
       (.I0(compression_buffer_q0[26]),
        .I1(compression_buffer_q0[28]),
        .O(\tmp_1_reg_296[20]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[20]_i_3 
       (.I0(compression_buffer_q0[25]),
        .I1(compression_buffer_q0[27]),
        .O(\tmp_1_reg_296[20]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[20]_i_4 
       (.I0(compression_buffer_q0[24]),
        .I1(compression_buffer_q0[26]),
        .O(\tmp_1_reg_296[20]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[20]_i_5 
       (.I0(compression_buffer_q0[23]),
        .I1(compression_buffer_q0[25]),
        .O(\tmp_1_reg_296[20]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[24]_i_2 
       (.I0(compression_buffer_q0[31]),
        .I1(compression_buffer_q0[30]),
        .O(\tmp_1_reg_296[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[24]_i_3 
       (.I0(compression_buffer_q0[31]),
        .I1(compression_buffer_q0[29]),
        .O(\tmp_1_reg_296[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[24]_i_4 
       (.I0(compression_buffer_q0[28]),
        .I1(compression_buffer_q0[30]),
        .O(\tmp_1_reg_296[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[24]_i_5 
       (.I0(compression_buffer_q0[27]),
        .I1(compression_buffer_q0[29]),
        .O(\tmp_1_reg_296[24]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[4]_i_2 
       (.I0(compression_buffer_q0[10]),
        .I1(compression_buffer_q0[12]),
        .O(\tmp_1_reg_296[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[4]_i_3 
       (.I0(compression_buffer_q0[9]),
        .I1(compression_buffer_q0[11]),
        .O(\tmp_1_reg_296[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[4]_i_4 
       (.I0(compression_buffer_q0[8]),
        .I1(compression_buffer_q0[10]),
        .O(\tmp_1_reg_296[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[4]_i_5 
       (.I0(compression_buffer_q0[7]),
        .I1(compression_buffer_q0[9]),
        .O(\tmp_1_reg_296[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[8]_i_2 
       (.I0(compression_buffer_q0[14]),
        .I1(compression_buffer_q0[16]),
        .O(\tmp_1_reg_296[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[8]_i_3 
       (.I0(compression_buffer_q0[13]),
        .I1(compression_buffer_q0[15]),
        .O(\tmp_1_reg_296[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[8]_i_4 
       (.I0(compression_buffer_q0[12]),
        .I1(compression_buffer_q0[14]),
        .O(\tmp_1_reg_296[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_296[8]_i_5 
       (.I0(compression_buffer_q0[11]),
        .I1(compression_buffer_q0[13]),
        .O(\tmp_1_reg_296[8]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[12]_i_1 
       (.CI(\tmp_1_reg_296_reg[8]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[12]_i_1_n_2 ,\tmp_1_reg_296_reg[12]_i_1_n_3 ,\tmp_1_reg_296_reg[12]_i_1_n_4 ,\tmp_1_reg_296_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[18:15]),
        .O(sub_ln1319_fu_164_p2[19:16]),
        .S({\tmp_1_reg_296[12]_i_2_n_2 ,\tmp_1_reg_296[12]_i_3_n_2 ,\tmp_1_reg_296[12]_i_4_n_2 ,\tmp_1_reg_296[12]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[16]_i_1 
       (.CI(\tmp_1_reg_296_reg[12]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[16]_i_1_n_2 ,\tmp_1_reg_296_reg[16]_i_1_n_3 ,\tmp_1_reg_296_reg[16]_i_1_n_4 ,\tmp_1_reg_296_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[22:19]),
        .O(sub_ln1319_fu_164_p2[23:20]),
        .S({\tmp_1_reg_296[16]_i_2_n_2 ,\tmp_1_reg_296[16]_i_3_n_2 ,\tmp_1_reg_296[16]_i_4_n_2 ,\tmp_1_reg_296[16]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[20]_i_1 
       (.CI(\tmp_1_reg_296_reg[16]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[20]_i_1_n_2 ,\tmp_1_reg_296_reg[20]_i_1_n_3 ,\tmp_1_reg_296_reg[20]_i_1_n_4 ,\tmp_1_reg_296_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[26:23]),
        .O(sub_ln1319_fu_164_p2[27:24]),
        .S({\tmp_1_reg_296[20]_i_2_n_2 ,\tmp_1_reg_296[20]_i_3_n_2 ,\tmp_1_reg_296[20]_i_4_n_2 ,\tmp_1_reg_296[20]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[24]_i_1 
       (.CI(\tmp_1_reg_296_reg[20]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[24]_i_1_n_2 ,\tmp_1_reg_296_reg[24]_i_1_n_3 ,\tmp_1_reg_296_reg[24]_i_1_n_4 ,\tmp_1_reg_296_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({compression_buffer_q0[31],compression_buffer_q0[29:27]}),
        .O(sub_ln1319_fu_164_p2[31:28]),
        .S({\tmp_1_reg_296[24]_i_2_n_2 ,\tmp_1_reg_296[24]_i_3_n_2 ,\tmp_1_reg_296[24]_i_4_n_2 ,\tmp_1_reg_296[24]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[4]_i_1 
       (.CI(\trunc_ln1049_reg_301_reg[6]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[4]_i_1_n_2 ,\tmp_1_reg_296_reg[4]_i_1_n_3 ,\tmp_1_reg_296_reg[4]_i_1_n_4 ,\tmp_1_reg_296_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[10:7]),
        .O(sub_ln1319_fu_164_p2[11:8]),
        .S({\tmp_1_reg_296[4]_i_2_n_2 ,\tmp_1_reg_296[4]_i_3_n_2 ,\tmp_1_reg_296[4]_i_4_n_2 ,\tmp_1_reg_296[4]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_296_reg[8]_i_1 
       (.CI(\tmp_1_reg_296_reg[4]_i_1_n_2 ),
        .CO({\tmp_1_reg_296_reg[8]_i_1_n_2 ,\tmp_1_reg_296_reg[8]_i_1_n_3 ,\tmp_1_reg_296_reg[8]_i_1_n_4 ,\tmp_1_reg_296_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[14:11]),
        .O(sub_ln1319_fu_164_p2[15:12]),
        .S({\tmp_1_reg_296[8]_i_2_n_2 ,\tmp_1_reg_296[8]_i_3_n_2 ,\tmp_1_reg_296[8]_i_4_n_2 ,\tmp_1_reg_296[8]_i_5_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1049_reg_301[4]_i_2 
       (.I0(DOADO),
        .O(\trunc_ln1049_reg_301[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[4]_i_3 
       (.I0(compression_buffer_q0[2]),
        .I1(compression_buffer_q0[4]),
        .O(\trunc_ln1049_reg_301[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[4]_i_4 
       (.I0(compression_buffer_q0[1]),
        .I1(compression_buffer_q0[3]),
        .O(\trunc_ln1049_reg_301[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[4]_i_5 
       (.I0(DOADO),
        .I1(compression_buffer_q0[2]),
        .O(\trunc_ln1049_reg_301[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1049_reg_301[4]_i_6 
       (.I0(compression_buffer_q0[1]),
        .O(\trunc_ln1049_reg_301[4]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[6]_i_2 
       (.I0(compression_buffer_q0[6]),
        .I1(compression_buffer_q0[8]),
        .O(\trunc_ln1049_reg_301[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[6]_i_3 
       (.I0(compression_buffer_q0[5]),
        .I1(compression_buffer_q0[7]),
        .O(\trunc_ln1049_reg_301[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[6]_i_4 
       (.I0(compression_buffer_q0[4]),
        .I1(compression_buffer_q0[6]),
        .O(\trunc_ln1049_reg_301[6]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln1049_reg_301[6]_i_5 
       (.I0(compression_buffer_q0[3]),
        .I1(compression_buffer_q0[5]),
        .O(\trunc_ln1049_reg_301[6]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1049_reg_301_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1049_reg_301_reg[4]_i_1_n_2 ,\trunc_ln1049_reg_301_reg[4]_i_1_n_3 ,\trunc_ln1049_reg_301_reg[4]_i_1_n_4 ,\trunc_ln1049_reg_301_reg[4]_i_1_n_5 }),
        .CYINIT(\trunc_ln1049_reg_301[4]_i_2_n_2 ),
        .DI({compression_buffer_q0[2:1],DOADO,1'b0}),
        .O(sub_ln1319_fu_164_p2[3:0]),
        .S({\trunc_ln1049_reg_301[4]_i_3_n_2 ,\trunc_ln1049_reg_301[4]_i_4_n_2 ,\trunc_ln1049_reg_301[4]_i_5_n_2 ,\trunc_ln1049_reg_301[4]_i_6_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1049_reg_301_reg[6]_i_1 
       (.CI(\trunc_ln1049_reg_301_reg[4]_i_1_n_2 ),
        .CO({\trunc_ln1049_reg_301_reg[6]_i_1_n_2 ,\trunc_ln1049_reg_301_reg[6]_i_1_n_3 ,\trunc_ln1049_reg_301_reg[6]_i_1_n_4 ,\trunc_ln1049_reg_301_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(compression_buffer_q0[6:3]),
        .O(sub_ln1319_fu_164_p2[7:4]),
        .S({\trunc_ln1049_reg_301[6]_i_2_n_2 ,\trunc_ln1049_reg_301[6]_i_3_n_2 ,\trunc_ln1049_reg_301[6]_i_4_n_2 ,\trunc_ln1049_reg_301[6]_i_5_n_2 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_control_r_s_axi
   (axilite_out,
    ap_rst_n_inv,
    rev_fu_435_p2,
    control,
    \FSM_onehot_rstate_reg[1]_0 ,
    p_0_in,
    distortion_threshold,
    s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    distortion_clip_factor,
    compression_min_threshold,
    compression_max_threshold,
    compression_zero_threshold,
    delay_mult,
    delay_samples,
    s_axi_control_r_RDATA,
    trunc_ln19_reg_1122,
    empty_38_reg_365,
    tmp_2_reg_1147,
    Q,
    \int_axilite_out_reg[31]_0 ,
    ap_rst_n,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    ap_clk,
    s_axi_control_r_AWADDR,
    E,
    s_axi_control_r_AWVALID,
    s_axi_control_r_WVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB);
  output [31:0]axilite_out;
  output ap_rst_n_inv;
  output rev_fu_435_p2;
  output [3:0]control;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]p_0_in;
  output [31:0]distortion_threshold;
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output [9:0]distortion_clip_factor;
  output [31:0]compression_min_threshold;
  output [31:0]compression_max_threshold;
  output [31:0]compression_zero_threshold;
  output [9:0]delay_mult;
  output [31:0]delay_samples;
  output [31:0]s_axi_control_r_RDATA;
  input trunc_ln19_reg_1122;
  input [31:0]empty_38_reg_365;
  input tmp_2_reg_1147;
  input [0:0]Q;
  input [30:0]\int_axilite_out_reg[31]_0 ;
  input ap_rst_n;
  input [6:0]s_axi_control_r_ARADDR;
  input s_axi_control_r_ARVALID;
  input ap_clk;
  input [6:0]s_axi_control_r_AWADDR;
  input [0:0]E;
  input s_axi_control_r_AWVALID;
  input s_axi_control_r_WVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]axilite_out;
  wire [31:0]compression_max_threshold;
  wire [31:0]compression_min_threshold;
  wire [31:0]compression_zero_threshold;
  wire [3:0]control;
  wire [9:0]delay_mult;
  wire [31:0]delay_samples;
  wire [9:0]distortion_clip_factor;
  wire [31:0]distortion_threshold;
  wire [31:0]empty_38_reg_365;
  wire int_axilite_out_ap_vld__0;
  wire int_axilite_out_ap_vld_i_1_n_2;
  wire int_axilite_out_ap_vld_i_2_n_2;
  wire [30:0]\int_axilite_out_reg[31]_0 ;
  wire \int_axilite_out_reg_n_2_[0] ;
  wire \int_axilite_out_reg_n_2_[10] ;
  wire \int_axilite_out_reg_n_2_[11] ;
  wire \int_axilite_out_reg_n_2_[12] ;
  wire \int_axilite_out_reg_n_2_[13] ;
  wire \int_axilite_out_reg_n_2_[14] ;
  wire \int_axilite_out_reg_n_2_[15] ;
  wire \int_axilite_out_reg_n_2_[16] ;
  wire \int_axilite_out_reg_n_2_[17] ;
  wire \int_axilite_out_reg_n_2_[18] ;
  wire \int_axilite_out_reg_n_2_[19] ;
  wire \int_axilite_out_reg_n_2_[1] ;
  wire \int_axilite_out_reg_n_2_[20] ;
  wire \int_axilite_out_reg_n_2_[21] ;
  wire \int_axilite_out_reg_n_2_[22] ;
  wire \int_axilite_out_reg_n_2_[23] ;
  wire \int_axilite_out_reg_n_2_[24] ;
  wire \int_axilite_out_reg_n_2_[25] ;
  wire \int_axilite_out_reg_n_2_[26] ;
  wire \int_axilite_out_reg_n_2_[27] ;
  wire \int_axilite_out_reg_n_2_[28] ;
  wire \int_axilite_out_reg_n_2_[29] ;
  wire \int_axilite_out_reg_n_2_[2] ;
  wire \int_axilite_out_reg_n_2_[30] ;
  wire \int_axilite_out_reg_n_2_[31] ;
  wire \int_axilite_out_reg_n_2_[3] ;
  wire \int_axilite_out_reg_n_2_[4] ;
  wire \int_axilite_out_reg_n_2_[5] ;
  wire \int_axilite_out_reg_n_2_[6] ;
  wire \int_axilite_out_reg_n_2_[7] ;
  wire \int_axilite_out_reg_n_2_[8] ;
  wire \int_axilite_out_reg_n_2_[9] ;
  wire [31:0]int_compression_max_threshold0;
  wire \int_compression_max_threshold[31]_i_1_n_2 ;
  wire [31:0]int_compression_min_threshold0;
  wire \int_compression_min_threshold[31]_i_1_n_2 ;
  wire [31:0]int_compression_zero_threshold0;
  wire \int_compression_zero_threshold[31]_i_1_n_2 ;
  wire \int_control[0]_i_1_n_2 ;
  wire \int_control[1]_i_1_n_2 ;
  wire \int_control[2]_i_1_n_2 ;
  wire \int_control[3]_i_1_n_2 ;
  wire \int_control[4]_i_1_n_2 ;
  wire \int_control[5]_i_1_n_2 ;
  wire \int_control[6]_i_1_n_2 ;
  wire \int_control[7]_i_1_n_2 ;
  wire \int_control[7]_i_2_n_2 ;
  wire \int_control[7]_i_3_n_2 ;
  wire \int_control_reg_n_2_[4] ;
  wire \int_control_reg_n_2_[5] ;
  wire \int_control_reg_n_2_[6] ;
  wire \int_control_reg_n_2_[7] ;
  wire [9:0]int_delay_mult0;
  wire \int_delay_mult[9]_i_1_n_2 ;
  wire [31:0]int_delay_samples0;
  wire \int_delay_samples[31]_i_1_n_2 ;
  wire [9:0]int_distortion_clip_factor0;
  wire \int_distortion_clip_factor[9]_i_1_n_2 ;
  wire [31:0]int_distortion_threshold0;
  wire \negative_threshold_reg_1151[11]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[11]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[11]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[11]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[15]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[15]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[15]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[15]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[19]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[19]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[19]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[19]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[23]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[23]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[23]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[23]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[27]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[27]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[27]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[27]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[31]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[31]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[31]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[31]_i_5_n_2 ;
  wire \negative_threshold_reg_1151[3]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[3]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[3]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[7]_i_2_n_2 ;
  wire \negative_threshold_reg_1151[7]_i_3_n_2 ;
  wire \negative_threshold_reg_1151[7]_i_4_n_2 ;
  wire \negative_threshold_reg_1151[7]_i_5_n_2 ;
  wire \negative_threshold_reg_1151_reg[11]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[11]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[11]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[11]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[15]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[15]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[15]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[15]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[19]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[19]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[19]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[19]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[23]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[23]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[23]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[23]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[27]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[27]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[27]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[27]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[31]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[31]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[31]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[3]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[3]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[3]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[3]_i_1_n_5 ;
  wire \negative_threshold_reg_1151_reg[7]_i_1_n_2 ;
  wire \negative_threshold_reg_1151_reg[7]_i_1_n_3 ;
  wire \negative_threshold_reg_1151_reg[7]_i_1_n_4 ;
  wire \negative_threshold_reg_1151_reg[7]_i_1_n_5 ;
  wire [31:0]p_0_in;
  wire p_0_in_0;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[0]_i_4_n_2 ;
  wire \rdata[0]_i_5_n_2 ;
  wire \rdata[0]_i_6_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[10]_i_2_n_2 ;
  wire \rdata[10]_i_3_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[11]_i_2_n_2 ;
  wire \rdata[11]_i_3_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[12]_i_2_n_2 ;
  wire \rdata[12]_i_3_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[13]_i_2_n_2 ;
  wire \rdata[13]_i_3_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[14]_i_2_n_2 ;
  wire \rdata[14]_i_3_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[15]_i_2_n_2 ;
  wire \rdata[15]_i_3_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[16]_i_2_n_2 ;
  wire \rdata[16]_i_3_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[17]_i_2_n_2 ;
  wire \rdata[17]_i_3_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[18]_i_2_n_2 ;
  wire \rdata[18]_i_3_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[19]_i_2_n_2 ;
  wire \rdata[19]_i_3_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[1]_i_4_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[20]_i_2_n_2 ;
  wire \rdata[20]_i_3_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[21]_i_2_n_2 ;
  wire \rdata[21]_i_3_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[22]_i_2_n_2 ;
  wire \rdata[22]_i_3_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[23]_i_2_n_2 ;
  wire \rdata[23]_i_3_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[24]_i_2_n_2 ;
  wire \rdata[24]_i_3_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[25]_i_2_n_2 ;
  wire \rdata[25]_i_3_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[26]_i_2_n_2 ;
  wire \rdata[26]_i_3_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[27]_i_2_n_2 ;
  wire \rdata[27]_i_3_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[28]_i_2_n_2 ;
  wire \rdata[28]_i_3_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[29]_i_2_n_2 ;
  wire \rdata[29]_i_3_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[2]_i_3_n_2 ;
  wire \rdata[2]_i_4_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[30]_i_2_n_2 ;
  wire \rdata[30]_i_3_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_2_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[3]_i_3_n_2 ;
  wire \rdata[3]_i_4_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[4]_i_2_n_2 ;
  wire \rdata[4]_i_3_n_2 ;
  wire \rdata[4]_i_4_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[5]_i_2_n_2 ;
  wire \rdata[5]_i_3_n_2 ;
  wire \rdata[5]_i_4_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[6]_i_2_n_2 ;
  wire \rdata[6]_i_3_n_2 ;
  wire \rdata[6]_i_4_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire \rdata[7]_i_4_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[8]_i_2_n_2 ;
  wire \rdata[8]_i_3_n_2 ;
  wire \rdata[8]_i_4_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_3_n_2 ;
  wire \rdata[9]_i_4_n_2 ;
  wire rev_fu_435_p2;
  wire [6:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [6:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire tmp_2_reg_1147;
  wire trunc_ln19_reg_1122;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire \waddr_reg_n_2_[6] ;
  wire [3:3]\NLW_negative_threshold_reg_1151_reg[31]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_r_RREADY),
        .I1(s_axi_control_r_RVALID),
        .I2(s_axi_control_r_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_r_RREADY),
        .I1(s_axi_control_r_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_r_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_r_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \int_axilite_out[0]_i_1 
       (.I0(trunc_ln19_reg_1122),
        .I1(empty_38_reg_365[0]),
        .I2(tmp_2_reg_1147),
        .I3(Q),
        .I4(\int_axilite_out_reg[31]_0 [0]),
        .O(axilite_out[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[10]_i_1 
       (.I0(empty_38_reg_365[10]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [9]),
        .O(axilite_out[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[11]_i_1 
       (.I0(empty_38_reg_365[11]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [10]),
        .O(axilite_out[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[12]_i_1 
       (.I0(empty_38_reg_365[12]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [11]),
        .O(axilite_out[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[13]_i_1 
       (.I0(empty_38_reg_365[13]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [12]),
        .O(axilite_out[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[14]_i_1 
       (.I0(empty_38_reg_365[14]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [13]),
        .O(axilite_out[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[15]_i_1 
       (.I0(empty_38_reg_365[15]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [14]),
        .O(axilite_out[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[16]_i_1 
       (.I0(empty_38_reg_365[16]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [15]),
        .O(axilite_out[16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[17]_i_1 
       (.I0(empty_38_reg_365[17]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [16]),
        .O(axilite_out[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[18]_i_1 
       (.I0(empty_38_reg_365[18]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [17]),
        .O(axilite_out[18]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[19]_i_1 
       (.I0(empty_38_reg_365[19]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [18]),
        .O(axilite_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \int_axilite_out[1]_i_1 
       (.I0(empty_38_reg_365[1]),
        .I1(Q),
        .I2(tmp_2_reg_1147),
        .O(axilite_out[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[20]_i_1 
       (.I0(empty_38_reg_365[20]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [19]),
        .O(axilite_out[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[21]_i_1 
       (.I0(empty_38_reg_365[21]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [20]),
        .O(axilite_out[21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[22]_i_1 
       (.I0(empty_38_reg_365[22]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [21]),
        .O(axilite_out[22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[23]_i_1 
       (.I0(empty_38_reg_365[23]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [22]),
        .O(axilite_out[23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[24]_i_1 
       (.I0(empty_38_reg_365[24]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [23]),
        .O(axilite_out[24]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[25]_i_1 
       (.I0(empty_38_reg_365[25]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [24]),
        .O(axilite_out[25]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[26]_i_1 
       (.I0(empty_38_reg_365[26]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [25]),
        .O(axilite_out[26]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[27]_i_1 
       (.I0(empty_38_reg_365[27]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [26]),
        .O(axilite_out[27]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[28]_i_1 
       (.I0(empty_38_reg_365[28]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [27]),
        .O(axilite_out[28]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[29]_i_1 
       (.I0(empty_38_reg_365[29]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [28]),
        .O(axilite_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[2]_i_1 
       (.I0(empty_38_reg_365[2]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [1]),
        .O(axilite_out[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[30]_i_1 
       (.I0(empty_38_reg_365[30]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [29]),
        .O(axilite_out[30]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[31]_i_2 
       (.I0(empty_38_reg_365[31]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [30]),
        .O(axilite_out[31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[3]_i_1 
       (.I0(empty_38_reg_365[3]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [2]),
        .O(axilite_out[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[4]_i_1 
       (.I0(empty_38_reg_365[4]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [3]),
        .O(axilite_out[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[5]_i_1 
       (.I0(empty_38_reg_365[5]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [4]),
        .O(axilite_out[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[6]_i_1 
       (.I0(empty_38_reg_365[6]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [5]),
        .O(axilite_out[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[7]_i_1 
       (.I0(empty_38_reg_365[7]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [6]),
        .O(axilite_out[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[8]_i_1 
       (.I0(empty_38_reg_365[8]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [7]),
        .O(axilite_out[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_axilite_out[9]_i_1 
       (.I0(empty_38_reg_365[9]),
        .I1(tmp_2_reg_1147),
        .I2(Q),
        .I3(\int_axilite_out_reg[31]_0 [8]),
        .O(axilite_out[9]));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_axilite_out_ap_vld_i_1
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(int_axilite_out_ap_vld_i_2_n_2),
        .I3(s_axi_control_r_ARVALID),
        .I4(E),
        .I5(int_axilite_out_ap_vld__0),
        .O(int_axilite_out_ap_vld_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_axilite_out_ap_vld_i_2
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[6]),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(int_axilite_out_ap_vld_i_2_n_2));
  FDRE int_axilite_out_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_axilite_out_ap_vld_i_1_n_2),
        .Q(int_axilite_out_ap_vld__0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[0]),
        .Q(\int_axilite_out_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[10]),
        .Q(\int_axilite_out_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[11]),
        .Q(\int_axilite_out_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[12]),
        .Q(\int_axilite_out_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[13]),
        .Q(\int_axilite_out_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[14]),
        .Q(\int_axilite_out_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[15]),
        .Q(\int_axilite_out_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[16]),
        .Q(\int_axilite_out_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[17]),
        .Q(\int_axilite_out_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[18]),
        .Q(\int_axilite_out_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[19]),
        .Q(\int_axilite_out_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[1]),
        .Q(\int_axilite_out_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[20]),
        .Q(\int_axilite_out_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[21]),
        .Q(\int_axilite_out_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[22]),
        .Q(\int_axilite_out_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[23]),
        .Q(\int_axilite_out_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[24]),
        .Q(\int_axilite_out_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[25]),
        .Q(\int_axilite_out_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[26]),
        .Q(\int_axilite_out_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[27]),
        .Q(\int_axilite_out_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[28]),
        .Q(\int_axilite_out_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[29]),
        .Q(\int_axilite_out_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[2]),
        .Q(\int_axilite_out_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[30]),
        .Q(\int_axilite_out_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[31]),
        .Q(\int_axilite_out_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[3]),
        .Q(\int_axilite_out_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[4]),
        .Q(\int_axilite_out_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[5]),
        .Q(\int_axilite_out_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[6]),
        .Q(\int_axilite_out_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[7]),
        .Q(\int_axilite_out_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[8]),
        .Q(\int_axilite_out_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_axilite_out_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(axilite_out[9]),
        .Q(\int_axilite_out_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[0]),
        .O(int_compression_max_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[10]),
        .O(int_compression_max_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[11]),
        .O(int_compression_max_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[12]),
        .O(int_compression_max_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[13]),
        .O(int_compression_max_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[14]),
        .O(int_compression_max_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[15]),
        .O(int_compression_max_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[16]),
        .O(int_compression_max_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[17]),
        .O(int_compression_max_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[18]),
        .O(int_compression_max_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[19]),
        .O(int_compression_max_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[1]),
        .O(int_compression_max_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[20]),
        .O(int_compression_max_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[21]),
        .O(int_compression_max_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[22]),
        .O(int_compression_max_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_max_threshold[23]),
        .O(int_compression_max_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[24]),
        .O(int_compression_max_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[25]),
        .O(int_compression_max_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[26]),
        .O(int_compression_max_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[27]),
        .O(int_compression_max_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[28]),
        .O(int_compression_max_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[29]),
        .O(int_compression_max_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[2]),
        .O(int_compression_max_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[30]),
        .O(int_compression_max_threshold0[30]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_compression_max_threshold[31]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\int_control[7]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[6] ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(\int_compression_max_threshold[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_max_threshold[31]),
        .O(int_compression_max_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[3]),
        .O(int_compression_max_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[4]),
        .O(int_compression_max_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[5]),
        .O(int_compression_max_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[6]),
        .O(int_compression_max_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_max_threshold[7]),
        .O(int_compression_max_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[8]),
        .O(int_compression_max_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_max_threshold[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_max_threshold[9]),
        .O(int_compression_max_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[0]),
        .Q(compression_max_threshold[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[10]),
        .Q(compression_max_threshold[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[11]),
        .Q(compression_max_threshold[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[12]),
        .Q(compression_max_threshold[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[13]),
        .Q(compression_max_threshold[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[14]),
        .Q(compression_max_threshold[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[15]),
        .Q(compression_max_threshold[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[16]),
        .Q(compression_max_threshold[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[17]),
        .Q(compression_max_threshold[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[18]),
        .Q(compression_max_threshold[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[19]),
        .Q(compression_max_threshold[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[1]),
        .Q(compression_max_threshold[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[20]),
        .Q(compression_max_threshold[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[21]),
        .Q(compression_max_threshold[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[22]),
        .Q(compression_max_threshold[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[23]),
        .Q(compression_max_threshold[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[24]),
        .Q(compression_max_threshold[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[25]),
        .Q(compression_max_threshold[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[26]),
        .Q(compression_max_threshold[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[27]),
        .Q(compression_max_threshold[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[28]),
        .Q(compression_max_threshold[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[29]),
        .Q(compression_max_threshold[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[2]),
        .Q(compression_max_threshold[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[30]),
        .Q(compression_max_threshold[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[31]),
        .Q(compression_max_threshold[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[3]),
        .Q(compression_max_threshold[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[4]),
        .Q(compression_max_threshold[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[5]),
        .Q(compression_max_threshold[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[6]),
        .Q(compression_max_threshold[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[7]),
        .Q(compression_max_threshold[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[8]),
        .Q(compression_max_threshold[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_max_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_compression_max_threshold[31]_i_1_n_2 ),
        .D(int_compression_max_threshold0[9]),
        .Q(compression_max_threshold[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[0]),
        .O(int_compression_min_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[10]),
        .O(int_compression_min_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[11]),
        .O(int_compression_min_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[12]),
        .O(int_compression_min_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[13]),
        .O(int_compression_min_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[14]),
        .O(int_compression_min_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[15]),
        .O(int_compression_min_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[16]),
        .O(int_compression_min_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[17]),
        .O(int_compression_min_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[18]),
        .O(int_compression_min_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[19]),
        .O(int_compression_min_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[1]),
        .O(int_compression_min_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[20]),
        .O(int_compression_min_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[21]),
        .O(int_compression_min_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[22]),
        .O(int_compression_min_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_min_threshold[23]),
        .O(int_compression_min_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[24]),
        .O(int_compression_min_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[25]),
        .O(int_compression_min_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[26]),
        .O(int_compression_min_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[27]),
        .O(int_compression_min_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[28]),
        .O(int_compression_min_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[29]),
        .O(int_compression_min_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[2]),
        .O(int_compression_min_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[30]),
        .O(int_compression_min_threshold0[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_compression_min_threshold[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_control[7]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\waddr_reg_n_2_[6] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(\int_compression_min_threshold[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_min_threshold[31]),
        .O(int_compression_min_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[3]),
        .O(int_compression_min_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[4]),
        .O(int_compression_min_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[5]),
        .O(int_compression_min_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[6]),
        .O(int_compression_min_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_min_threshold[7]),
        .O(int_compression_min_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[8]),
        .O(int_compression_min_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_min_threshold[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_min_threshold[9]),
        .O(int_compression_min_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[0]),
        .Q(compression_min_threshold[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[10]),
        .Q(compression_min_threshold[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[11]),
        .Q(compression_min_threshold[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[12]),
        .Q(compression_min_threshold[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[13]),
        .Q(compression_min_threshold[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[14]),
        .Q(compression_min_threshold[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[15]),
        .Q(compression_min_threshold[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[16]),
        .Q(compression_min_threshold[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[17]),
        .Q(compression_min_threshold[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[18]),
        .Q(compression_min_threshold[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[19]),
        .Q(compression_min_threshold[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[1]),
        .Q(compression_min_threshold[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[20]),
        .Q(compression_min_threshold[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[21]),
        .Q(compression_min_threshold[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[22]),
        .Q(compression_min_threshold[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[23]),
        .Q(compression_min_threshold[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[24]),
        .Q(compression_min_threshold[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[25]),
        .Q(compression_min_threshold[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[26]),
        .Q(compression_min_threshold[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[27]),
        .Q(compression_min_threshold[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[28]),
        .Q(compression_min_threshold[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[29]),
        .Q(compression_min_threshold[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[2]),
        .Q(compression_min_threshold[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[30]),
        .Q(compression_min_threshold[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[31]),
        .Q(compression_min_threshold[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[3]),
        .Q(compression_min_threshold[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[4]),
        .Q(compression_min_threshold[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[5]),
        .Q(compression_min_threshold[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[6]),
        .Q(compression_min_threshold[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[7]),
        .Q(compression_min_threshold[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[8]),
        .Q(compression_min_threshold[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_min_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_compression_min_threshold[31]_i_1_n_2 ),
        .D(int_compression_min_threshold0[9]),
        .Q(compression_min_threshold[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[0]),
        .O(int_compression_zero_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[10]),
        .O(int_compression_zero_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[11]),
        .O(int_compression_zero_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[12]),
        .O(int_compression_zero_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[13]),
        .O(int_compression_zero_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[14]),
        .O(int_compression_zero_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[15]),
        .O(int_compression_zero_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[16]),
        .O(int_compression_zero_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[17]),
        .O(int_compression_zero_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[18]),
        .O(int_compression_zero_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[19]),
        .O(int_compression_zero_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[1]),
        .O(int_compression_zero_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[20]),
        .O(int_compression_zero_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[21]),
        .O(int_compression_zero_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[22]),
        .O(int_compression_zero_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(compression_zero_threshold[23]),
        .O(int_compression_zero_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[24]),
        .O(int_compression_zero_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[25]),
        .O(int_compression_zero_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[26]),
        .O(int_compression_zero_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[27]),
        .O(int_compression_zero_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[28]),
        .O(int_compression_zero_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[29]),
        .O(int_compression_zero_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[2]),
        .O(int_compression_zero_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[30]),
        .O(int_compression_zero_threshold0[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_compression_zero_threshold[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\int_control[7]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[6] ),
        .I4(\waddr_reg_n_2_[5] ),
        .O(\int_compression_zero_threshold[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(compression_zero_threshold[31]),
        .O(int_compression_zero_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[3]),
        .O(int_compression_zero_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[4]),
        .O(int_compression_zero_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[5]),
        .O(int_compression_zero_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[6]),
        .O(int_compression_zero_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(compression_zero_threshold[7]),
        .O(int_compression_zero_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[8]),
        .O(int_compression_zero_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_compression_zero_threshold[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(compression_zero_threshold[9]),
        .O(int_compression_zero_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[0]),
        .Q(compression_zero_threshold[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[10]),
        .Q(compression_zero_threshold[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[11]),
        .Q(compression_zero_threshold[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[12]),
        .Q(compression_zero_threshold[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[13]),
        .Q(compression_zero_threshold[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[14]),
        .Q(compression_zero_threshold[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[15]),
        .Q(compression_zero_threshold[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[16]),
        .Q(compression_zero_threshold[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[17]),
        .Q(compression_zero_threshold[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[18]),
        .Q(compression_zero_threshold[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[19]),
        .Q(compression_zero_threshold[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[1]),
        .Q(compression_zero_threshold[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[20]),
        .Q(compression_zero_threshold[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[21]),
        .Q(compression_zero_threshold[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[22]),
        .Q(compression_zero_threshold[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[23]),
        .Q(compression_zero_threshold[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[24]),
        .Q(compression_zero_threshold[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[25]),
        .Q(compression_zero_threshold[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[26]),
        .Q(compression_zero_threshold[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[27]),
        .Q(compression_zero_threshold[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[28]),
        .Q(compression_zero_threshold[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[29]),
        .Q(compression_zero_threshold[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[2]),
        .Q(compression_zero_threshold[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[30]),
        .Q(compression_zero_threshold[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[31]),
        .Q(compression_zero_threshold[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[3]),
        .Q(compression_zero_threshold[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[4]),
        .Q(compression_zero_threshold[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[5]),
        .Q(compression_zero_threshold[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[6]),
        .Q(compression_zero_threshold[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[7]),
        .Q(compression_zero_threshold[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[8]),
        .Q(compression_zero_threshold[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_compression_zero_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_compression_zero_threshold[31]_i_1_n_2 ),
        .D(int_compression_zero_threshold0[9]),
        .Q(compression_zero_threshold[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(control[0]),
        .O(\int_control[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(control[1]),
        .O(\int_control[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(control[2]),
        .O(\int_control[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(control[3]),
        .O(\int_control[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_control_reg_n_2_[4] ),
        .O(\int_control[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_control_reg_n_2_[5] ),
        .O(\int_control[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_control_reg_n_2_[6] ),
        .O(\int_control[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_control[7]_i_1 
       (.I0(\int_control[7]_i_3_n_2 ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[6] ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(\int_control[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_control[7]_i_2 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_control_reg_n_2_[7] ),
        .O(\int_control[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_control[7]_i_3 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\int_control[7]_i_3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[0] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[0]_i_1_n_2 ),
        .Q(control[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[1] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[1]_i_1_n_2 ),
        .Q(control[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[2] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[2]_i_1_n_2 ),
        .Q(control[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[3] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[3]_i_1_n_2 ),
        .Q(control[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[4] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[4]_i_1_n_2 ),
        .Q(\int_control_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[5] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[5]_i_1_n_2 ),
        .Q(\int_control_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[6] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[6]_i_1_n_2 ),
        .Q(\int_control_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_control_reg[7] 
       (.C(ap_clk),
        .CE(\int_control[7]_i_1_n_2 ),
        .D(\int_control[7]_i_2_n_2 ),
        .Q(\int_control_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[0]),
        .O(int_delay_mult0[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[1]),
        .O(int_delay_mult0[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[2]),
        .O(int_delay_mult0[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[3]),
        .O(int_delay_mult0[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[4]),
        .O(int_delay_mult0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[5]),
        .O(int_delay_mult0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[6]),
        .O(int_delay_mult0[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_mult[7]),
        .O(int_delay_mult0[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_mult[8]),
        .O(int_delay_mult0[8]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_delay_mult[9]_i_1 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[6] ),
        .I2(\int_control[7]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(\int_delay_mult[9]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_mult[9]_i_2 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_mult[9]),
        .O(int_delay_mult0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[0] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[0]),
        .Q(delay_mult[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[1] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[1]),
        .Q(delay_mult[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[2] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[2]),
        .Q(delay_mult[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[3] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[3]),
        .Q(delay_mult[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[4] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[4]),
        .Q(delay_mult[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[5] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[5]),
        .Q(delay_mult[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[6] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[6]),
        .Q(delay_mult[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[7] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[7]),
        .Q(delay_mult[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[8] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[8]),
        .Q(delay_mult[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_mult_reg[9] 
       (.C(ap_clk),
        .CE(\int_delay_mult[9]_i_1_n_2 ),
        .D(int_delay_mult0[9]),
        .Q(delay_mult[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[0]),
        .O(int_delay_samples0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[10]),
        .O(int_delay_samples0[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[11]),
        .O(int_delay_samples0[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[12]),
        .O(int_delay_samples0[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[13]),
        .O(int_delay_samples0[13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[14]),
        .O(int_delay_samples0[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[15]),
        .O(int_delay_samples0[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[16]),
        .O(int_delay_samples0[16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[17]),
        .O(int_delay_samples0[17]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[18]),
        .O(int_delay_samples0[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[19]),
        .O(int_delay_samples0[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[1]),
        .O(int_delay_samples0[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[20]),
        .O(int_delay_samples0[20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[21]),
        .O(int_delay_samples0[21]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[22]),
        .O(int_delay_samples0[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(delay_samples[23]),
        .O(int_delay_samples0[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[24]),
        .O(int_delay_samples0[24]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[25]),
        .O(int_delay_samples0[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[26]),
        .O(int_delay_samples0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[27]),
        .O(int_delay_samples0[27]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[28]),
        .O(int_delay_samples0[28]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[29]),
        .O(int_delay_samples0[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[2]),
        .O(int_delay_samples0[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[30]),
        .O(int_delay_samples0[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_delay_samples[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_control[7]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[6] ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(\int_delay_samples[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(delay_samples[31]),
        .O(int_delay_samples0[31]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[3]),
        .O(int_delay_samples0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[4]),
        .O(int_delay_samples0[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[5]),
        .O(int_delay_samples0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[6]),
        .O(int_delay_samples0[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(delay_samples[7]),
        .O(int_delay_samples0[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[8]),
        .O(int_delay_samples0[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_delay_samples[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(delay_samples[9]),
        .O(int_delay_samples0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[0] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[0]),
        .Q(delay_samples[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[10] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[10]),
        .Q(delay_samples[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[11] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[11]),
        .Q(delay_samples[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[12] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[12]),
        .Q(delay_samples[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[13] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[13]),
        .Q(delay_samples[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[14] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[14]),
        .Q(delay_samples[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[15] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[15]),
        .Q(delay_samples[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[16] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[16]),
        .Q(delay_samples[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[17] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[17]),
        .Q(delay_samples[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[18] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[18]),
        .Q(delay_samples[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[19] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[19]),
        .Q(delay_samples[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[1] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[1]),
        .Q(delay_samples[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[20] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[20]),
        .Q(delay_samples[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[21] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[21]),
        .Q(delay_samples[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[22] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[22]),
        .Q(delay_samples[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[23] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[23]),
        .Q(delay_samples[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[24] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[24]),
        .Q(delay_samples[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[25] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[25]),
        .Q(delay_samples[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[26] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[26]),
        .Q(delay_samples[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[27] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[27]),
        .Q(delay_samples[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[28] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[28]),
        .Q(delay_samples[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[29] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[29]),
        .Q(delay_samples[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[2] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[2]),
        .Q(delay_samples[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[30] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[30]),
        .Q(delay_samples[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[31] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[31]),
        .Q(delay_samples[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[3] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[3]),
        .Q(delay_samples[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[4] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[4]),
        .Q(delay_samples[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[5] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[5]),
        .Q(delay_samples[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[6] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[6]),
        .Q(delay_samples[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[7] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[7]),
        .Q(delay_samples[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[8] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[8]),
        .Q(delay_samples[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_delay_samples_reg[9] 
       (.C(ap_clk),
        .CE(\int_delay_samples[31]_i_1_n_2 ),
        .D(int_delay_samples0[9]),
        .Q(delay_samples[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[0]),
        .O(int_distortion_clip_factor0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[1]),
        .O(int_distortion_clip_factor0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[2]),
        .O(int_distortion_clip_factor0[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[3]),
        .O(int_distortion_clip_factor0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[4]),
        .O(int_distortion_clip_factor0[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[5]),
        .O(int_distortion_clip_factor0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[6]),
        .O(int_distortion_clip_factor0[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_clip_factor[7]),
        .O(int_distortion_clip_factor0[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_clip_factor[8]),
        .O(int_distortion_clip_factor0[8]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_distortion_clip_factor[9]_i_1 
       (.I0(\waddr_reg_n_2_[6] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\int_control[7]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\waddr_reg_n_2_[3] ),
        .O(\int_distortion_clip_factor[9]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_clip_factor[9]_i_2 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_clip_factor[9]),
        .O(int_distortion_clip_factor0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[0] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[0]),
        .Q(distortion_clip_factor[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[1] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[1]),
        .Q(distortion_clip_factor[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[2] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[2]),
        .Q(distortion_clip_factor[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[3] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[3]),
        .Q(distortion_clip_factor[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[4] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[4]),
        .Q(distortion_clip_factor[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[5] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[5]),
        .Q(distortion_clip_factor[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[6] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[6]),
        .Q(distortion_clip_factor[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[7] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[7]),
        .Q(distortion_clip_factor[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[8] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[8]),
        .Q(distortion_clip_factor[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_clip_factor_reg[9] 
       (.C(ap_clk),
        .CE(\int_distortion_clip_factor[9]_i_1_n_2 ),
        .D(int_distortion_clip_factor0[9]),
        .Q(distortion_clip_factor[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[0]),
        .O(int_distortion_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[10]),
        .O(int_distortion_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[11]),
        .O(int_distortion_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[12]),
        .O(int_distortion_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[13]),
        .O(int_distortion_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[14]),
        .O(int_distortion_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[15]),
        .O(int_distortion_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[16]),
        .O(int_distortion_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[17]),
        .O(int_distortion_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[18]),
        .O(int_distortion_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[19]),
        .O(int_distortion_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[1]),
        .O(int_distortion_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[20]),
        .O(int_distortion_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[21]),
        .O(int_distortion_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[22]),
        .O(int_distortion_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(distortion_threshold[23]),
        .O(int_distortion_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[24]),
        .O(int_distortion_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[25]),
        .O(int_distortion_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[26]),
        .O(int_distortion_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[27]),
        .O(int_distortion_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[28]),
        .O(int_distortion_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[29]),
        .O(int_distortion_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[2]),
        .O(int_distortion_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[30]),
        .O(int_distortion_threshold0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_distortion_threshold[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_control[7]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\waddr_reg_n_2_[6] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(p_0_in_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(distortion_threshold[31]),
        .O(int_distortion_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[3]),
        .O(int_distortion_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[4]),
        .O(int_distortion_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[5]),
        .O(int_distortion_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[6]),
        .O(int_distortion_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(distortion_threshold[7]),
        .O(int_distortion_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[8]),
        .O(int_distortion_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_distortion_threshold[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(distortion_threshold[9]),
        .O(int_distortion_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[0]),
        .Q(distortion_threshold[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[10]),
        .Q(distortion_threshold[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[11]),
        .Q(distortion_threshold[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[12]),
        .Q(distortion_threshold[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[13]),
        .Q(distortion_threshold[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[14]),
        .Q(distortion_threshold[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[15]),
        .Q(distortion_threshold[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[16]),
        .Q(distortion_threshold[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[17]),
        .Q(distortion_threshold[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[18]),
        .Q(distortion_threshold[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[19]),
        .Q(distortion_threshold[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[1]),
        .Q(distortion_threshold[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[20]),
        .Q(distortion_threshold[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[21]),
        .Q(distortion_threshold[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[22]),
        .Q(distortion_threshold[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[23]),
        .Q(distortion_threshold[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[24]),
        .Q(distortion_threshold[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[25]),
        .Q(distortion_threshold[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[26]),
        .Q(distortion_threshold[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[27]),
        .Q(distortion_threshold[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[28]),
        .Q(distortion_threshold[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[29]),
        .Q(distortion_threshold[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[2]),
        .Q(distortion_threshold[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[30]),
        .Q(distortion_threshold[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[31]),
        .Q(distortion_threshold[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[3]),
        .Q(distortion_threshold[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[4]),
        .Q(distortion_threshold[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[5]),
        .Q(distortion_threshold[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[6]),
        .Q(distortion_threshold[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[7]),
        .Q(distortion_threshold[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[8]),
        .Q(distortion_threshold[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_distortion_threshold_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in_0),
        .D(int_distortion_threshold0[9]),
        .Q(distortion_threshold[9]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[11]_i_2 
       (.I0(distortion_threshold[11]),
        .O(\negative_threshold_reg_1151[11]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[11]_i_3 
       (.I0(distortion_threshold[10]),
        .O(\negative_threshold_reg_1151[11]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[11]_i_4 
       (.I0(distortion_threshold[9]),
        .O(\negative_threshold_reg_1151[11]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[11]_i_5 
       (.I0(distortion_threshold[8]),
        .O(\negative_threshold_reg_1151[11]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[15]_i_2 
       (.I0(distortion_threshold[15]),
        .O(\negative_threshold_reg_1151[15]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[15]_i_3 
       (.I0(distortion_threshold[14]),
        .O(\negative_threshold_reg_1151[15]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[15]_i_4 
       (.I0(distortion_threshold[13]),
        .O(\negative_threshold_reg_1151[15]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[15]_i_5 
       (.I0(distortion_threshold[12]),
        .O(\negative_threshold_reg_1151[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[19]_i_2 
       (.I0(distortion_threshold[19]),
        .O(\negative_threshold_reg_1151[19]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[19]_i_3 
       (.I0(distortion_threshold[18]),
        .O(\negative_threshold_reg_1151[19]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[19]_i_4 
       (.I0(distortion_threshold[17]),
        .O(\negative_threshold_reg_1151[19]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[19]_i_5 
       (.I0(distortion_threshold[16]),
        .O(\negative_threshold_reg_1151[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[23]_i_2 
       (.I0(distortion_threshold[23]),
        .O(\negative_threshold_reg_1151[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[23]_i_3 
       (.I0(distortion_threshold[22]),
        .O(\negative_threshold_reg_1151[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[23]_i_4 
       (.I0(distortion_threshold[21]),
        .O(\negative_threshold_reg_1151[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[23]_i_5 
       (.I0(distortion_threshold[20]),
        .O(\negative_threshold_reg_1151[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[27]_i_2 
       (.I0(distortion_threshold[27]),
        .O(\negative_threshold_reg_1151[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[27]_i_3 
       (.I0(distortion_threshold[26]),
        .O(\negative_threshold_reg_1151[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[27]_i_4 
       (.I0(distortion_threshold[25]),
        .O(\negative_threshold_reg_1151[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[27]_i_5 
       (.I0(distortion_threshold[24]),
        .O(\negative_threshold_reg_1151[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[31]_i_2 
       (.I0(distortion_threshold[31]),
        .O(\negative_threshold_reg_1151[31]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[31]_i_3 
       (.I0(distortion_threshold[30]),
        .O(\negative_threshold_reg_1151[31]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[31]_i_4 
       (.I0(distortion_threshold[29]),
        .O(\negative_threshold_reg_1151[31]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[31]_i_5 
       (.I0(distortion_threshold[28]),
        .O(\negative_threshold_reg_1151[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[3]_i_2 
       (.I0(distortion_threshold[3]),
        .O(\negative_threshold_reg_1151[3]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[3]_i_3 
       (.I0(distortion_threshold[2]),
        .O(\negative_threshold_reg_1151[3]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[3]_i_4 
       (.I0(distortion_threshold[1]),
        .O(\negative_threshold_reg_1151[3]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[7]_i_2 
       (.I0(distortion_threshold[7]),
        .O(\negative_threshold_reg_1151[7]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[7]_i_3 
       (.I0(distortion_threshold[6]),
        .O(\negative_threshold_reg_1151[7]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[7]_i_4 
       (.I0(distortion_threshold[5]),
        .O(\negative_threshold_reg_1151[7]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \negative_threshold_reg_1151[7]_i_5 
       (.I0(distortion_threshold[4]),
        .O(\negative_threshold_reg_1151[7]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[11]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[7]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[11]_i_1_n_2 ,\negative_threshold_reg_1151_reg[11]_i_1_n_3 ,\negative_threshold_reg_1151_reg[11]_i_1_n_4 ,\negative_threshold_reg_1151_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[11:8]),
        .S({\negative_threshold_reg_1151[11]_i_2_n_2 ,\negative_threshold_reg_1151[11]_i_3_n_2 ,\negative_threshold_reg_1151[11]_i_4_n_2 ,\negative_threshold_reg_1151[11]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[15]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[11]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[15]_i_1_n_2 ,\negative_threshold_reg_1151_reg[15]_i_1_n_3 ,\negative_threshold_reg_1151_reg[15]_i_1_n_4 ,\negative_threshold_reg_1151_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[15:12]),
        .S({\negative_threshold_reg_1151[15]_i_2_n_2 ,\negative_threshold_reg_1151[15]_i_3_n_2 ,\negative_threshold_reg_1151[15]_i_4_n_2 ,\negative_threshold_reg_1151[15]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[19]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[15]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[19]_i_1_n_2 ,\negative_threshold_reg_1151_reg[19]_i_1_n_3 ,\negative_threshold_reg_1151_reg[19]_i_1_n_4 ,\negative_threshold_reg_1151_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[19:16]),
        .S({\negative_threshold_reg_1151[19]_i_2_n_2 ,\negative_threshold_reg_1151[19]_i_3_n_2 ,\negative_threshold_reg_1151[19]_i_4_n_2 ,\negative_threshold_reg_1151[19]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[23]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[19]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[23]_i_1_n_2 ,\negative_threshold_reg_1151_reg[23]_i_1_n_3 ,\negative_threshold_reg_1151_reg[23]_i_1_n_4 ,\negative_threshold_reg_1151_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[23:20]),
        .S({\negative_threshold_reg_1151[23]_i_2_n_2 ,\negative_threshold_reg_1151[23]_i_3_n_2 ,\negative_threshold_reg_1151[23]_i_4_n_2 ,\negative_threshold_reg_1151[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[27]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[23]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[27]_i_1_n_2 ,\negative_threshold_reg_1151_reg[27]_i_1_n_3 ,\negative_threshold_reg_1151_reg[27]_i_1_n_4 ,\negative_threshold_reg_1151_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[27:24]),
        .S({\negative_threshold_reg_1151[27]_i_2_n_2 ,\negative_threshold_reg_1151[27]_i_3_n_2 ,\negative_threshold_reg_1151[27]_i_4_n_2 ,\negative_threshold_reg_1151[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[31]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[27]_i_1_n_2 ),
        .CO({\NLW_negative_threshold_reg_1151_reg[31]_i_1_CO_UNCONNECTED [3],\negative_threshold_reg_1151_reg[31]_i_1_n_3 ,\negative_threshold_reg_1151_reg[31]_i_1_n_4 ,\negative_threshold_reg_1151_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[31:28]),
        .S({\negative_threshold_reg_1151[31]_i_2_n_2 ,\negative_threshold_reg_1151[31]_i_3_n_2 ,\negative_threshold_reg_1151[31]_i_4_n_2 ,\negative_threshold_reg_1151[31]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\negative_threshold_reg_1151_reg[3]_i_1_n_2 ,\negative_threshold_reg_1151_reg[3]_i_1_n_3 ,\negative_threshold_reg_1151_reg[3]_i_1_n_4 ,\negative_threshold_reg_1151_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(p_0_in[3:0]),
        .S({\negative_threshold_reg_1151[3]_i_2_n_2 ,\negative_threshold_reg_1151[3]_i_3_n_2 ,\negative_threshold_reg_1151[3]_i_4_n_2 ,distortion_threshold[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \negative_threshold_reg_1151_reg[7]_i_1 
       (.CI(\negative_threshold_reg_1151_reg[3]_i_1_n_2 ),
        .CO({\negative_threshold_reg_1151_reg[7]_i_1_n_2 ,\negative_threshold_reg_1151_reg[7]_i_1_n_3 ,\negative_threshold_reg_1151_reg[7]_i_1_n_4 ,\negative_threshold_reg_1151_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S({\negative_threshold_reg_1151[7]_i_2_n_2 ,\negative_threshold_reg_1151[7]_i_3_n_2 ,\negative_threshold_reg_1151[7]_i_4_n_2 ,\negative_threshold_reg_1151[7]_i_5_n_2 }));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(s_axi_control_r_ARADDR[2]),
        .I2(int_axilite_out_ap_vld__0),
        .I3(\rdata[0]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h33330000B888B888)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_2 ),
        .I1(s_axi_control_r_ARADDR[6]),
        .I2(\rdata[0]_i_5_n_2 ),
        .I3(\int_axilite_out_reg_n_2_[0] ),
        .I4(\rdata[0]_i_6_n_2 ),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_r_ARADDR[5]),
        .I1(s_axi_control_r_ARADDR[4]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(s_axi_control_r_ARADDR[6]),
        .O(\rdata[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(delay_samples[0]),
        .I1(delay_mult[0]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[0]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[0]),
        .O(\rdata[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .O(\rdata[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(compression_min_threshold[0]),
        .I1(distortion_clip_factor[0]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[0]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(control[0]),
        .O(\rdata[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[10]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[10]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[10]_i_2 
       (.I0(compression_max_threshold[10]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[10]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[10]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[10]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[10] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[10]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[10]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[10]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[11]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[11]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[11]_i_2 
       (.I0(compression_max_threshold[11]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[11]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[11]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[11]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[11] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[11]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[11]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[11]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[12]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[12]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[12]_i_2 
       (.I0(compression_max_threshold[12]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[12]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[12]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[12]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[12] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[12]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[12]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[12]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[13]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[13]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[13]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[13]_i_2 
       (.I0(compression_max_threshold[13]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[13]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[13]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[13]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[13]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[13] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[13]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[13]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[13]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[14]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[14]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[14]_i_2 
       (.I0(compression_max_threshold[14]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[14]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[14]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[14]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[14]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[14] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[14]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[14]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[14]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[15]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[15]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[15]_i_2 
       (.I0(compression_max_threshold[15]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[15]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[15]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[15]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[15]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[15] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[15]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[15]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[16]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[16]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[16]_i_2 
       (.I0(compression_max_threshold[16]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[16]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[16]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[16]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC000C022002200)) 
    \rdata[16]_i_3 
       (.I0(\int_axilite_out_reg_n_2_[16] ),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(distortion_threshold[16]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(compression_min_threshold[16]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[16]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[17]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[17]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[17]_i_2 
       (.I0(compression_max_threshold[17]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[17]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[17]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[17]_i_3 
       (.I0(compression_min_threshold[17]),
        .I1(distortion_threshold[17]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[17] ),
        .O(\rdata[17]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[18]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[18]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[18]_i_2 
       (.I0(compression_max_threshold[18]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[18]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[18]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[18]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[18]_i_3 
       (.I0(compression_min_threshold[18]),
        .I1(distortion_threshold[18]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[18] ),
        .O(\rdata[18]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[19]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[19]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[19]_i_2 
       (.I0(compression_max_threshold[19]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[19]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[19]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[19]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[19]_i_3 
       (.I0(compression_min_threshold[19]),
        .I1(distortion_threshold[19]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[19] ),
        .O(\rdata[19]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[1]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[1]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(delay_samples[1]),
        .I1(delay_mult[1]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[1]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[1]),
        .O(\rdata[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[1] ),
        .I3(\rdata[1]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_4 
       (.I0(compression_min_threshold[1]),
        .I1(distortion_clip_factor[1]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[1]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(control[1]),
        .O(\rdata[1]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[20]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[20]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[20]_i_2 
       (.I0(compression_max_threshold[20]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[20]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[20]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[20]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[20]_i_3 
       (.I0(compression_min_threshold[20]),
        .I1(distortion_threshold[20]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[20] ),
        .O(\rdata[20]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[21]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[21]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[21]_i_2 
       (.I0(compression_max_threshold[21]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[21]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[21]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[21]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[21]_i_3 
       (.I0(compression_min_threshold[21]),
        .I1(distortion_threshold[21]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[21] ),
        .O(\rdata[21]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[22]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[22]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[22]_i_2 
       (.I0(compression_max_threshold[22]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[22]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[22]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[22]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[22]_i_3 
       (.I0(compression_min_threshold[22]),
        .I1(distortion_threshold[22]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[22] ),
        .O(\rdata[22]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[23]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[23]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[23]_i_2 
       (.I0(compression_max_threshold[23]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[23]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[23]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[23]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[23]_i_3 
       (.I0(compression_min_threshold[23]),
        .I1(distortion_threshold[23]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[23] ),
        .O(\rdata[23]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[24]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[24]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[24]_i_2 
       (.I0(compression_max_threshold[24]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[24]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[24]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[24]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[24]_i_3 
       (.I0(compression_min_threshold[24]),
        .I1(distortion_threshold[24]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[24] ),
        .O(\rdata[24]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[25]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[25]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[25]_i_2 
       (.I0(compression_max_threshold[25]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[25]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[25]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[25]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[25]_i_3 
       (.I0(compression_min_threshold[25]),
        .I1(distortion_threshold[25]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[25] ),
        .O(\rdata[25]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[26]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[26]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[26]_i_2 
       (.I0(compression_max_threshold[26]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[26]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[26]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[26]_i_3 
       (.I0(compression_min_threshold[26]),
        .I1(distortion_threshold[26]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[26] ),
        .O(\rdata[26]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[27]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[27]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[27]_i_2 
       (.I0(compression_max_threshold[27]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[27]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[27]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[27]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[27]_i_3 
       (.I0(compression_min_threshold[27]),
        .I1(distortion_threshold[27]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[27] ),
        .O(\rdata[27]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[28]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[28]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[28]_i_2 
       (.I0(compression_max_threshold[28]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[28]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[28]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[28]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[28]_i_3 
       (.I0(compression_min_threshold[28]),
        .I1(distortion_threshold[28]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[28] ),
        .O(\rdata[28]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[29]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[29]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[29]_i_2 
       (.I0(compression_max_threshold[29]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[29]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[29]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[29]_i_3 
       (.I0(compression_min_threshold[29]),
        .I1(distortion_threshold[29]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[29] ),
        .O(\rdata[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[2]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[2]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(delay_samples[2]),
        .I1(delay_mult[2]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[2]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[2]),
        .O(\rdata[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[2] ),
        .I3(\rdata[2]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(compression_min_threshold[2]),
        .I1(distortion_clip_factor[2]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[2]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(control[2]),
        .O(\rdata[2]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[30]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[30]_i_3_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[30]_i_2 
       (.I0(compression_max_threshold[30]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[30]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[30]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[30]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[30]_i_3 
       (.I0(compression_min_threshold[30]),
        .I1(distortion_threshold[30]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[30] ),
        .O(\rdata[30]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_r_ARADDR[1]),
        .I1(s_axi_control_r_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_r_ARVALID),
        .O(\rdata[31]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(s_axi_control_r_ARADDR[6]),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(s_axi_control_r_ARADDR[0]),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[31]_i_4 
       (.I0(compression_max_threshold[31]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(compression_zero_threshold[31]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(delay_samples[31]),
        .I5(s_axi_control_r_ARADDR[5]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hA00FC000A000C000)) 
    \rdata[31]_i_5 
       (.I0(compression_min_threshold[31]),
        .I1(distortion_threshold[31]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[3]),
        .I4(s_axi_control_r_ARADDR[4]),
        .I5(\int_axilite_out_reg_n_2_[31] ),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[3]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[3]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(delay_samples[3]),
        .I1(delay_mult[3]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[3]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[3]),
        .O(\rdata[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[3] ),
        .I3(\rdata[3]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(compression_min_threshold[3]),
        .I1(distortion_clip_factor[3]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[3]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(control[3]),
        .O(\rdata[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[4]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[4]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(delay_samples[4]),
        .I1(delay_mult[4]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[4]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[4]),
        .O(\rdata[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[4] ),
        .I3(\rdata[4]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(compression_min_threshold[4]),
        .I1(distortion_clip_factor[4]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[4]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(\int_control_reg_n_2_[4] ),
        .O(\rdata[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[5]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[5]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(delay_samples[5]),
        .I1(delay_mult[5]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[5]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[5]),
        .O(\rdata[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[5]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[5] ),
        .I3(\rdata[5]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_4 
       (.I0(compression_min_threshold[5]),
        .I1(distortion_clip_factor[5]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[5]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(\int_control_reg_n_2_[5] ),
        .O(\rdata[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[6]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[6]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(delay_samples[6]),
        .I1(delay_mult[6]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[6]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[6]),
        .O(\rdata[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[6] ),
        .I3(\rdata[6]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[6]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(compression_min_threshold[6]),
        .I1(distortion_clip_factor[6]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[6]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(\int_control_reg_n_2_[6] ),
        .O(\rdata[6]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[7]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[7]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(delay_samples[7]),
        .I1(delay_mult[7]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[7]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[7]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[7] ),
        .I3(\rdata[7]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(compression_min_threshold[7]),
        .I1(distortion_clip_factor[7]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[7]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(\int_control_reg_n_2_[7] ),
        .O(\rdata[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[8]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[8]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_2 
       (.I0(delay_samples[8]),
        .I1(delay_mult[8]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[8]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[8]),
        .O(\rdata[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[8]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[8] ),
        .I3(\rdata[8]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(compression_min_threshold[8]),
        .I1(distortion_clip_factor[8]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[8]),
        .I4(s_axi_control_r_ARADDR[3]),
        .O(\rdata[8]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(\rdata[9]_i_2_n_2 ),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[6]),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(s_axi_control_r_ARADDR[0]),
        .O(\rdata[9]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(delay_samples[9]),
        .I1(delay_mult[9]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(compression_zero_threshold[9]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(compression_max_threshold[9]),
        .O(\rdata[9]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF002020)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(\int_axilite_out_reg_n_2_[9] ),
        .I3(\rdata[9]_i_4_n_2 ),
        .I4(s_axi_control_r_ARADDR[5]),
        .O(\rdata[9]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[9]_i_4 
       (.I0(compression_min_threshold[9]),
        .I1(distortion_clip_factor[9]),
        .I2(s_axi_control_r_ARADDR[4]),
        .I3(distortion_threshold[9]),
        .I4(s_axi_control_r_ARADDR[3]),
        .O(\rdata[9]_i_4_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[0]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[1]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[2]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_control_r_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[3]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[7]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[7]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_2 ),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_control_r_RDATA[9]),
        .R(\rdata[31]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_1133[0]_i_1 
       (.I0(control[3]),
        .O(rev_fu_435_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[6]),
        .Q(\waddr_reg_n_2_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_delay_buffer_RAM_AUTO_1R1W
   (q0,
    Q,
    ram_reg_0_31_0,
    ap_clk,
    ram_reg_1_8_0,
    ADDRARDADDR,
    WEA,
    ram_reg_1_0_0,
    ram_reg_0_1_0,
    ram_reg_1_1_0,
    ram_reg_0_2_0,
    ram_reg_1_2_0,
    ram_reg_0_3_0,
    ram_reg_1_3_0,
    ram_reg_0_4_0,
    ram_reg_1_4_0,
    ram_reg_0_5_0,
    ram_reg_1_5_0,
    ram_reg_0_6_0,
    ram_reg_1_6_0,
    ram_reg_0_7_0,
    ram_reg_1_7_0,
    ram_reg_0_16_0,
    ram_reg_0_16_1,
    ram_reg_0_8_0,
    ram_reg_1_8_1,
    ram_reg_0_9_0,
    ram_reg_1_9_0,
    ram_reg_0_10_0,
    ram_reg_1_10_0,
    ram_reg_0_11_0,
    ram_reg_1_11_0,
    ram_reg_0_12_0,
    ram_reg_1_12_0,
    ram_reg_0_13_0,
    ram_reg_1_13_0,
    ram_reg_0_14_0,
    ram_reg_1_14_0,
    ram_reg_0_15_0,
    ram_reg_1_15_0,
    ram_reg_0_16_2,
    ram_reg_1_16_0,
    delay_buffer_ce0,
    ram_reg_1_31_0,
    ram_reg_0_17_0,
    ram_reg_1_17_0,
    ram_reg_0_18_0,
    ram_reg_1_18_0,
    ram_reg_0_19_0,
    ram_reg_1_19_0,
    ram_reg_0_20_0,
    ram_reg_1_20_0,
    ram_reg_0_21_0,
    ram_reg_1_21_0,
    ram_reg_0_22_0,
    ram_reg_1_22_0,
    ram_reg_0_23_0,
    ram_reg_1_23_0,
    ram_reg_0_24_0,
    ram_reg_1_24_0,
    ram_reg_0_25_0,
    ram_reg_1_25_0,
    ram_reg_0_26_0,
    ram_reg_1_26_0,
    ram_reg_0_27_0,
    ram_reg_1_27_0,
    ram_reg_0_28_0,
    ram_reg_1_28_0,
    ram_reg_0_29_0,
    ram_reg_1_29_0,
    ram_reg_0_30_0,
    ram_reg_1_30_0,
    ram_reg_0_31_1,
    ram_reg_1_31_1);
  output [31:0]q0;
  input [0:0]Q;
  input [31:0]ram_reg_0_31_0;
  input ap_clk;
  input ram_reg_1_8_0;
  input [15:0]ADDRARDADDR;
  input [0:0]WEA;
  input [0:0]ram_reg_1_0_0;
  input [0:0]ram_reg_0_1_0;
  input [0:0]ram_reg_1_1_0;
  input [0:0]ram_reg_0_2_0;
  input [0:0]ram_reg_1_2_0;
  input [0:0]ram_reg_0_3_0;
  input [0:0]ram_reg_1_3_0;
  input [0:0]ram_reg_0_4_0;
  input [0:0]ram_reg_1_4_0;
  input [0:0]ram_reg_0_5_0;
  input [0:0]ram_reg_1_5_0;
  input [0:0]ram_reg_0_6_0;
  input [0:0]ram_reg_1_6_0;
  input [0:0]ram_reg_0_7_0;
  input [0:0]ram_reg_1_7_0;
  input ram_reg_0_16_0;
  input [15:0]ram_reg_0_16_1;
  input [0:0]ram_reg_0_8_0;
  input [0:0]ram_reg_1_8_1;
  input [0:0]ram_reg_0_9_0;
  input [0:0]ram_reg_1_9_0;
  input [0:0]ram_reg_0_10_0;
  input [0:0]ram_reg_1_10_0;
  input [0:0]ram_reg_0_11_0;
  input [1:0]ram_reg_1_11_0;
  input [0:0]ram_reg_0_12_0;
  input [0:0]ram_reg_1_12_0;
  input [0:0]ram_reg_0_13_0;
  input [0:0]ram_reg_1_13_0;
  input [0:0]ram_reg_0_14_0;
  input [0:0]ram_reg_1_14_0;
  input [0:0]ram_reg_0_15_0;
  input [0:0]ram_reg_1_15_0;
  input [0:0]ram_reg_0_16_2;
  input [0:0]ram_reg_1_16_0;
  input delay_buffer_ce0;
  input [15:0]ram_reg_1_31_0;
  input [0:0]ram_reg_0_17_0;
  input [0:0]ram_reg_1_17_0;
  input [0:0]ram_reg_0_18_0;
  input [0:0]ram_reg_1_18_0;
  input [0:0]ram_reg_0_19_0;
  input [0:0]ram_reg_1_19_0;
  input [0:0]ram_reg_0_20_0;
  input [0:0]ram_reg_1_20_0;
  input [0:0]ram_reg_0_21_0;
  input [0:0]ram_reg_1_21_0;
  input [0:0]ram_reg_0_22_0;
  input [0:0]ram_reg_1_22_0;
  input [0:0]ram_reg_0_23_0;
  input [0:0]ram_reg_1_23_0;
  input [0:0]ram_reg_0_24_0;
  input [0:0]ram_reg_1_24_0;
  input [0:0]ram_reg_0_25_0;
  input [0:0]ram_reg_1_25_0;
  input [0:0]ram_reg_0_26_0;
  input [0:0]ram_reg_1_26_0;
  input [0:0]ram_reg_0_27_0;
  input [0:0]ram_reg_1_27_0;
  input [0:0]ram_reg_0_28_0;
  input [0:0]ram_reg_1_28_0;
  input [0:0]ram_reg_0_29_0;
  input [0:0]ram_reg_1_29_0;
  input [0:0]ram_reg_0_30_0;
  input [0:0]ram_reg_1_30_0;
  input [0:0]ram_reg_0_31_1;
  input [0:0]ram_reg_1_31_1;

  wire [15:0]ADDRARDADDR;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire delay_buffer_ce0;
  wire [31:0]delay_buffer_d0;
  wire [31:0]q0;
  wire ram_reg_0_0_n_2;
  wire [0:0]ram_reg_0_10_0;
  wire ram_reg_0_10_n_2;
  wire [0:0]ram_reg_0_11_0;
  wire ram_reg_0_11_n_2;
  wire [0:0]ram_reg_0_12_0;
  wire ram_reg_0_12_n_2;
  wire [0:0]ram_reg_0_13_0;
  wire ram_reg_0_13_n_2;
  wire [0:0]ram_reg_0_14_0;
  wire ram_reg_0_14_n_2;
  wire [0:0]ram_reg_0_15_0;
  wire ram_reg_0_15_n_2;
  wire ram_reg_0_16_0;
  wire [15:0]ram_reg_0_16_1;
  wire [0:0]ram_reg_0_16_2;
  wire ram_reg_0_16_n_2;
  wire [0:0]ram_reg_0_17_0;
  wire ram_reg_0_17_n_2;
  wire [0:0]ram_reg_0_18_0;
  wire ram_reg_0_18_n_2;
  wire [0:0]ram_reg_0_19_0;
  wire ram_reg_0_19_n_2;
  wire [0:0]ram_reg_0_1_0;
  wire ram_reg_0_1_n_2;
  wire [0:0]ram_reg_0_20_0;
  wire ram_reg_0_20_n_2;
  wire [0:0]ram_reg_0_21_0;
  wire ram_reg_0_21_n_2;
  wire [0:0]ram_reg_0_22_0;
  wire ram_reg_0_22_n_2;
  wire [0:0]ram_reg_0_23_0;
  wire ram_reg_0_23_n_2;
  wire [0:0]ram_reg_0_24_0;
  wire ram_reg_0_24_n_2;
  wire [0:0]ram_reg_0_25_0;
  wire ram_reg_0_25_n_2;
  wire [0:0]ram_reg_0_26_0;
  wire ram_reg_0_26_n_2;
  wire [0:0]ram_reg_0_27_0;
  wire ram_reg_0_27_n_2;
  wire [0:0]ram_reg_0_28_0;
  wire ram_reg_0_28_n_2;
  wire [0:0]ram_reg_0_29_0;
  wire ram_reg_0_29_n_2;
  wire [0:0]ram_reg_0_2_0;
  wire ram_reg_0_2_n_2;
  wire [0:0]ram_reg_0_30_0;
  wire ram_reg_0_30_n_2;
  wire [31:0]ram_reg_0_31_0;
  wire [0:0]ram_reg_0_31_1;
  wire ram_reg_0_31_n_2;
  wire [0:0]ram_reg_0_3_0;
  wire ram_reg_0_3_n_2;
  wire [0:0]ram_reg_0_4_0;
  wire ram_reg_0_4_n_2;
  wire [0:0]ram_reg_0_5_0;
  wire ram_reg_0_5_n_2;
  wire [0:0]ram_reg_0_6_0;
  wire ram_reg_0_6_n_2;
  wire [0:0]ram_reg_0_7_0;
  wire ram_reg_0_7_n_2;
  wire [0:0]ram_reg_0_8_0;
  wire ram_reg_0_8_n_2;
  wire [0:0]ram_reg_0_9_0;
  wire ram_reg_0_9_n_2;
  wire [0:0]ram_reg_1_0_0;
  wire [0:0]ram_reg_1_10_0;
  wire [1:0]ram_reg_1_11_0;
  wire [0:0]ram_reg_1_12_0;
  wire [0:0]ram_reg_1_13_0;
  wire [0:0]ram_reg_1_14_0;
  wire [0:0]ram_reg_1_15_0;
  wire [0:0]ram_reg_1_16_0;
  wire [0:0]ram_reg_1_17_0;
  wire [0:0]ram_reg_1_18_0;
  wire [0:0]ram_reg_1_19_0;
  wire [0:0]ram_reg_1_1_0;
  wire [0:0]ram_reg_1_20_0;
  wire [0:0]ram_reg_1_21_0;
  wire [0:0]ram_reg_1_22_0;
  wire [0:0]ram_reg_1_23_0;
  wire [0:0]ram_reg_1_24_0;
  wire [0:0]ram_reg_1_25_0;
  wire [0:0]ram_reg_1_26_0;
  wire [0:0]ram_reg_1_27_0;
  wire [0:0]ram_reg_1_28_0;
  wire [0:0]ram_reg_1_29_0;
  wire [0:0]ram_reg_1_2_0;
  wire [0:0]ram_reg_1_30_0;
  wire [15:0]ram_reg_1_31_0;
  wire [0:0]ram_reg_1_31_1;
  wire [0:0]ram_reg_1_3_0;
  wire [0:0]ram_reg_1_4_0;
  wire [0:0]ram_reg_1_5_0;
  wire [0:0]ram_reg_1_6_0;
  wire [0:0]ram_reg_1_7_0;
  wire ram_reg_1_8_0;
  wire [0:0]ram_reg_1_8_1;
  wire [0:0]ram_reg_1_9_0;
  wire NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_10_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_10_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_11_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_11_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_12_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_12_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_13_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_13_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_14_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_14_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_15_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_15_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_15_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_15_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_16_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_16_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_16_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_16_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_17_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_17_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_17_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_17_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_18_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_18_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_18_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_18_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_19_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_19_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_19_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_19_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_20_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_20_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_20_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_20_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_21_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_21_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_21_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_21_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_22_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_22_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_22_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_22_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_23_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_23_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_23_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_23_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_24_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_24_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_24_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_24_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_25_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_25_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_25_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_25_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_26_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_26_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_26_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_26_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_27_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_27_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_27_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_27_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_28_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_28_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_28_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_28_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_29_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_29_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_29_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_29_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_30_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_30_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_30_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_30_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_31_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_31_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_31_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_31_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_8_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_8_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_9_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_9_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_10_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_10_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_11_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_11_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_11_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_12_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_12_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_12_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_13_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_13_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_13_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_14_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_14_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_14_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_15_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_15_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_15_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_15_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_16_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_16_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_16_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_16_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_17_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_17_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_17_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_17_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_18_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_18_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_18_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_18_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_19_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_19_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_19_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_19_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_20_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_20_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_20_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_20_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_21_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_21_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_21_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_21_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_22_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_22_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_22_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_22_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_23_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_23_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_23_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_23_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_24_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_24_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_24_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_24_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_25_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_25_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_25_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_25_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_26_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_26_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_26_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_26_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_27_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_27_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_27_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_27_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_28_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_28_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_28_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_28_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_29_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_29_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_29_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_29_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_30_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_30_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_30_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_30_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_31_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_31_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_31_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_31_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_8_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_8_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_9_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_9_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_0_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_0_i_18
       (.I0(Q),
        .I1(ram_reg_0_31_0[0]),
        .O(delay_buffer_d0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_1_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_1_0,ram_reg_0_1_0,ram_reg_0_1_0,ram_reg_0_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_10
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_10_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_10_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_10_0,ram_reg_0_10_0,ram_reg_0_10_0,ram_reg_0_10_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_10_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[10]),
        .O(delay_buffer_d0[10]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_11
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_11_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[11]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_11_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_11_0,ram_reg_0_11_0,ram_reg_0_11_0,ram_reg_0_11_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_11_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[11]),
        .O(delay_buffer_d0[11]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_12
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_12_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_12_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_12_0,ram_reg_0_12_0,ram_reg_0_12_0,ram_reg_0_12_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_12_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[12]),
        .O(delay_buffer_d0[12]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_13
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_13_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[13]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_13_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_13_0,ram_reg_0_13_0,ram_reg_0_13_0,ram_reg_0_13_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_13_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[13]),
        .O(delay_buffer_d0[13]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_14
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_14_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_14_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_14_0,ram_reg_0_14_0,ram_reg_0_14_0,ram_reg_0_14_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_14_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[14]),
        .O(delay_buffer_d0[14]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_15
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_15_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[15]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_15_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_15_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_15_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_15_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_15_0,ram_reg_0_15_0,ram_reg_0_15_0,ram_reg_0_15_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[15]),
        .O(delay_buffer_d0[15]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_16
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_16_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_16_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_16_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_16_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_16_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_16_2,ram_reg_0_16_2,ram_reg_0_16_2,ram_reg_0_16_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_16_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[16]),
        .O(delay_buffer_d0[16]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_17
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_17_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[17]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_17_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_17_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_17_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_17_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_17_0,ram_reg_0_17_0,ram_reg_0_17_0,ram_reg_0_17_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_17_i_18
       (.I0(Q),
        .I1(ram_reg_0_31_0[17]),
        .O(delay_buffer_d0[17]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_18
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_18_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_18_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_18_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_18_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_18_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_18_0,ram_reg_0_18_0,ram_reg_0_18_0,ram_reg_0_18_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_18_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[18]),
        .O(delay_buffer_d0[18]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_19
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_19_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[19]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_19_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_19_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_19_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_19_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_19_0,ram_reg_0_19_0,ram_reg_0_19_0,ram_reg_0_19_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_19_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[19]),
        .O(delay_buffer_d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[1]),
        .O(delay_buffer_d0[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_2_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_2_0,ram_reg_0_2_0,ram_reg_0_2_0,ram_reg_0_2_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_20
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_20_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_20_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_20_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_20_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_20_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_20_0,ram_reg_0_20_0,ram_reg_0_20_0,ram_reg_0_20_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_20_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[20]),
        .O(delay_buffer_d0[20]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_21
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_21_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[21]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_21_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_21_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_21_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_21_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_21_0,ram_reg_0_21_0,ram_reg_0_21_0,ram_reg_0_21_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_21_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[21]),
        .O(delay_buffer_d0[21]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_22
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_22_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[22]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_22_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_22_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_22_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_22_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_22_0,ram_reg_0_22_0,ram_reg_0_22_0,ram_reg_0_22_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_22_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[22]),
        .O(delay_buffer_d0[22]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_23
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_23_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[23]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_23_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_23_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_23_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_23_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_23_0,ram_reg_0_23_0,ram_reg_0_23_0,ram_reg_0_23_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_23_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[23]),
        .O(delay_buffer_d0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_24
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_24_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_24_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_24_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_24_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_24_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_24_0,ram_reg_0_24_0,ram_reg_0_24_0,ram_reg_0_24_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_24_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[24]),
        .O(delay_buffer_d0[24]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_25
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_25_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[25]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_25_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_25_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_25_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_25_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_25_0,ram_reg_0_25_0,ram_reg_0_25_0,ram_reg_0_25_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_25_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[25]),
        .O(delay_buffer_d0[25]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_26
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_26_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[26]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_26_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_26_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_26_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_26_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_26_0,ram_reg_0_26_0,ram_reg_0_26_0,ram_reg_0_26_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_26_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[26]),
        .O(delay_buffer_d0[26]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_27
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_27_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_27_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_27_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_27_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_27_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_27_0,ram_reg_0_27_0,ram_reg_0_27_0,ram_reg_0_27_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_27_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[27]),
        .O(delay_buffer_d0[27]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_28
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_28_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_28_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_28_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_28_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_28_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_28_0,ram_reg_0_28_0,ram_reg_0_28_0,ram_reg_0_28_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_28_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[28]),
        .O(delay_buffer_d0[28]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_29
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_29_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[29]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_29_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_29_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_29_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_29_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_29_0,ram_reg_0_29_0,ram_reg_0_29_0,ram_reg_0_29_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_29_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[29]),
        .O(delay_buffer_d0[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_2_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[2]),
        .O(delay_buffer_d0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_3_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_3_0,ram_reg_0_3_0,ram_reg_0_3_0,ram_reg_0_3_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_30
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_30_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[30]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_30_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_30_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_30_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_30_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_30_0,ram_reg_0_30_0,ram_reg_0_30_0,ram_reg_0_30_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_30_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[30]),
        .O(delay_buffer_d0[30]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_31
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_31_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[31]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_31_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_31_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_31_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_31_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_31_1,ram_reg_0_31_1,ram_reg_0_31_1,ram_reg_0_31_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[31]),
        .O(delay_buffer_d0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_3_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[3]),
        .O(delay_buffer_d0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_4_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_4_0,ram_reg_0_4_0,ram_reg_0_4_0,ram_reg_0_4_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_4_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[4]),
        .O(delay_buffer_d0[4]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_5_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_5_0,ram_reg_0_5_0,ram_reg_0_5_0,ram_reg_0_5_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_5_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[5]),
        .O(delay_buffer_d0[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_6
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_6_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_6_0,ram_reg_0_6_0,ram_reg_0_6_0,ram_reg_0_6_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_6_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[6]),
        .O(delay_buffer_d0[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_7
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_7_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_7_0,ram_reg_0_7_0,ram_reg_0_7_0,ram_reg_0_7_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[7]),
        .O(delay_buffer_d0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_8
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_8_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_8_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_8_0,ram_reg_0_8_0,ram_reg_0_8_0,ram_reg_0_8_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_8_i_18
       (.I0(Q),
        .I1(ram_reg_0_31_0[8]),
        .O(delay_buffer_d0[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_0_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_9
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(ram_reg_0_9_n_2),
        .CASCADEOUTB(NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_9_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_9_0,ram_reg_0_9_0,ram_reg_0_9_0,ram_reg_0_9_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_9_i_1
       (.I0(Q),
        .I1(ram_reg_0_31_0[9]),
        .O(delay_buffer_d0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_0_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_0_DOADO_UNCONNECTED[31:1],q0[0]}),
        .DOBDO(NLW_ram_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0_0,ram_reg_1_0_0,ram_reg_1_0_0,ram_reg_1_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_1_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_1_DOADO_UNCONNECTED[31:1],q0[1]}),
        .DOBDO(NLW_ram_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_1_0,ram_reg_1_1_0,ram_reg_1_1_0,ram_reg_1_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_10
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_10_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_10_DOADO_UNCONNECTED[31:1],q0[10]}),
        .DOBDO(NLW_ram_reg_1_10_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_10_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_10_0,ram_reg_1_10_0,ram_reg_1_10_0,ram_reg_1_10_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_11
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_11_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[11]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_11_DOADO_UNCONNECTED[31:1],q0[11]}),
        .DOBDO(NLW_ram_reg_1_11_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_11_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_11_0[1],ram_reg_1_11_0[1],ram_reg_1_11_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_12
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_12_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_12_DOADO_UNCONNECTED[31:1],q0[12]}),
        .DOBDO(NLW_ram_reg_1_12_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_12_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_12_0,ram_reg_1_12_0,ram_reg_1_12_0,ram_reg_1_12_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_13
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_13_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[13]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_13_DOADO_UNCONNECTED[31:1],q0[13]}),
        .DOBDO(NLW_ram_reg_1_13_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_13_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_13_0,ram_reg_1_13_0,ram_reg_1_13_0,ram_reg_1_13_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_14
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_14_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_14_DOADO_UNCONNECTED[31:1],q0[14]}),
        .DOBDO(NLW_ram_reg_1_14_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_14_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_14_0,ram_reg_1_14_0,ram_reg_1_14_0,ram_reg_1_14_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_15
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_15_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[15]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_15_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_15_DOADO_UNCONNECTED[31:1],q0[15]}),
        .DOBDO(NLW_ram_reg_1_15_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_15_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_15_0,ram_reg_1_15_0,ram_reg_1_15_0,ram_reg_1_15_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_16
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_16_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_16_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_16_DOADO_UNCONNECTED[31:1],q0[16]}),
        .DOBDO(NLW_ram_reg_1_16_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_16_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_16_0,ram_reg_1_16_0,ram_reg_1_16_0,ram_reg_1_16_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_17
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_17_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[17]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_17_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_17_DOADO_UNCONNECTED[31:1],q0[17]}),
        .DOBDO(NLW_ram_reg_1_17_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_17_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_17_0,ram_reg_1_17_0,ram_reg_1_17_0,ram_reg_1_17_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_18
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_18_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_18_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_18_DOADO_UNCONNECTED[31:1],q0[18]}),
        .DOBDO(NLW_ram_reg_1_18_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_18_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_18_0,ram_reg_1_18_0,ram_reg_1_18_0,ram_reg_1_18_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_19
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_19_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[19]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_19_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_19_DOADO_UNCONNECTED[31:1],q0[19]}),
        .DOBDO(NLW_ram_reg_1_19_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_19_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_19_0,ram_reg_1_19_0,ram_reg_1_19_0,ram_reg_1_19_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_2_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_2_DOADO_UNCONNECTED[31:1],q0[2]}),
        .DOBDO(NLW_ram_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_2_0,ram_reg_1_2_0,ram_reg_1_2_0,ram_reg_1_2_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_20
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_20_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_20_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_20_DOADO_UNCONNECTED[31:1],q0[20]}),
        .DOBDO(NLW_ram_reg_1_20_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_20_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_20_0,ram_reg_1_20_0,ram_reg_1_20_0,ram_reg_1_20_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_21
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_21_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[21]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_21_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_21_DOADO_UNCONNECTED[31:1],q0[21]}),
        .DOBDO(NLW_ram_reg_1_21_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_21_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_21_0,ram_reg_1_21_0,ram_reg_1_21_0,ram_reg_1_21_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_22
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_22_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[22]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_22_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_22_DOADO_UNCONNECTED[31:1],q0[22]}),
        .DOBDO(NLW_ram_reg_1_22_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_22_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_22_0,ram_reg_1_22_0,ram_reg_1_22_0,ram_reg_1_22_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_23
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_23_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[23]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_23_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_23_DOADO_UNCONNECTED[31:1],q0[23]}),
        .DOBDO(NLW_ram_reg_1_23_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_23_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_23_0,ram_reg_1_23_0,ram_reg_1_23_0,ram_reg_1_23_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_24
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_24_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_24_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_24_DOADO_UNCONNECTED[31:1],q0[24]}),
        .DOBDO(NLW_ram_reg_1_24_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_24_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_24_0,ram_reg_1_24_0,ram_reg_1_24_0,ram_reg_1_24_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_25
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_25_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[25]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_25_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_25_DOADO_UNCONNECTED[31:1],q0[25]}),
        .DOBDO(NLW_ram_reg_1_25_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_25_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_25_0,ram_reg_1_25_0,ram_reg_1_25_0,ram_reg_1_25_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_26
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_26_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[26]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_26_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_26_DOADO_UNCONNECTED[31:1],q0[26]}),
        .DOBDO(NLW_ram_reg_1_26_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_26_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_26_0,ram_reg_1_26_0,ram_reg_1_26_0,ram_reg_1_26_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_27
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_27_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[27]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_27_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_27_DOADO_UNCONNECTED[31:1],q0[27]}),
        .DOBDO(NLW_ram_reg_1_27_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_27_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_27_0,ram_reg_1_27_0,ram_reg_1_27_0,ram_reg_1_27_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_28
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_28_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_28_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_28_DOADO_UNCONNECTED[31:1],q0[28]}),
        .DOBDO(NLW_ram_reg_1_28_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_28_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_28_0,ram_reg_1_28_0,ram_reg_1_28_0,ram_reg_1_28_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_29
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_29_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[29]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_29_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_29_DOADO_UNCONNECTED[31:1],q0[29]}),
        .DOBDO(NLW_ram_reg_1_29_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_29_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_29_0,ram_reg_1_29_0,ram_reg_1_29_0,ram_reg_1_29_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_3_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_3_DOADO_UNCONNECTED[31:1],q0[3]}),
        .DOBDO(NLW_ram_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_3_0,ram_reg_1_3_0,ram_reg_1_3_0,ram_reg_1_3_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_30
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_30_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[30]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_30_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_30_DOADO_UNCONNECTED[31:1],q0[30]}),
        .DOBDO(NLW_ram_reg_1_30_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_30_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_30_0,ram_reg_1_30_0,ram_reg_1_30_0,ram_reg_1_30_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_31
       (.ADDRARDADDR(ram_reg_1_31_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_31_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[31]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_31_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_31_DOADO_UNCONNECTED[31:1],q0[31]}),
        .DOBDO(NLW_ram_reg_1_31_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(delay_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_31_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_31_1,ram_reg_1_31_1,ram_reg_1_31_1,ram_reg_1_31_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_4_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_4_DOADO_UNCONNECTED[31:1],q0[4]}),
        .DOBDO(NLW_ram_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_4_0,ram_reg_1_4_0,ram_reg_1_4_0,ram_reg_1_4_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_5_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_5_DOADO_UNCONNECTED[31:1],q0[5]}),
        .DOBDO(NLW_ram_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_5_0,ram_reg_1_5_0,ram_reg_1_5_0,ram_reg_1_5_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_6
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_6_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_6_DOADO_UNCONNECTED[31:1],q0[6]}),
        .DOBDO(NLW_ram_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_6_0,ram_reg_1_6_0,ram_reg_1_6_0,ram_reg_1_6_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_7
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_7_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_7_DOADO_UNCONNECTED[31:1],q0[7]}),
        .DOBDO(NLW_ram_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_7_0,ram_reg_1_7_0,ram_reg_1_7_0,ram_reg_1_7_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_8
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_8_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_8_DOADO_UNCONNECTED[31:1],q0[8]}),
        .DOBDO(NLW_ram_reg_1_8_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_8_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_8_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_8_1,ram_reg_1_8_1,ram_reg_1_8_1,ram_reg_1_8_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1411200" *) 
  (* RTL_RAM_NAME = "inst/delay_buffer_U/ram_reg_1_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1_9
       (.ADDRARDADDR(ram_reg_0_16_1),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(ram_reg_0_9_n_2),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,delay_buffer_d0[9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_9_DOADO_UNCONNECTED[31:1],q0[9]}),
        .DOBDO(NLW_ram_reg_1_9_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_16_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_9_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_9_0,ram_reg_1_9_0,ram_reg_1_9_0,ram_reg_1_9_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* CHECK_LICENSE_TYPE = "guitar_effects_design_guitar_effects_0_21,guitar_effects,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "guitar_effects,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_r_AWADDR,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    ap_clk,
    ap_rst_n,
    INPUT_r_TVALID,
    INPUT_r_TREADY,
    INPUT_r_TDATA,
    INPUT_r_TDEST,
    INPUT_r_TKEEP,
    INPUT_r_TSTRB,
    INPUT_r_TUSER,
    INPUT_r_TLAST,
    INPUT_r_TID,
    OUTPUT_r_TVALID,
    OUTPUT_r_TREADY,
    OUTPUT_r_TDATA,
    OUTPUT_r_TDEST,
    OUTPUT_r_TKEEP,
    OUTPUT_r_TSTRB,
    OUTPUT_r_TUSER,
    OUTPUT_r_TLAST,
    OUTPUT_r_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [6:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) input [6:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control_r:INPUT_r:OUTPUT_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TVALID" *) input INPUT_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TREADY" *) output INPUT_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TDATA" *) input [31:0]INPUT_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TDEST" *) input [5:0]INPUT_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TKEEP" *) input [3:0]INPUT_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TSTRB" *) input [3:0]INPUT_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TUSER" *) input [1:0]INPUT_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TLAST" *) input [0:0]INPUT_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]INPUT_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TVALID" *) output OUTPUT_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TREADY" *) input OUTPUT_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TDATA" *) output [31:0]OUTPUT_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TDEST" *) output [5:0]OUTPUT_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TKEEP" *) output [3:0]OUTPUT_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TSTRB" *) output [3:0]OUTPUT_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TUSER" *) output [1:0]OUTPUT_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TLAST" *) output [0:0]OUTPUT_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME OUTPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) output [4:0]OUTPUT_r_TID;

  wire \<const0> ;
  wire [31:0]INPUT_r_TDATA;
  wire [5:0]INPUT_r_TDEST;
  wire [4:0]INPUT_r_TID;
  wire [3:0]INPUT_r_TKEEP;
  wire [0:0]INPUT_r_TLAST;
  wire INPUT_r_TREADY;
  wire [3:0]INPUT_r_TSTRB;
  wire [1:0]INPUT_r_TUSER;
  wire INPUT_r_TVALID;
  wire [31:0]OUTPUT_r_TDATA;
  wire [5:0]OUTPUT_r_TDEST;
  wire [4:0]OUTPUT_r_TID;
  wire [3:0]OUTPUT_r_TKEEP;
  wire [0:0]OUTPUT_r_TLAST;
  wire OUTPUT_r_TREADY;
  wire [3:0]OUTPUT_r_TSTRB;
  wire [1:0]OUTPUT_r_TUSER;
  wire OUTPUT_r_TVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire [6:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [6:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "98'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "98'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "98'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "98'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "98'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "98'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "98'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "98'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "98'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "98'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "98'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "98'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "98'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "98'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "98'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "98'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "98'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "98'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "98'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "98'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "98'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "98'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "98'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "98'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "98'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "98'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "98'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "98'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "98'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "98'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "98'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "98'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "98'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "98'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "98'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "98'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "98'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "98'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "98'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "98'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "98'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "98'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "98'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "98'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "98'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "98'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "98'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "98'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "98'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "98'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "98'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "98'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "98'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "98'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "98'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "98'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "98'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "98'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "98'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "98'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "98'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "98'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "98'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "98'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "98'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "98'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "98'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "98'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "98'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "98'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects inst
       (.INPUT_r_TDATA(INPUT_r_TDATA),
        .INPUT_r_TDEST(INPUT_r_TDEST),
        .INPUT_r_TID(INPUT_r_TID),
        .INPUT_r_TKEEP(INPUT_r_TKEEP),
        .INPUT_r_TLAST(INPUT_r_TLAST),
        .INPUT_r_TREADY(INPUT_r_TREADY),
        .INPUT_r_TSTRB(INPUT_r_TSTRB),
        .INPUT_r_TUSER(INPUT_r_TUSER),
        .INPUT_r_TVALID(INPUT_r_TVALID),
        .OUTPUT_r_TDATA(OUTPUT_r_TDATA),
        .OUTPUT_r_TDEST(OUTPUT_r_TDEST),
        .OUTPUT_r_TID(OUTPUT_r_TID),
        .OUTPUT_r_TKEEP(OUTPUT_r_TKEEP),
        .OUTPUT_r_TLAST(OUTPUT_r_TLAST),
        .OUTPUT_r_TREADY(OUTPUT_r_TREADY),
        .OUTPUT_r_TSTRB(OUTPUT_r_TSTRB),
        .OUTPUT_r_TUSER(OUTPUT_r_TUSER),
        .OUTPUT_r_TVALID(OUTPUT_r_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init
   (D,
    \i_fu_58_reg[6] ,
    \ap_CS_fsm_reg[7] ,
    add_ln141_fu_120_p2,
    ap_sig_allocacmp_i_1,
    ap_enable_reg_pp0_iter3_reg,
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready,
    i_fu_580,
    O,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init_int_reg_6,
    ap_rst_n_inv,
    ap_clk,
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    \add_ln141_reg_275_reg[7] ,
    \add_ln141_reg_275_reg[4] ,
    \add_ln141_reg_275_reg[7]_0 ,
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg,
    \add_ln141_reg_275_reg[3] ,
    \add_ln141_reg_275_reg[1] ,
    \add_ln141_reg_275_reg[1]_0 ,
    \add_ln141_reg_275_reg[2] ,
    \add_ln141_reg_275_reg[7]_1 ,
    CO,
    \empty_fu_54_reg[31] ,
    \empty_fu_54_reg[31]_0 ,
    A,
    ap_enable_reg_pp0_iter3,
    ap_rst_n,
    \empty_fu_54_reg[3] ,
    \empty_fu_54_reg[3]_0 ,
    \empty_fu_54_reg[3]_1 ,
    \empty_fu_54_reg[3]_2 ,
    \empty_fu_54_reg[7] ,
    \empty_fu_54_reg[7]_0 ,
    \empty_fu_54_reg[7]_1 ,
    \empty_fu_54_reg[7]_2 ,
    \empty_fu_54_reg[11] ,
    \empty_fu_54_reg[11]_0 ,
    \empty_fu_54_reg[11]_1 ,
    \empty_fu_54_reg[11]_2 ,
    \empty_fu_54_reg[15] ,
    \empty_fu_54_reg[15]_0 ,
    \empty_fu_54_reg[15]_1 ,
    \empty_fu_54_reg[15]_2 ,
    \empty_fu_54_reg[19] ,
    \empty_fu_54_reg[19]_0 ,
    \empty_fu_54_reg[19]_1 ,
    \empty_fu_54_reg[19]_2 ,
    \empty_fu_54_reg[23] ,
    \empty_fu_54_reg[23]_0 ,
    \empty_fu_54_reg[23]_1 ,
    \empty_fu_54_reg[23]_2 ,
    \empty_fu_54_reg[27] ,
    \empty_fu_54_reg[27]_0 ,
    \empty_fu_54_reg[27]_1 ,
    \empty_fu_54_reg[27]_2 ,
    \empty_fu_54_reg[31]_1 ,
    \empty_fu_54_reg[31]_2 ,
    \empty_fu_54_reg[31]_3 );
  output [1:0]D;
  output \i_fu_58_reg[6] ;
  output \ap_CS_fsm_reg[7] ;
  output [6:0]add_ln141_fu_120_p2;
  output [3:0]ap_sig_allocacmp_i_1;
  output ap_enable_reg_pp0_iter3_reg;
  output grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready;
  output i_fu_580;
  output [3:0]O;
  output [3:0]ap_loop_init_int_reg_0;
  output [3:0]ap_loop_init_int_reg_1;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]ap_loop_init_int_reg_3;
  output [3:0]ap_loop_init_int_reg_4;
  output [3:0]ap_loop_init_int_reg_5;
  output [3:0]ap_loop_init_int_reg_6;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]Q;
  input \add_ln141_reg_275_reg[7] ;
  input \add_ln141_reg_275_reg[4] ;
  input \add_ln141_reg_275_reg[7]_0 ;
  input grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg;
  input \add_ln141_reg_275_reg[3] ;
  input \add_ln141_reg_275_reg[1] ;
  input \add_ln141_reg_275_reg[1]_0 ;
  input \add_ln141_reg_275_reg[2] ;
  input \add_ln141_reg_275_reg[7]_1 ;
  input [0:0]CO;
  input \empty_fu_54_reg[31] ;
  input [31:0]\empty_fu_54_reg[31]_0 ;
  input [25:0]A;
  input ap_enable_reg_pp0_iter3;
  input ap_rst_n;
  input \empty_fu_54_reg[3] ;
  input \empty_fu_54_reg[3]_0 ;
  input \empty_fu_54_reg[3]_1 ;
  input \empty_fu_54_reg[3]_2 ;
  input \empty_fu_54_reg[7] ;
  input \empty_fu_54_reg[7]_0 ;
  input \empty_fu_54_reg[7]_1 ;
  input \empty_fu_54_reg[7]_2 ;
  input \empty_fu_54_reg[11] ;
  input \empty_fu_54_reg[11]_0 ;
  input \empty_fu_54_reg[11]_1 ;
  input \empty_fu_54_reg[11]_2 ;
  input \empty_fu_54_reg[15] ;
  input \empty_fu_54_reg[15]_0 ;
  input \empty_fu_54_reg[15]_1 ;
  input \empty_fu_54_reg[15]_2 ;
  input \empty_fu_54_reg[19] ;
  input \empty_fu_54_reg[19]_0 ;
  input \empty_fu_54_reg[19]_1 ;
  input \empty_fu_54_reg[19]_2 ;
  input \empty_fu_54_reg[23] ;
  input \empty_fu_54_reg[23]_0 ;
  input \empty_fu_54_reg[23]_1 ;
  input \empty_fu_54_reg[23]_2 ;
  input \empty_fu_54_reg[27] ;
  input \empty_fu_54_reg[27]_0 ;
  input \empty_fu_54_reg[27]_1 ;
  input \empty_fu_54_reg[27]_2 ;
  input \empty_fu_54_reg[31]_1 ;
  input \empty_fu_54_reg[31]_2 ;
  input \empty_fu_54_reg[31]_3 ;

  wire [25:0]A;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [1:0]Q;
  wire [6:0]add_ln141_fu_120_p2;
  wire \add_ln141_reg_275_reg[1] ;
  wire \add_ln141_reg_275_reg[1]_0 ;
  wire \add_ln141_reg_275_reg[2] ;
  wire \add_ln141_reg_275_reg[3] ;
  wire \add_ln141_reg_275_reg[4] ;
  wire \add_ln141_reg_275_reg[7] ;
  wire \add_ln141_reg_275_reg[7]_0 ;
  wire \add_ln141_reg_275_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire [3:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire [3:0]ap_loop_init_int_reg_3;
  wire [3:0]ap_loop_init_int_reg_4;
  wire [3:0]ap_loop_init_int_reg_5;
  wire [3:0]ap_loop_init_int_reg_6;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_i_1;
  wire \empty_fu_54[0]_i_10_n_2 ;
  wire \empty_fu_54[0]_i_3_n_2 ;
  wire \empty_fu_54[0]_i_4_n_2 ;
  wire \empty_fu_54[0]_i_5_n_2 ;
  wire \empty_fu_54[0]_i_6_n_2 ;
  wire \empty_fu_54[0]_i_7_n_2 ;
  wire \empty_fu_54[0]_i_8_n_2 ;
  wire \empty_fu_54[0]_i_9_n_2 ;
  wire \empty_fu_54[12]_i_2_n_2 ;
  wire \empty_fu_54[12]_i_3_n_2 ;
  wire \empty_fu_54[12]_i_4_n_2 ;
  wire \empty_fu_54[12]_i_5_n_2 ;
  wire \empty_fu_54[12]_i_6_n_2 ;
  wire \empty_fu_54[12]_i_7_n_2 ;
  wire \empty_fu_54[12]_i_8_n_2 ;
  wire \empty_fu_54[12]_i_9_n_2 ;
  wire \empty_fu_54[16]_i_2_n_2 ;
  wire \empty_fu_54[16]_i_3_n_2 ;
  wire \empty_fu_54[16]_i_4_n_2 ;
  wire \empty_fu_54[16]_i_5_n_2 ;
  wire \empty_fu_54[16]_i_6_n_2 ;
  wire \empty_fu_54[16]_i_7_n_2 ;
  wire \empty_fu_54[16]_i_8_n_2 ;
  wire \empty_fu_54[16]_i_9_n_2 ;
  wire \empty_fu_54[20]_i_2_n_2 ;
  wire \empty_fu_54[20]_i_3_n_2 ;
  wire \empty_fu_54[20]_i_4_n_2 ;
  wire \empty_fu_54[20]_i_5_n_2 ;
  wire \empty_fu_54[20]_i_6_n_2 ;
  wire \empty_fu_54[20]_i_7_n_2 ;
  wire \empty_fu_54[20]_i_8_n_2 ;
  wire \empty_fu_54[20]_i_9_n_2 ;
  wire \empty_fu_54[24]_i_2_n_2 ;
  wire \empty_fu_54[24]_i_3_n_2 ;
  wire \empty_fu_54[24]_i_4_n_2 ;
  wire \empty_fu_54[24]_i_5_n_2 ;
  wire \empty_fu_54[24]_i_6_n_2 ;
  wire \empty_fu_54[24]_i_7_n_2 ;
  wire \empty_fu_54[24]_i_8_n_2 ;
  wire \empty_fu_54[24]_i_9_n_2 ;
  wire \empty_fu_54[28]_i_2_n_2 ;
  wire \empty_fu_54[28]_i_3_n_2 ;
  wire \empty_fu_54[28]_i_4_n_2 ;
  wire \empty_fu_54[28]_i_5_n_2 ;
  wire \empty_fu_54[28]_i_6_n_2 ;
  wire \empty_fu_54[28]_i_7_n_2 ;
  wire \empty_fu_54[28]_i_8_n_2 ;
  wire \empty_fu_54[4]_i_2_n_2 ;
  wire \empty_fu_54[4]_i_3_n_2 ;
  wire \empty_fu_54[4]_i_4_n_2 ;
  wire \empty_fu_54[4]_i_5_n_2 ;
  wire \empty_fu_54[4]_i_6_n_2 ;
  wire \empty_fu_54[4]_i_7_n_2 ;
  wire \empty_fu_54[4]_i_8_n_2 ;
  wire \empty_fu_54[4]_i_9_n_2 ;
  wire \empty_fu_54[8]_i_2_n_2 ;
  wire \empty_fu_54[8]_i_3_n_2 ;
  wire \empty_fu_54[8]_i_4_n_2 ;
  wire \empty_fu_54[8]_i_5_n_2 ;
  wire \empty_fu_54[8]_i_6_n_2 ;
  wire \empty_fu_54[8]_i_7_n_2 ;
  wire \empty_fu_54[8]_i_8_n_2 ;
  wire \empty_fu_54[8]_i_9_n_2 ;
  wire \empty_fu_54_reg[0]_i_2_n_2 ;
  wire \empty_fu_54_reg[0]_i_2_n_3 ;
  wire \empty_fu_54_reg[0]_i_2_n_4 ;
  wire \empty_fu_54_reg[0]_i_2_n_5 ;
  wire \empty_fu_54_reg[11] ;
  wire \empty_fu_54_reg[11]_0 ;
  wire \empty_fu_54_reg[11]_1 ;
  wire \empty_fu_54_reg[11]_2 ;
  wire \empty_fu_54_reg[12]_i_1_n_2 ;
  wire \empty_fu_54_reg[12]_i_1_n_3 ;
  wire \empty_fu_54_reg[12]_i_1_n_4 ;
  wire \empty_fu_54_reg[12]_i_1_n_5 ;
  wire \empty_fu_54_reg[15] ;
  wire \empty_fu_54_reg[15]_0 ;
  wire \empty_fu_54_reg[15]_1 ;
  wire \empty_fu_54_reg[15]_2 ;
  wire \empty_fu_54_reg[16]_i_1_n_2 ;
  wire \empty_fu_54_reg[16]_i_1_n_3 ;
  wire \empty_fu_54_reg[16]_i_1_n_4 ;
  wire \empty_fu_54_reg[16]_i_1_n_5 ;
  wire \empty_fu_54_reg[19] ;
  wire \empty_fu_54_reg[19]_0 ;
  wire \empty_fu_54_reg[19]_1 ;
  wire \empty_fu_54_reg[19]_2 ;
  wire \empty_fu_54_reg[20]_i_1_n_2 ;
  wire \empty_fu_54_reg[20]_i_1_n_3 ;
  wire \empty_fu_54_reg[20]_i_1_n_4 ;
  wire \empty_fu_54_reg[20]_i_1_n_5 ;
  wire \empty_fu_54_reg[23] ;
  wire \empty_fu_54_reg[23]_0 ;
  wire \empty_fu_54_reg[23]_1 ;
  wire \empty_fu_54_reg[23]_2 ;
  wire \empty_fu_54_reg[24]_i_1_n_2 ;
  wire \empty_fu_54_reg[24]_i_1_n_3 ;
  wire \empty_fu_54_reg[24]_i_1_n_4 ;
  wire \empty_fu_54_reg[24]_i_1_n_5 ;
  wire \empty_fu_54_reg[27] ;
  wire \empty_fu_54_reg[27]_0 ;
  wire \empty_fu_54_reg[27]_1 ;
  wire \empty_fu_54_reg[27]_2 ;
  wire \empty_fu_54_reg[28]_i_1_n_3 ;
  wire \empty_fu_54_reg[28]_i_1_n_4 ;
  wire \empty_fu_54_reg[28]_i_1_n_5 ;
  wire \empty_fu_54_reg[31] ;
  wire [31:0]\empty_fu_54_reg[31]_0 ;
  wire \empty_fu_54_reg[31]_1 ;
  wire \empty_fu_54_reg[31]_2 ;
  wire \empty_fu_54_reg[31]_3 ;
  wire \empty_fu_54_reg[3] ;
  wire \empty_fu_54_reg[3]_0 ;
  wire \empty_fu_54_reg[3]_1 ;
  wire \empty_fu_54_reg[3]_2 ;
  wire \empty_fu_54_reg[4]_i_1_n_2 ;
  wire \empty_fu_54_reg[4]_i_1_n_3 ;
  wire \empty_fu_54_reg[4]_i_1_n_4 ;
  wire \empty_fu_54_reg[4]_i_1_n_5 ;
  wire \empty_fu_54_reg[7] ;
  wire \empty_fu_54_reg[7]_0 ;
  wire \empty_fu_54_reg[7]_1 ;
  wire \empty_fu_54_reg[7]_2 ;
  wire \empty_fu_54_reg[8]_i_1_n_2 ;
  wire \empty_fu_54_reg[8]_i_1_n_3 ;
  wire \empty_fu_54_reg[8]_i_1_n_4 ;
  wire \empty_fu_54_reg[8]_i_1_n_5 ;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg;
  wire i_fu_580;
  wire \i_fu_58[4]_i_2_n_2 ;
  wire \i_fu_58[6]_i_2_n_2 ;
  wire \i_fu_58[7]_i_4_n_2 ;
  wire \i_fu_58_reg[6] ;
  wire [3:3]\NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__0
       (.I0(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(\add_ln141_reg_275_reg[7] ),
        .I1(\add_ln141_reg_275_reg[3] ),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg),
        .O(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_fu_54[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[0]_i_10 
       (.I0(A[0]),
        .I1(\empty_fu_54_reg[3] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [0]),
        .O(\empty_fu_54[0]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[0]_i_3 
       (.I0(A[3]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[0]_i_4 
       (.I0(A[2]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[0]_i_5 
       (.I0(A[1]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[0]_i_6 
       (.I0(A[0]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[0]_i_7 
       (.I0(A[3]),
        .I1(\empty_fu_54_reg[3]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [3]),
        .O(\empty_fu_54[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[0]_i_8 
       (.I0(A[2]),
        .I1(\empty_fu_54_reg[3]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [2]),
        .O(\empty_fu_54[0]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[0]_i_9 
       (.I0(A[1]),
        .I1(\empty_fu_54_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [1]),
        .O(\empty_fu_54[0]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[12]_i_2 
       (.I0(A[15]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[12]_i_3 
       (.I0(A[14]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[12]_i_4 
       (.I0(A[13]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[12]_i_5 
       (.I0(A[12]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[12]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[12]_i_6 
       (.I0(A[15]),
        .I1(\empty_fu_54_reg[15]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [15]),
        .O(\empty_fu_54[12]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[12]_i_7 
       (.I0(A[14]),
        .I1(\empty_fu_54_reg[15]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [14]),
        .O(\empty_fu_54[12]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[12]_i_8 
       (.I0(A[13]),
        .I1(\empty_fu_54_reg[15]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [13]),
        .O(\empty_fu_54[12]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[12]_i_9 
       (.I0(A[12]),
        .I1(\empty_fu_54_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [12]),
        .O(\empty_fu_54[12]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[16]_i_2 
       (.I0(A[19]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[16]_i_3 
       (.I0(A[18]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[16]_i_4 
       (.I0(A[17]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[16]_i_5 
       (.I0(A[16]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[16]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[16]_i_6 
       (.I0(A[19]),
        .I1(\empty_fu_54_reg[19]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [19]),
        .O(\empty_fu_54[16]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[16]_i_7 
       (.I0(A[18]),
        .I1(\empty_fu_54_reg[19]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [18]),
        .O(\empty_fu_54[16]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[16]_i_8 
       (.I0(A[17]),
        .I1(\empty_fu_54_reg[19]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [17]),
        .O(\empty_fu_54[16]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[16]_i_9 
       (.I0(A[16]),
        .I1(\empty_fu_54_reg[19] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [16]),
        .O(\empty_fu_54[16]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[20]_i_2 
       (.I0(A[23]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[20]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[20]_i_3 
       (.I0(A[22]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[20]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[20]_i_4 
       (.I0(A[21]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[20]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[20]_i_5 
       (.I0(A[20]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[20]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[20]_i_6 
       (.I0(A[23]),
        .I1(\empty_fu_54_reg[23]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [23]),
        .O(\empty_fu_54[20]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[20]_i_7 
       (.I0(A[22]),
        .I1(\empty_fu_54_reg[23]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [22]),
        .O(\empty_fu_54[20]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[20]_i_8 
       (.I0(A[21]),
        .I1(\empty_fu_54_reg[23]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [21]),
        .O(\empty_fu_54[20]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[20]_i_9 
       (.I0(A[20]),
        .I1(\empty_fu_54_reg[23] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [20]),
        .O(\empty_fu_54[20]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \empty_fu_54[24]_i_2 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[24]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \empty_fu_54[24]_i_3 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[24]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[24]_i_4 
       (.I0(A[25]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[24]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[24]_i_5 
       (.I0(A[24]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[24]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[24]_i_6 
       (.I0(CO),
        .I1(\empty_fu_54_reg[27]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [27]),
        .O(\empty_fu_54[24]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[24]_i_7 
       (.I0(CO),
        .I1(\empty_fu_54_reg[27]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [26]),
        .O(\empty_fu_54[24]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[24]_i_8 
       (.I0(A[25]),
        .I1(\empty_fu_54_reg[27]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [25]),
        .O(\empty_fu_54[24]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[24]_i_9 
       (.I0(A[24]),
        .I1(\empty_fu_54_reg[27] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [24]),
        .O(\empty_fu_54[24]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \empty_fu_54[28]_i_2 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[28]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \empty_fu_54[28]_i_3 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[28]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h15)) 
    \empty_fu_54[28]_i_4 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[28]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[28]_i_5 
       (.I0(CO),
        .I1(\empty_fu_54_reg[31] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [31]),
        .O(\empty_fu_54[28]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[28]_i_6 
       (.I0(CO),
        .I1(\empty_fu_54_reg[31]_3 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [30]),
        .O(\empty_fu_54[28]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[28]_i_7 
       (.I0(CO),
        .I1(\empty_fu_54_reg[31]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [29]),
        .O(\empty_fu_54[28]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF9990999)) 
    \empty_fu_54[28]_i_8 
       (.I0(CO),
        .I1(\empty_fu_54_reg[31]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [28]),
        .O(\empty_fu_54[28]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[4]_i_2 
       (.I0(A[7]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[4]_i_3 
       (.I0(A[6]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[4]_i_4 
       (.I0(A[5]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[4]_i_5 
       (.I0(A[4]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[4]_i_6 
       (.I0(A[7]),
        .I1(\empty_fu_54_reg[7]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [7]),
        .O(\empty_fu_54[4]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[4]_i_7 
       (.I0(A[6]),
        .I1(\empty_fu_54_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [6]),
        .O(\empty_fu_54[4]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[4]_i_8 
       (.I0(A[5]),
        .I1(\empty_fu_54_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [5]),
        .O(\empty_fu_54[4]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[4]_i_9 
       (.I0(A[4]),
        .I1(\empty_fu_54_reg[7] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [4]),
        .O(\empty_fu_54[4]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[8]_i_2 
       (.I0(A[11]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[8]_i_3 
       (.I0(A[10]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[8]_i_4 
       (.I0(A[9]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_54[8]_i_5 
       (.I0(A[8]),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(\empty_fu_54[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[8]_i_6 
       (.I0(A[11]),
        .I1(\empty_fu_54_reg[11]_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [11]),
        .O(\empty_fu_54[8]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[8]_i_7 
       (.I0(A[10]),
        .I1(\empty_fu_54_reg[11]_1 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [10]),
        .O(\empty_fu_54[8]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[8]_i_8 
       (.I0(A[9]),
        .I1(\empty_fu_54_reg[11]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [9]),
        .O(\empty_fu_54[8]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_fu_54[8]_i_9 
       (.I0(A[8]),
        .I1(\empty_fu_54_reg[11] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\empty_fu_54_reg[31]_0 [8]),
        .O(\empty_fu_54[8]_i_9_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\empty_fu_54_reg[0]_i_2_n_2 ,\empty_fu_54_reg[0]_i_2_n_3 ,\empty_fu_54_reg[0]_i_2_n_4 ,\empty_fu_54_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[0]_i_3_n_2 ,\empty_fu_54[0]_i_4_n_2 ,\empty_fu_54[0]_i_5_n_2 ,\empty_fu_54[0]_i_6_n_2 }),
        .O(O),
        .S({\empty_fu_54[0]_i_7_n_2 ,\empty_fu_54[0]_i_8_n_2 ,\empty_fu_54[0]_i_9_n_2 ,\empty_fu_54[0]_i_10_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[12]_i_1 
       (.CI(\empty_fu_54_reg[8]_i_1_n_2 ),
        .CO({\empty_fu_54_reg[12]_i_1_n_2 ,\empty_fu_54_reg[12]_i_1_n_3 ,\empty_fu_54_reg[12]_i_1_n_4 ,\empty_fu_54_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[12]_i_2_n_2 ,\empty_fu_54[12]_i_3_n_2 ,\empty_fu_54[12]_i_4_n_2 ,\empty_fu_54[12]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_2),
        .S({\empty_fu_54[12]_i_6_n_2 ,\empty_fu_54[12]_i_7_n_2 ,\empty_fu_54[12]_i_8_n_2 ,\empty_fu_54[12]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[16]_i_1 
       (.CI(\empty_fu_54_reg[12]_i_1_n_2 ),
        .CO({\empty_fu_54_reg[16]_i_1_n_2 ,\empty_fu_54_reg[16]_i_1_n_3 ,\empty_fu_54_reg[16]_i_1_n_4 ,\empty_fu_54_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[16]_i_2_n_2 ,\empty_fu_54[16]_i_3_n_2 ,\empty_fu_54[16]_i_4_n_2 ,\empty_fu_54[16]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_3),
        .S({\empty_fu_54[16]_i_6_n_2 ,\empty_fu_54[16]_i_7_n_2 ,\empty_fu_54[16]_i_8_n_2 ,\empty_fu_54[16]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[20]_i_1 
       (.CI(\empty_fu_54_reg[16]_i_1_n_2 ),
        .CO({\empty_fu_54_reg[20]_i_1_n_2 ,\empty_fu_54_reg[20]_i_1_n_3 ,\empty_fu_54_reg[20]_i_1_n_4 ,\empty_fu_54_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[20]_i_2_n_2 ,\empty_fu_54[20]_i_3_n_2 ,\empty_fu_54[20]_i_4_n_2 ,\empty_fu_54[20]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_4),
        .S({\empty_fu_54[20]_i_6_n_2 ,\empty_fu_54[20]_i_7_n_2 ,\empty_fu_54[20]_i_8_n_2 ,\empty_fu_54[20]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[24]_i_1 
       (.CI(\empty_fu_54_reg[20]_i_1_n_2 ),
        .CO({\empty_fu_54_reg[24]_i_1_n_2 ,\empty_fu_54_reg[24]_i_1_n_3 ,\empty_fu_54_reg[24]_i_1_n_4 ,\empty_fu_54_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[24]_i_2_n_2 ,\empty_fu_54[24]_i_3_n_2 ,\empty_fu_54[24]_i_4_n_2 ,\empty_fu_54[24]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_5),
        .S({\empty_fu_54[24]_i_6_n_2 ,\empty_fu_54[24]_i_7_n_2 ,\empty_fu_54[24]_i_8_n_2 ,\empty_fu_54[24]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[28]_i_1 
       (.CI(\empty_fu_54_reg[24]_i_1_n_2 ),
        .CO({\NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED [3],\empty_fu_54_reg[28]_i_1_n_3 ,\empty_fu_54_reg[28]_i_1_n_4 ,\empty_fu_54_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\empty_fu_54[28]_i_2_n_2 ,\empty_fu_54[28]_i_3_n_2 ,\empty_fu_54[28]_i_4_n_2 }),
        .O(ap_loop_init_int_reg_6),
        .S({\empty_fu_54[28]_i_5_n_2 ,\empty_fu_54[28]_i_6_n_2 ,\empty_fu_54[28]_i_7_n_2 ,\empty_fu_54[28]_i_8_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[4]_i_1 
       (.CI(\empty_fu_54_reg[0]_i_2_n_2 ),
        .CO({\empty_fu_54_reg[4]_i_1_n_2 ,\empty_fu_54_reg[4]_i_1_n_3 ,\empty_fu_54_reg[4]_i_1_n_4 ,\empty_fu_54_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[4]_i_2_n_2 ,\empty_fu_54[4]_i_3_n_2 ,\empty_fu_54[4]_i_4_n_2 ,\empty_fu_54[4]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_0),
        .S({\empty_fu_54[4]_i_6_n_2 ,\empty_fu_54[4]_i_7_n_2 ,\empty_fu_54[4]_i_8_n_2 ,\empty_fu_54[4]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_54_reg[8]_i_1 
       (.CI(\empty_fu_54_reg[4]_i_1_n_2 ),
        .CO({\empty_fu_54_reg[8]_i_1_n_2 ,\empty_fu_54_reg[8]_i_1_n_3 ,\empty_fu_54_reg[8]_i_1_n_4 ,\empty_fu_54_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_54[8]_i_2_n_2 ,\empty_fu_54[8]_i_3_n_2 ,\empty_fu_54[8]_i_4_n_2 ,\empty_fu_54[8]_i_5_n_2 }),
        .O(ap_loop_init_int_reg_1),
        .S({\empty_fu_54[8]_i_6_n_2 ,\empty_fu_54[8]_i_7_n_2 ,\empty_fu_54[8]_i_8_n_2 ,\empty_fu_54[8]_i_9_n_2 }));
  LUT6 #(
    .INIT(64'hFBAAFFAAFFAAFFAA)) 
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\add_ln141_reg_275_reg[3] ),
        .I5(\add_ln141_reg_275_reg[7] ),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_266[4]_i_1 
       (.I0(\add_ln141_reg_275_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_266[5]_i_1 
       (.I0(\add_ln141_reg_275_reg[7]_0 ),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_266[6]_i_1 
       (.I0(\add_ln141_reg_275_reg[7] ),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_266[7]_i_1 
       (.I0(\add_ln141_reg_275_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I2(\add_ln141_reg_275_reg[1]_0 ),
        .O(add_ln141_fu_120_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0666)) 
    \i_fu_58[1]_i_1 
       (.I0(\add_ln141_reg_275_reg[1] ),
        .I1(\add_ln141_reg_275_reg[1]_0 ),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(add_ln141_fu_120_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \i_fu_58[2]_i_1 
       (.I0(\add_ln141_reg_275_reg[2] ),
        .I1(\add_ln141_reg_275_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(\add_ln141_reg_275_reg[1]_0 ),
        .O(add_ln141_fu_120_p2[2]));
  LUT6 #(
    .INIT(64'h006A6A6A00AAAAAA)) 
    \i_fu_58[3]_i_1 
       (.I0(\add_ln141_reg_275_reg[3] ),
        .I1(\add_ln141_reg_275_reg[2] ),
        .I2(\add_ln141_reg_275_reg[1]_0 ),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\add_ln141_reg_275_reg[1] ),
        .O(add_ln141_fu_120_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_fu_58[4]_i_1 
       (.I0(\add_ln141_reg_275_reg[4] ),
        .I1(\add_ln141_reg_275_reg[1] ),
        .I2(\i_fu_58[4]_i_2_n_2 ),
        .I3(\add_ln141_reg_275_reg[1]_0 ),
        .I4(\add_ln141_reg_275_reg[2] ),
        .I5(\add_ln141_reg_275_reg[3] ),
        .O(add_ln141_fu_120_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_58[4]_i_2 
       (.I0(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_58[4]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hD52A2A2A)) 
    \i_fu_58[5]_i_1 
       (.I0(\add_ln141_reg_275_reg[7]_0 ),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_58[6]_i_2_n_2 ),
        .I4(\add_ln141_reg_275_reg[4] ),
        .O(add_ln141_fu_120_p2[5]));
  LUT6 #(
    .INIT(64'h006A6A6A00AAAAAA)) 
    \i_fu_58[6]_i_1 
       (.I0(\add_ln141_reg_275_reg[7] ),
        .I1(\add_ln141_reg_275_reg[4] ),
        .I2(\i_fu_58[6]_i_2_n_2 ),
        .I3(ap_loop_init_int),
        .I4(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I5(\add_ln141_reg_275_reg[7]_0 ),
        .O(\i_fu_58_reg[6] ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_58[6]_i_2 
       (.I0(\add_ln141_reg_275_reg[3] ),
        .I1(\add_ln141_reg_275_reg[2] ),
        .I2(\add_ln141_reg_275_reg[1]_0 ),
        .I3(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\add_ln141_reg_275_reg[1] ),
        .O(\i_fu_58[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF070F0F0)) 
    \i_fu_58[7]_i_1 
       (.I0(\add_ln141_reg_275_reg[7] ),
        .I1(\add_ln141_reg_275_reg[3] ),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg),
        .O(i_fu_580));
  LUT6 #(
    .INIT(64'h0AAA06660AAA0AAA)) 
    \i_fu_58[7]_i_2 
       (.I0(\add_ln141_reg_275_reg[7]_1 ),
        .I1(\add_ln141_reg_275_reg[7]_0 ),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_58[7]_i_4_n_2 ),
        .I5(\add_ln141_reg_275_reg[7] ),
        .O(add_ln141_fu_120_p2[6]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \i_fu_58[7]_i_4 
       (.I0(\add_ln141_reg_275_reg[4] ),
        .I1(\add_ln141_reg_275_reg[1] ),
        .I2(\i_fu_58[4]_i_2_n_2 ),
        .I3(\add_ln141_reg_275_reg[1]_0 ),
        .I4(\add_ln141_reg_275_reg[2] ),
        .I5(\add_ln141_reg_275_reg[3] ),
        .O(\i_fu_58[7]_i_4_n_2 ));
endmodule

(* ORIG_REF_NAME = "guitar_effects_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init_13
   (ap_done_cache,
    \ap_CS_fsm_reg[90] ,
    \ap_CS_fsm_reg[90]_0 ,
    ADDRARDADDR,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg,
    \empty_fu_24_reg[4] ,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53,
    WEA,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62,
    grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
    ap_loop_init_int_reg_0,
    empty_30_fu_56_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ram_reg_1_31,
    ram_reg_1_8,
    ram_reg_1_8_0,
    ram_reg_1_31_0,
    ram_reg_1_31_1,
    ram_reg_1_31_2,
    ram_reg_1_31_3,
    ram_reg_1_31_4,
    ram_reg_1_31_5,
    ram_reg_1_31_6,
    ram_reg_1_31_7,
    ram_reg_1_31_8,
    ram_reg_1_31_9,
    ram_reg_1_31_10,
    ram_reg_1_31_11,
    ram_reg_1_31_12,
    ram_reg_1_31_13,
    ram_reg_1_31_14,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
    ap_rst_n,
    tmp_2_reg_1147,
    ack_in,
    ram_reg_1_5,
    ram_reg_0_0_i_21_0);
  output ap_done_cache;
  output [15:0]\ap_CS_fsm_reg[90] ;
  output [15:0]\ap_CS_fsm_reg[90]_0 ;
  output [15:0]ADDRARDADDR;
  output grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg;
  output \empty_fu_24_reg[4] ;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30;
  output [1:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53;
  output [0:0]WEA;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62;
  output grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0;
  output ap_loop_init_int_reg_0;
  output [14:0]empty_30_fu_56_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input ram_reg_1_31;
  input [15:0]ram_reg_1_8;
  input [15:0]ram_reg_1_8_0;
  input ram_reg_1_31_0;
  input ram_reg_1_31_1;
  input ram_reg_1_31_2;
  input ram_reg_1_31_3;
  input ram_reg_1_31_4;
  input ram_reg_1_31_5;
  input ram_reg_1_31_6;
  input ram_reg_1_31_7;
  input ram_reg_1_31_8;
  input ram_reg_1_31_9;
  input ram_reg_1_31_10;
  input ram_reg_1_31_11;
  input ram_reg_1_31_12;
  input ram_reg_1_31_13;
  input ram_reg_1_31_14;
  input grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  input ap_rst_n;
  input tmp_2_reg_1147;
  input ack_in;
  input ram_reg_1_5;
  input ram_reg_0_0_i_21_0;

  wire [15:0]ADDRARDADDR;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ack_in;
  wire [15:0]\ap_CS_fsm_reg[90] ;
  wire [15:0]\ap_CS_fsm_reg[90]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:0]empty_30_fu_56_p2;
  wire \empty_fu_24_reg[12]_i_1_n_2 ;
  wire \empty_fu_24_reg[12]_i_1_n_3 ;
  wire \empty_fu_24_reg[12]_i_1_n_4 ;
  wire \empty_fu_24_reg[12]_i_1_n_5 ;
  wire \empty_fu_24_reg[15]_i_2_n_4 ;
  wire \empty_fu_24_reg[15]_i_2_n_5 ;
  wire \empty_fu_24_reg[4] ;
  wire \empty_fu_24_reg[4]_i_1_n_2 ;
  wire \empty_fu_24_reg[4]_i_1_n_3 ;
  wire \empty_fu_24_reg[4]_i_1_n_4 ;
  wire \empty_fu_24_reg[4]_i_1_n_5 ;
  wire \empty_fu_24_reg[8]_i_1_n_2 ;
  wire \empty_fu_24_reg[8]_i_1_n_3 ;
  wire \empty_fu_24_reg[8]_i_1_n_4 ;
  wire \empty_fu_24_reg[8]_i_1_n_5 ;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30;
  wire [1:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9;
  wire [15:0]grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0;
  wire grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0;
  wire ram_reg_0_0_i_20_n_2;
  wire ram_reg_0_0_i_21_0;
  wire ram_reg_0_0_i_23_n_2;
  wire ram_reg_1_31;
  wire ram_reg_1_31_0;
  wire ram_reg_1_31_1;
  wire ram_reg_1_31_10;
  wire ram_reg_1_31_11;
  wire ram_reg_1_31_12;
  wire ram_reg_1_31_13;
  wire ram_reg_1_31_14;
  wire ram_reg_1_31_2;
  wire ram_reg_1_31_3;
  wire ram_reg_1_31_4;
  wire ram_reg_1_31_5;
  wire ram_reg_1_31_6;
  wire ram_reg_1_31_7;
  wire ram_reg_1_31_8;
  wire ram_reg_1_31_9;
  wire ram_reg_1_5;
  wire [15:0]ram_reg_1_8;
  wire [15:0]ram_reg_1_8_0;
  wire tmp_2_reg_1147;
  wire [3:2]\NLW_empty_fu_24_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_empty_fu_24_reg[15]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(\empty_fu_24_reg[4] ),
        .I1(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBF8F)) 
    ap_loop_init_int_i_1__1
       (.I0(\empty_fu_24_reg[4] ),
        .I1(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_fu_24[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_1_31),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[12]_i_2 
       (.I0(ram_reg_1_31_11),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[12]_i_3 
       (.I0(ram_reg_1_31_10),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[12]_i_4 
       (.I0(ram_reg_1_31_9),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[12]_i_5 
       (.I0(ram_reg_1_31_8),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \empty_fu_24[15]_i_1 
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[15]_i_3 
       (.I0(ram_reg_1_31_14),
        .I1(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[15]_i_4 
       (.I0(ram_reg_1_31_13),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[15]_i_5 
       (.I0(ram_reg_1_31_12),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[4]_i_2 
       (.I0(ram_reg_1_31),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[4]_i_3 
       (.I0(ram_reg_1_31_3),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[4]_i_4 
       (.I0(ram_reg_1_31_2),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[4]_i_5 
       (.I0(ram_reg_1_31_1),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[4]_i_6 
       (.I0(ram_reg_1_31_0),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[8]_i_2 
       (.I0(ram_reg_1_31_7),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[8]_i_3 
       (.I0(ram_reg_1_31_6),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[8]_i_4 
       (.I0(ram_reg_1_31_5),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_fu_24[8]_i_5 
       (.I0(ram_reg_1_31_4),
        .I1(ap_loop_init_int),
        .I2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_24_reg[12]_i_1 
       (.CI(\empty_fu_24_reg[8]_i_1_n_2 ),
        .CO({\empty_fu_24_reg[12]_i_1_n_2 ,\empty_fu_24_reg[12]_i_1_n_3 ,\empty_fu_24_reg[12]_i_1_n_4 ,\empty_fu_24_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_56_p2[11:8]),
        .S(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_24_reg[15]_i_2 
       (.CI(\empty_fu_24_reg[12]_i_1_n_2 ),
        .CO({\NLW_empty_fu_24_reg[15]_i_2_CO_UNCONNECTED [3:2],\empty_fu_24_reg[15]_i_2_n_4 ,\empty_fu_24_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_empty_fu_24_reg[15]_i_2_O_UNCONNECTED [3],empty_30_fu_56_p2[14:12]}),
        .S({1'b0,grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[15:13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_24_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\empty_fu_24_reg[4]_i_1_n_2 ,\empty_fu_24_reg[4]_i_1_n_3 ,\empty_fu_24_reg[4]_i_1_n_4 ,\empty_fu_24_reg[4]_i_1_n_5 }),
        .CYINIT(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_56_p2[3:0]),
        .S(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_24_reg[8]_i_1 
       (.CI(\empty_fu_24_reg[4]_i_1_n_2 ),
        .CO({\empty_fu_24_reg[8]_i_1_n_2 ,\empty_fu_24_reg[8]_i_1_n_3 ,\empty_fu_24_reg[8]_i_1_n_4 ,\empty_fu_24_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_56_p2[7:4]),
        .S(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_i_1
       (.I0(\empty_fu_24_reg[4] ),
        .I1(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I2(Q[0]),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_10
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_6),
        .I3(ram_reg_1_8[7]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_11
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_5),
        .I3(ram_reg_1_8[6]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_12
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_4),
        .I3(ram_reg_1_8[5]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_13
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_3),
        .I3(ram_reg_1_8[4]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_14
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_2),
        .I3(ram_reg_1_8[3]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_15
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_1),
        .I3(ram_reg_1_8[2]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_16
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_0),
        .I3(ram_reg_1_8[1]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_17
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31),
        .I3(ram_reg_1_8[0]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_0_i_19
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFAE040000AE04)) 
    ram_reg_0_0_i_2
       (.I0(Q[2]),
        .I1(ram_reg_1_31_14),
        .I2(ram_reg_0_0_i_20_n_2),
        .I3(ram_reg_1_8[15]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[15]),
        .O(ADDRARDADDR[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_0_i_20
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_0_0_i_20_n_2));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_0_0_i_21
       (.I0(ram_reg_1_5),
        .I1(ram_reg_1_31_3),
        .I2(ram_reg_1_31_10),
        .I3(ram_reg_1_31_12),
        .I4(ram_reg_1_31_13),
        .I5(ram_reg_0_0_i_23_n_2),
        .O(\empty_fu_24_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    ram_reg_0_0_i_23
       (.I0(ram_reg_1_31_14),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_0_0_i_21_0),
        .I3(ram_reg_1_31_6),
        .I4(ram_reg_1_31_9),
        .I5(ram_reg_1_31),
        .O(ram_reg_0_0_i_23_n_2));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_13),
        .I3(ram_reg_1_8[14]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[14]),
        .O(ADDRARDADDR[14]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_12),
        .I3(ram_reg_1_8[13]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[13]),
        .O(ADDRARDADDR[13]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_5
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_11),
        .I3(ram_reg_1_8[12]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[12]),
        .O(ADDRARDADDR[12]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_10),
        .I3(ram_reg_1_8[11]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[11]),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_9),
        .I3(ram_reg_1_8[10]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_8
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_8),
        .I3(ram_reg_1_8[9]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_0_i_9
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_7),
        .I3(ram_reg_1_8[8]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_10_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_11_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_12_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_13_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_14_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_15_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_16_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_10
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_6),
        .I3(ram_reg_1_8[7]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[7]),
        .O(\ap_CS_fsm_reg[90] [7]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_11
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_5),
        .I3(ram_reg_1_8[6]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[6]),
        .O(\ap_CS_fsm_reg[90] [6]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_12
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_4),
        .I3(ram_reg_1_8[5]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[5]),
        .O(\ap_CS_fsm_reg[90] [5]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_13
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_3),
        .I3(ram_reg_1_8[4]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[4]),
        .O(\ap_CS_fsm_reg[90] [4]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_14
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_2),
        .I3(ram_reg_1_8[3]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[3]),
        .O(\ap_CS_fsm_reg[90] [3]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_15
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_1),
        .I3(ram_reg_1_8[2]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[2]),
        .O(\ap_CS_fsm_reg[90] [2]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_16
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_0),
        .I3(ram_reg_1_8[1]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[1]),
        .O(\ap_CS_fsm_reg[90] [1]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_17
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31),
        .I3(ram_reg_1_8[0]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[0]),
        .O(\ap_CS_fsm_reg[90] [0]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_17_i_19
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21));
  LUT6 #(
    .INIT(64'hFFFFAE040000AE04)) 
    ram_reg_0_17_i_2
       (.I0(Q[2]),
        .I1(ram_reg_1_31_14),
        .I2(ram_reg_0_0_i_20_n_2),
        .I3(ram_reg_1_8[15]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[15]),
        .O(\ap_CS_fsm_reg[90] [15]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_13),
        .I3(ram_reg_1_8[14]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[14]),
        .O(\ap_CS_fsm_reg[90] [14]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_12),
        .I3(ram_reg_1_8[13]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[13]),
        .O(\ap_CS_fsm_reg[90] [13]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_5
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_11),
        .I3(ram_reg_1_8[12]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[12]),
        .O(\ap_CS_fsm_reg[90] [12]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_10),
        .I3(ram_reg_1_8[11]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[11]),
        .O(\ap_CS_fsm_reg[90] [11]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_9),
        .I3(ram_reg_1_8[10]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[10]),
        .O(\ap_CS_fsm_reg[90] [10]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_8
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_8),
        .I3(ram_reg_1_8[9]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[9]),
        .O(\ap_CS_fsm_reg[90] [9]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_17_i_9
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_7),
        .I3(ram_reg_1_8[8]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[8]),
        .O(\ap_CS_fsm_reg[90] [8]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_18_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_19_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_1_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_20_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_21_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_22_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_23_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_24_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_25_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_26_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_27_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_28_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_29_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_2_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_30_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_31_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_3_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_4_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_5_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_6_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_7_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_10
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_6),
        .I3(ram_reg_1_8[7]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[7]),
        .O(\ap_CS_fsm_reg[90]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_11
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_5),
        .I3(ram_reg_1_8[6]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[6]),
        .O(\ap_CS_fsm_reg[90]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_12
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_4),
        .I3(ram_reg_1_8[5]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[5]),
        .O(\ap_CS_fsm_reg[90]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_13
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_3),
        .I3(ram_reg_1_8[4]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[4]),
        .O(\ap_CS_fsm_reg[90]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_14
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_2),
        .I3(ram_reg_1_8[3]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[3]),
        .O(\ap_CS_fsm_reg[90]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_15
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_1),
        .I3(ram_reg_1_8[2]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[2]),
        .O(\ap_CS_fsm_reg[90]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_16
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_0),
        .I3(ram_reg_1_8[1]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[1]),
        .O(\ap_CS_fsm_reg[90]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_17
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31),
        .I3(ram_reg_1_8[0]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[0]),
        .O(\ap_CS_fsm_reg[90]_0 [0]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_8_i_19
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48));
  LUT6 #(
    .INIT(64'hFFFFAE040000AE04)) 
    ram_reg_0_8_i_2
       (.I0(Q[2]),
        .I1(ram_reg_1_31_14),
        .I2(ram_reg_0_0_i_20_n_2),
        .I3(ram_reg_1_8[15]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[15]),
        .O(\ap_CS_fsm_reg[90]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_13),
        .I3(ram_reg_1_8[14]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[14]),
        .O(\ap_CS_fsm_reg[90]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_12),
        .I3(ram_reg_1_8[13]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[13]),
        .O(\ap_CS_fsm_reg[90]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_5
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_11),
        .I3(ram_reg_1_8[12]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[12]),
        .O(\ap_CS_fsm_reg[90]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_10),
        .I3(ram_reg_1_8[11]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[11]),
        .O(\ap_CS_fsm_reg[90]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_9),
        .I3(ram_reg_1_8[10]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[10]),
        .O(\ap_CS_fsm_reg[90]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_8
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_8),
        .I3(ram_reg_1_8[9]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[9]),
        .O(\ap_CS_fsm_reg[90]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFBA100000BA10)) 
    ram_reg_0_8_i_9
       (.I0(Q[2]),
        .I1(ram_reg_0_0_i_20_n_2),
        .I2(ram_reg_1_31_7),
        .I3(ram_reg_1_8[8]),
        .I4(Q[3]),
        .I5(ram_reg_1_8_0[8]),
        .O(\ap_CS_fsm_reg[90]_0 [8]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_0_9_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_0_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_10_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_11_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31[1]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_11_i_2
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31[0]));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_12_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_13_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_14_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_15_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_16_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_17_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_18_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_19_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_1_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_20_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_21_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_22_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_23_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_24_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_25_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_26_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_27_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_28_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_29_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_2_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_30_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_31_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_3_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_4_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_5_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_6_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_7_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_8_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47));
  LUT6 #(
    .INIT(64'hFF20202020202020)) 
    ram_reg_1_9_i_1
       (.I0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I1(\empty_fu_24_reg[4] ),
        .I2(Q[1]),
        .I3(tmp_2_reg_1147),
        .I4(Q[3]),
        .I5(ack_in),
        .O(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49));
endmodule

(* ORIG_REF_NAME = "guitar_effects_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init_14
   (WEA,
    E,
    D,
    ap_done_cache_reg_0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[0] ,
    \empty_fu_24_reg[7] ,
    ap_loop_init_int_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    tmp_1_reg_1138,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    ack_in,
    INPUT_r_TVALID_int_regslice,
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
    ap_done_cache,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
    \ap_CS_fsm_reg[2] ,
    add_ln141_reg_275,
    \empty_fu_24_reg[7]_0 ,
    \empty_fu_24_reg[0] ,
    \empty_fu_24_reg[0]_0 ,
    \empty_fu_24_reg[7]_1 ,
    \empty_fu_24_reg[7]_2 ,
    \empty_fu_24_reg[3] ,
    ap_rst_n);
  output [0:0]WEA;
  output [0:0]E;
  output [1:0]D;
  output ap_done_cache_reg_0;
  output [4:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[0] ;
  output [7:0]\empty_fu_24_reg[7] ;
  output ap_loop_init_int_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [5:0]Q;
  input tmp_1_reg_1138;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input ack_in;
  input INPUT_r_TVALID_int_regslice;
  input grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  input ap_done_cache;
  input grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  input \ap_CS_fsm_reg[2] ;
  input [4:0]add_ln141_reg_275;
  input [7:0]\empty_fu_24_reg[7]_0 ;
  input \empty_fu_24_reg[0] ;
  input \empty_fu_24_reg[0]_0 ;
  input \empty_fu_24_reg[7]_1 ;
  input \empty_fu_24_reg[7]_2 ;
  input \empty_fu_24_reg[3] ;
  input ap_rst_n;

  wire [4:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire INPUT_r_TVALID_int_regslice;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire ack_in;
  wire [4:0]add_ln141_reg_275;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_i_1_n_2;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \empty_fu_24[7]_i_3_n_2 ;
  wire \empty_fu_24_reg[0] ;
  wire \empty_fu_24_reg[0]_0 ;
  wire \empty_fu_24_reg[3] ;
  wire [7:0]\empty_fu_24_reg[7] ;
  wire [7:0]\empty_fu_24_reg[7]_0 ;
  wire \empty_fu_24_reg[7]_1 ;
  wire \empty_fu_24_reg[7]_2 ;
  wire grp_guitar_effects_Pipeline_1_fu_388_ap_ready;
  wire grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire tmp_1_reg_1138;

  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ack_in),
        .I3(Q[5]),
        .I4(INPUT_r_TVALID_int_regslice),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h515151FFFFFF51FF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(grp_guitar_effects_Pipeline_1_fu_388_ap_ready),
        .I1(ap_done_cache_0),
        .I2(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I3(ap_done_cache),
        .I4(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(grp_guitar_effects_Pipeline_1_fu_388_ap_ready),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_done_cache_0),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_ready),
        .I2(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(\empty_fu_24[7]_i_3_n_2 ),
        .I3(\empty_fu_24_reg[7]_0 [6]),
        .I4(\empty_fu_24_reg[7]_0 [3]),
        .I5(\empty_fu_24_reg[7]_0 [1]),
        .O(grp_guitar_effects_Pipeline_1_fu_388_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FFFEFF00FFFFFF)) 
    \empty_fu_24[0]_i_1 
       (.I0(\empty_fu_24_reg[0] ),
        .I1(\empty_fu_24_reg[7]_0 [1]),
        .I2(\empty_fu_24_reg[0]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\empty_fu_24_reg[7]_0 [0]),
        .I5(\empty_fu_24_reg[7]_0 [7]),
        .O(\empty_fu_24_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \empty_fu_24[1]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\empty_fu_24_reg[7]_0 [1]),
        .O(\empty_fu_24_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h1230)) 
    \empty_fu_24[2]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\empty_fu_24_reg[7]_0 [2]),
        .I3(\empty_fu_24_reg[7]_0 [0]),
        .O(\empty_fu_24_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0DD00000F000000)) 
    \empty_fu_24[3]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [6]),
        .I1(\empty_fu_24[7]_i_3_n_2 ),
        .I2(\empty_fu_24_reg[3] ),
        .I3(\empty_fu_24_reg[7]_0 [1]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_fu_24_reg[7]_0 [3]),
        .O(\empty_fu_24_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \empty_fu_24[4]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [3]),
        .I1(\empty_fu_24_reg[7]_0 [1]),
        .I2(\empty_fu_24_reg[7]_0 [0]),
        .I3(\empty_fu_24_reg[7]_0 [2]),
        .I4(ap_loop_init_int_reg_0),
        .I5(\empty_fu_24_reg[7]_0 [4]),
        .O(\empty_fu_24_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB4F0F0F000000000)) 
    \empty_fu_24[5]_i_1 
       (.I0(\empty_fu_24_reg[3] ),
        .I1(\empty_fu_24_reg[7]_0 [4]),
        .I2(\empty_fu_24_reg[7]_0 [5]),
        .I3(\empty_fu_24_reg[7]_0 [3]),
        .I4(\empty_fu_24_reg[7]_0 [1]),
        .I5(ap_loop_init_int_reg_0),
        .O(\empty_fu_24_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8848888880408888)) 
    \empty_fu_24[6]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(\empty_fu_24_reg[7]_0 [1]),
        .I3(\empty_fu_24_reg[7]_2 ),
        .I4(\empty_fu_24_reg[7]_0 [3]),
        .I5(\empty_fu_24[7]_i_3_n_2 ),
        .O(\empty_fu_24_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFF0000FFBF0000)) 
    \empty_fu_24[7]_i_1 
       (.I0(\empty_fu_24_reg[7]_0 [1]),
        .I1(\empty_fu_24_reg[7]_0 [3]),
        .I2(\empty_fu_24_reg[7]_0 [6]),
        .I3(\empty_fu_24[7]_i_3_n_2 ),
        .I4(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'hC0C0C030C080C080)) 
    \empty_fu_24[7]_i_2 
       (.I0(\empty_fu_24_reg[7]_1 ),
        .I1(\empty_fu_24_reg[7]_0 [7]),
        .I2(ap_loop_init_int_reg_0),
        .I3(\empty_fu_24_reg[0]_0 ),
        .I4(\empty_fu_24_reg[7]_2 ),
        .I5(\empty_fu_24_reg[7]_0 [1]),
        .O(\empty_fu_24_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \empty_fu_24[7]_i_3 
       (.I0(\empty_fu_24_reg[7]_0 [0]),
        .I1(\empty_fu_24_reg[7]_0 [5]),
        .I2(\empty_fu_24_reg[7]_0 [4]),
        .I3(\empty_fu_24_reg[7]_0 [2]),
        .I4(\empty_fu_24_reg[7]_0 [7]),
        .O(\empty_fu_24[7]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_ready),
        .I2(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000AAAA00003F00)) 
    ram_reg_i_4
       (.I0(add_ln141_reg_275[4]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\empty_fu_24_reg[7]_0 [5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_42
       (.I0(Q[1]),
        .I1(E),
        .I2(Q[3]),
        .I3(tmp_1_reg_1138),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_44
       (.I0(ap_loop_init_int),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h0000AAAA00003F00)) 
    ram_reg_i_5
       (.I0(add_ln141_reg_275[3]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\empty_fu_24_reg[7]_0 [4]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0000AAAA00003F00)) 
    ram_reg_i_7
       (.I0(add_ln141_reg_275[2]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\empty_fu_24_reg[7]_0 [2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h0000AAAA00003F00)) 
    ram_reg_i_8
       (.I0(add_ln141_reg_275[1]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\empty_fu_24_reg[7]_0 [1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0000AAAA00003F00)) 
    ram_reg_i_9
       (.I0(add_ln141_reg_275[0]),
        .I1(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\empty_fu_24_reg[7]_0 [0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ADDRARDADDR[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_1
   (WEA,
    D,
    ap_done_cache_reg,
    ADDRARDADDR,
    \ap_CS_fsm_reg[0] ,
    \empty_fu_24_reg[7]_0 ,
    ap_loop_init_int_reg,
    Q,
    tmp_1_reg_1138,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    ack_in,
    INPUT_r_TVALID_int_regslice,
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
    ap_done_cache,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
    \ap_CS_fsm_reg[2] ,
    add_ln141_reg_275,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output [0:0]WEA;
  output [1:0]D;
  output ap_done_cache_reg;
  output [4:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[0] ;
  output [2:0]\empty_fu_24_reg[7]_0 ;
  output ap_loop_init_int_reg;
  input [5:0]Q;
  input tmp_1_reg_1138;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input ack_in;
  input INPUT_r_TVALID_int_regslice;
  input grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  input ap_done_cache;
  input grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  input \ap_CS_fsm_reg[2] ;
  input [4:0]add_ln141_reg_275;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [4:0]ADDRARDADDR;
  wire [1:0]D;
  wire INPUT_r_TVALID_int_regslice;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire ack_in;
  wire [4:0]add_ln141_reg_275;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \empty_fu_24[0]_i_2_n_2 ;
  wire \empty_fu_24[5]_i_2_n_2 ;
  wire \empty_fu_24[7]_i_4_n_2 ;
  wire \empty_fu_24[7]_i_5_n_2 ;
  wire \empty_fu_24[7]_i_6_n_2 ;
  wire [2:0]\empty_fu_24_reg[7]_0 ;
  wire \empty_fu_24_reg_n_2_[0] ;
  wire \empty_fu_24_reg_n_2_[1] ;
  wire \empty_fu_24_reg_n_2_[2] ;
  wire \empty_fu_24_reg_n_2_[4] ;
  wire \empty_fu_24_reg_n_2_[5] ;
  wire grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  wire grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire [7:0]p_0_in;
  wire tmp_1_reg_1138;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \empty_fu_24[0]_i_2 
       (.I0(\empty_fu_24_reg_n_2_[5] ),
        .I1(\empty_fu_24_reg_n_2_[4] ),
        .I2(\empty_fu_24_reg_n_2_[2] ),
        .O(\empty_fu_24[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \empty_fu_24[5]_i_2 
       (.I0(\empty_fu_24_reg_n_2_[0] ),
        .I1(\empty_fu_24_reg_n_2_[2] ),
        .O(\empty_fu_24[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_fu_24[7]_i_4 
       (.I0(\empty_fu_24_reg_n_2_[2] ),
        .I1(\empty_fu_24_reg_n_2_[4] ),
        .I2(\empty_fu_24_reg_n_2_[5] ),
        .I3(\empty_fu_24_reg_n_2_[0] ),
        .O(\empty_fu_24[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \empty_fu_24[7]_i_5 
       (.I0(\empty_fu_24_reg[7]_0 [0]),
        .I1(\empty_fu_24_reg[7]_0 [1]),
        .O(\empty_fu_24[7]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \empty_fu_24[7]_i_6 
       (.I0(\empty_fu_24_reg_n_2_[4] ),
        .I1(\empty_fu_24_reg_n_2_[0] ),
        .I2(\empty_fu_24_reg_n_2_[2] ),
        .I3(\empty_fu_24_reg_n_2_[5] ),
        .O(\empty_fu_24[7]_i_6_n_2 ));
  FDRE \empty_fu_24_reg[0] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[0]),
        .Q(\empty_fu_24_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[1] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[1]),
        .Q(\empty_fu_24_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[2] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[2]),
        .Q(\empty_fu_24_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[3] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[3]),
        .Q(\empty_fu_24_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \empty_fu_24_reg[4] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[4]),
        .Q(\empty_fu_24_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[5] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[5]),
        .Q(\empty_fu_24_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[6] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[6]),
        .Q(\empty_fu_24_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \empty_fu_24_reg[7] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .D(p_0_in[7]),
        .Q(\empty_fu_24_reg[7]_0 [2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0),
        .INPUT_r_TVALID_int_regslice(INPUT_r_TVALID_int_regslice),
        .Q(Q),
        .WEA(WEA),
        .ack_in(ack_in),
        .add_ln141_reg_275(add_ln141_reg_275),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\empty_fu_24_reg[0] (\empty_fu_24[0]_i_2_n_2 ),
        .\empty_fu_24_reg[0]_0 (\empty_fu_24[7]_i_5_n_2 ),
        .\empty_fu_24_reg[3] (\empty_fu_24[5]_i_2_n_2 ),
        .\empty_fu_24_reg[7] (p_0_in),
        .\empty_fu_24_reg[7]_0 ({\empty_fu_24_reg[7]_0 [2:1],\empty_fu_24_reg_n_2_[5] ,\empty_fu_24_reg_n_2_[4] ,\empty_fu_24_reg[7]_0 [0],\empty_fu_24_reg_n_2_[2] ,\empty_fu_24_reg_n_2_[1] ,\empty_fu_24_reg_n_2_[0] }),
        .\empty_fu_24_reg[7]_1 (\empty_fu_24[7]_i_4_n_2 ),
        .\empty_fu_24_reg[7]_2 (\empty_fu_24[7]_i_6_n_2 ),
        .grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .tmp_1_reg_1138(tmp_1_reg_1138));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_2
   (\ap_CS_fsm_reg[90] ,
    \ap_CS_fsm_reg[90]_0 ,
    ADDRARDADDR,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg,
    \empty_fu_24_reg[4]_0 ,
    ap_done_cache,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53,
    WEA,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62,
    Q,
    ram_reg_1_8,
    ram_reg_1_8_0,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
    ap_rst_n,
    tmp_2_reg_1147,
    ack_in,
    ap_clk,
    ap_rst_n_inv);
  output [15:0]\ap_CS_fsm_reg[90] ;
  output [15:0]\ap_CS_fsm_reg[90]_0 ;
  output [15:0]ADDRARDADDR;
  output grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg;
  output \empty_fu_24_reg[4]_0 ;
  output ap_done_cache;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30;
  output [1:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53;
  output [0:0]WEA;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61;
  output [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62;
  input [3:0]Q;
  input [15:0]ram_reg_1_8;
  input [15:0]ram_reg_1_8_0;
  input grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  input ap_rst_n;
  input tmp_2_reg_1147;
  input ack_in;
  input ap_clk;
  input ap_rst_n_inv;

  wire [15:0]ADDRARDADDR;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ack_in;
  wire [15:0]\ap_CS_fsm_reg[90] ;
  wire [15:0]\ap_CS_fsm_reg[90]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:1]empty_30_fu_56_p2;
  wire \empty_fu_24_reg[4]_0 ;
  wire \empty_fu_24_reg_n_2_[0] ;
  wire \empty_fu_24_reg_n_2_[10] ;
  wire \empty_fu_24_reg_n_2_[11] ;
  wire \empty_fu_24_reg_n_2_[12] ;
  wire \empty_fu_24_reg_n_2_[13] ;
  wire \empty_fu_24_reg_n_2_[14] ;
  wire \empty_fu_24_reg_n_2_[15] ;
  wire \empty_fu_24_reg_n_2_[1] ;
  wire \empty_fu_24_reg_n_2_[2] ;
  wire \empty_fu_24_reg_n_2_[3] ;
  wire \empty_fu_24_reg_n_2_[4] ;
  wire \empty_fu_24_reg_n_2_[5] ;
  wire \empty_fu_24_reg_n_2_[6] ;
  wire \empty_fu_24_reg_n_2_[7] ;
  wire \empty_fu_24_reg_n_2_[8] ;
  wire \empty_fu_24_reg_n_2_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30;
  wire [1:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8;
  wire [0:0]grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9;
  wire grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0;
  wire ram_reg_0_0_i_22_n_2;
  wire ram_reg_0_0_i_24_n_2;
  wire [15:0]ram_reg_1_8;
  wire [15:0]ram_reg_1_8_0;
  wire tmp_2_reg_1147;

  FDRE \empty_fu_24_reg[0] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(\empty_fu_24_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[10] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[10]),
        .Q(\empty_fu_24_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[11] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[11]),
        .Q(\empty_fu_24_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[12] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[12]),
        .Q(\empty_fu_24_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[13] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[13]),
        .Q(\empty_fu_24_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[14] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[14]),
        .Q(\empty_fu_24_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[15] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[15]),
        .Q(\empty_fu_24_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[1] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[1]),
        .Q(\empty_fu_24_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[2] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[2]),
        .Q(\empty_fu_24_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[3] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[3]),
        .Q(\empty_fu_24_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[4] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[4]),
        .Q(\empty_fu_24_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[5] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[5]),
        .Q(\empty_fu_24_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[6] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[6]),
        .Q(\empty_fu_24_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[7] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[7]),
        .Q(\empty_fu_24_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[8] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[8]),
        .Q(\empty_fu_24_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \empty_fu_24_reg[9] 
       (.C(ap_clk),
        .CE(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .D(empty_30_fu_56_p2[9]),
        .Q(\empty_fu_24_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEA(WEA),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[90] (\ap_CS_fsm_reg[90] ),
        .\ap_CS_fsm_reg[90]_0 (\ap_CS_fsm_reg[90]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_119),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_30_fu_56_p2(empty_30_fu_56_p2),
        .\empty_fu_24_reg[4] (\empty_fu_24_reg[4]_0 ),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8),
        .grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9),
        .grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0(grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0),
        .ram_reg_0_0_i_21_0(ram_reg_0_0_i_24_n_2),
        .ram_reg_1_31(\empty_fu_24_reg_n_2_[0] ),
        .ram_reg_1_31_0(\empty_fu_24_reg_n_2_[1] ),
        .ram_reg_1_31_1(\empty_fu_24_reg_n_2_[2] ),
        .ram_reg_1_31_10(\empty_fu_24_reg_n_2_[11] ),
        .ram_reg_1_31_11(\empty_fu_24_reg_n_2_[12] ),
        .ram_reg_1_31_12(\empty_fu_24_reg_n_2_[13] ),
        .ram_reg_1_31_13(\empty_fu_24_reg_n_2_[14] ),
        .ram_reg_1_31_14(\empty_fu_24_reg_n_2_[15] ),
        .ram_reg_1_31_2(\empty_fu_24_reg_n_2_[3] ),
        .ram_reg_1_31_3(\empty_fu_24_reg_n_2_[4] ),
        .ram_reg_1_31_4(\empty_fu_24_reg_n_2_[5] ),
        .ram_reg_1_31_5(\empty_fu_24_reg_n_2_[6] ),
        .ram_reg_1_31_6(\empty_fu_24_reg_n_2_[7] ),
        .ram_reg_1_31_7(\empty_fu_24_reg_n_2_[8] ),
        .ram_reg_1_31_8(\empty_fu_24_reg_n_2_[9] ),
        .ram_reg_1_31_9(\empty_fu_24_reg_n_2_[10] ),
        .ram_reg_1_5(ram_reg_0_0_i_22_n_2),
        .ram_reg_1_8(ram_reg_1_8),
        .ram_reg_1_8_0(ram_reg_1_8_0),
        .tmp_2_reg_1147(tmp_2_reg_1147));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ram_reg_0_0_i_22
       (.I0(\empty_fu_24_reg_n_2_[3] ),
        .I1(\empty_fu_24_reg_n_2_[9] ),
        .I2(\empty_fu_24_reg_n_2_[2] ),
        .I3(\empty_fu_24_reg_n_2_[6] ),
        .O(ram_reg_0_0_i_22_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_0_i_24
       (.I0(\empty_fu_24_reg_n_2_[8] ),
        .I1(\empty_fu_24_reg_n_2_[12] ),
        .I2(\empty_fu_24_reg_n_2_[1] ),
        .I3(\empty_fu_24_reg_n_2_[5] ),
        .O(ram_reg_0_0_i_24_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_guitar_effects_Pipeline_LPF_Loop
   (\ap_CS_fsm_reg[8] ,
    ADDRARDADDR,
    \add_ln141_reg_275_reg[5]_0 ,
    D,
    \empty_36_reg_1287_reg[31] ,
    CO,
    \empty_fu_54_reg[30]_0 ,
    p_out,
    E,
    \result_4_reg_1275_reg[31] ,
    compression_buffer_ce0,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n_inv,
    ap_clk,
    \r_V_2_reg_291_reg[33]_0 ,
    sub_ln1319_fu_164_p2,
    DOADO,
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
    Q,
    \q0_reg[0] ,
    lpf_coefficients_V_q0,
    ram_reg,
    ram_reg_0,
    \empty_37_reg_333_reg[31] ,
    \empty_37_reg_333_reg[31]_0 ,
    \empty_37_reg_333_reg[31]_1 ,
    tmp_reg_1127,
    \empty_37_reg_333_reg[31]_2 ,
    \empty_37_reg_333_reg[2] ,
    compression_max_threshold_read_reg_1103,
    start0_reg_i_3_0,
    compression_min_threshold_read_reg_1108,
    and_ln159_1_reg_1315,
    \tmp_int_4_reg_349_reg[0] ,
    icmp_ln160_reg_1311,
    tmp_1_reg_1138,
    ret_V_19_fu_869_p3,
    ret_V_18_fu_901_p3,
    \tmp_int_4_reg_349_reg[31] ,
    \empty_37_reg_333_reg[2]_0 ,
    \empty_37_reg_333_reg[31]_3 ,
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
    \empty_fu_54_reg[31]_0 ,
    ap_rst_n);
  output \ap_CS_fsm_reg[8] ;
  output [2:0]ADDRARDADDR;
  output [4:0]\add_ln141_reg_275_reg[5]_0 ;
  output [4:0]D;
  output [31:0]\empty_36_reg_1287_reg[31] ;
  output [0:0]CO;
  output [0:0]\empty_fu_54_reg[30]_0 ;
  output [31:0]p_out;
  output [0:0]E;
  output [31:0]\result_4_reg_1275_reg[31] ;
  output compression_buffer_ce0;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \r_V_2_reg_291_reg[33]_0 ;
  input [32:0]sub_ln1319_fu_164_p2;
  input [0:0]DOADO;
  input grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg;
  input [7:0]Q;
  input \q0_reg[0] ;
  input lpf_coefficients_V_q0;
  input ram_reg;
  input [2:0]ram_reg_0;
  input [30:0]\empty_37_reg_333_reg[31] ;
  input [31:0]\empty_37_reg_333_reg[31]_0 ;
  input [31:0]\empty_37_reg_333_reg[31]_1 ;
  input tmp_reg_1127;
  input [30:0]\empty_37_reg_333_reg[31]_2 ;
  input \empty_37_reg_333_reg[2] ;
  input [31:0]compression_max_threshold_read_reg_1103;
  input [31:0]start0_reg_i_3_0;
  input [31:0]compression_min_threshold_read_reg_1108;
  input and_ln159_1_reg_1315;
  input \tmp_int_4_reg_349_reg[0] ;
  input icmp_ln160_reg_1311;
  input tmp_1_reg_1138;
  input [31:0]ret_V_19_fu_869_p3;
  input [31:0]ret_V_18_fu_901_p3;
  input [31:0]\tmp_int_4_reg_349_reg[31] ;
  input \empty_37_reg_333_reg[2]_0 ;
  input \empty_37_reg_333_reg[31]_3 ;
  input grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  input [31:0]\empty_fu_54_reg[31]_0 ;
  input ap_rst_n;

  wire [25:0]A;
  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]add_ln141_fu_120_p2;
  wire [7:3]add_ln141_reg_275;
  wire [4:0]\add_ln141_reg_275_reg[5]_0 ;
  wire and_ln159_1_reg_1315;
  wire \ap_CS_fsm[32]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:4]ap_sig_allocacmp_i_1;
  wire compression_buffer_ce0;
  wire [31:0]compression_max_threshold_read_reg_1103;
  wire [31:0]compression_min_threshold_read_reg_1108;
  wire [31:0]\empty_36_reg_1287_reg[31] ;
  wire \empty_37_reg_333[0]_i_2_n_2 ;
  wire \empty_37_reg_333[10]_i_2_n_2 ;
  wire \empty_37_reg_333[11]_i_2_n_2 ;
  wire \empty_37_reg_333[12]_i_2_n_2 ;
  wire \empty_37_reg_333[13]_i_2_n_2 ;
  wire \empty_37_reg_333[14]_i_2_n_2 ;
  wire \empty_37_reg_333[15]_i_2_n_2 ;
  wire \empty_37_reg_333[16]_i_2_n_2 ;
  wire \empty_37_reg_333[17]_i_2_n_2 ;
  wire \empty_37_reg_333[18]_i_2_n_2 ;
  wire \empty_37_reg_333[19]_i_2_n_2 ;
  wire \empty_37_reg_333[1]_i_2_n_2 ;
  wire \empty_37_reg_333[20]_i_2_n_2 ;
  wire \empty_37_reg_333[21]_i_2_n_2 ;
  wire \empty_37_reg_333[22]_i_2_n_2 ;
  wire \empty_37_reg_333[23]_i_2_n_2 ;
  wire \empty_37_reg_333[24]_i_2_n_2 ;
  wire \empty_37_reg_333[25]_i_2_n_2 ;
  wire \empty_37_reg_333[26]_i_2_n_2 ;
  wire \empty_37_reg_333[27]_i_2_n_2 ;
  wire \empty_37_reg_333[28]_i_2_n_2 ;
  wire \empty_37_reg_333[29]_i_2_n_2 ;
  wire \empty_37_reg_333[30]_i_2_n_2 ;
  wire \empty_37_reg_333[31]_i_2_n_2 ;
  wire \empty_37_reg_333[31]_i_3_n_2 ;
  wire \empty_37_reg_333[31]_i_5_n_2 ;
  wire \empty_37_reg_333[3]_i_2_n_2 ;
  wire \empty_37_reg_333[3]_i_3_n_2 ;
  wire \empty_37_reg_333[4]_i_2_n_2 ;
  wire \empty_37_reg_333[5]_i_2_n_2 ;
  wire \empty_37_reg_333[6]_i_2_n_2 ;
  wire \empty_37_reg_333[7]_i_2_n_2 ;
  wire \empty_37_reg_333[8]_i_2_n_2 ;
  wire \empty_37_reg_333[9]_i_2_n_2 ;
  wire \empty_37_reg_333_reg[2] ;
  wire \empty_37_reg_333_reg[2]_0 ;
  wire [30:0]\empty_37_reg_333_reg[31] ;
  wire [31:0]\empty_37_reg_333_reg[31]_0 ;
  wire [31:0]\empty_37_reg_333_reg[31]_1 ;
  wire [30:0]\empty_37_reg_333_reg[31]_2 ;
  wire \empty_37_reg_333_reg[31]_3 ;
  wire \empty_fu_54[0]_i_12_n_2 ;
  wire \empty_fu_54[0]_i_13_n_2 ;
  wire \empty_fu_54[0]_i_14_n_2 ;
  wire \empty_fu_54_reg[0]_i_11_n_2 ;
  wire \empty_fu_54_reg[0]_i_11_n_3 ;
  wire \empty_fu_54_reg[0]_i_11_n_4 ;
  wire \empty_fu_54_reg[0]_i_11_n_5 ;
  wire \empty_fu_54_reg[12]_i_10_n_2 ;
  wire \empty_fu_54_reg[12]_i_10_n_3 ;
  wire \empty_fu_54_reg[12]_i_10_n_4 ;
  wire \empty_fu_54_reg[12]_i_10_n_5 ;
  wire \empty_fu_54_reg[16]_i_10_n_2 ;
  wire \empty_fu_54_reg[16]_i_10_n_3 ;
  wire \empty_fu_54_reg[16]_i_10_n_4 ;
  wire \empty_fu_54_reg[16]_i_10_n_5 ;
  wire \empty_fu_54_reg[20]_i_10_n_2 ;
  wire \empty_fu_54_reg[20]_i_10_n_3 ;
  wire \empty_fu_54_reg[20]_i_10_n_4 ;
  wire \empty_fu_54_reg[20]_i_10_n_5 ;
  wire \empty_fu_54_reg[24]_i_10_n_3 ;
  wire \empty_fu_54_reg[24]_i_10_n_5 ;
  wire [0:0]\empty_fu_54_reg[30]_0 ;
  wire [31:0]\empty_fu_54_reg[31]_0 ;
  wire \empty_fu_54_reg[4]_i_10_n_2 ;
  wire \empty_fu_54_reg[4]_i_10_n_3 ;
  wire \empty_fu_54_reg[4]_i_10_n_4 ;
  wire \empty_fu_54_reg[4]_i_10_n_5 ;
  wire \empty_fu_54_reg[8]_i_10_n_2 ;
  wire \empty_fu_54_reg[8]_i_10_n_3 ;
  wire \empty_fu_54_reg[8]_i_10_n_4 ;
  wire \empty_fu_54_reg[8]_i_10_n_5 ;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg;
  wire grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0;
  wire [7:4]grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0;
  wire i_fu_580;
  wire \i_fu_58[7]_i_3_n_2 ;
  wire \i_fu_58_reg_n_2_[0] ;
  wire \i_fu_58_reg_n_2_[1] ;
  wire \i_fu_58_reg_n_2_[2] ;
  wire \i_fu_58_reg_n_2_[3] ;
  wire \i_fu_58_reg_n_2_[4] ;
  wire \i_fu_58_reg_n_2_[5] ;
  wire \i_fu_58_reg_n_2_[6] ;
  wire \i_fu_58_reg_n_2_[7] ;
  wire \icmp_ln149_reg_1307[0]_i_10_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_12_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_13_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_14_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_15_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_16_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_17_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_18_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_19_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_21_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_22_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_23_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_24_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_25_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_26_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_27_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_28_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_29_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_30_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_31_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_32_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_33_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_34_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_35_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_36_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_3_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_4_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_5_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_6_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_7_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_8_n_2 ;
  wire \icmp_ln149_reg_1307[0]_i_9_n_2 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_11_n_2 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_11_n_3 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_11_n_4 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_11_n_5 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_1_n_3 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_1_n_4 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_1_n_5 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_20_n_2 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_20_n_3 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_20_n_4 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_20_n_5 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_2_n_2 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_2_n_3 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_2_n_4 ;
  wire \icmp_ln149_reg_1307_reg[0]_i_2_n_5 ;
  wire icmp_ln159_1_fu_772_p2;
  wire icmp_ln159_fu_767_p2;
  wire icmp_ln160_reg_1311;
  wire \icmp_ln160_reg_1311[0]_i_10_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_12_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_13_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_14_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_15_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_16_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_17_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_18_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_19_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_21_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_22_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_23_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_24_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_25_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_26_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_27_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_28_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_29_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_30_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_31_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_32_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_33_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_34_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_35_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_36_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_3_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_4_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_5_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_6_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_7_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_8_n_2 ;
  wire \icmp_ln160_reg_1311[0]_i_9_n_2 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_11_n_2 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_11_n_3 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_11_n_4 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_11_n_5 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_1_n_3 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_1_n_4 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_1_n_5 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_20_n_2 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_20_n_3 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_20_n_4 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_20_n_5 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_2_n_2 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_2_n_3 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_2_n_4 ;
  wire \icmp_ln160_reg_1311_reg[0]_i_2_n_5 ;
  wire lpf_coefficients_V_q0;
  wire [31:0]p_out;
  wire \q0[0]_i_2_n_2 ;
  wire \q0_reg[0] ;
  wire [33:33]r_V_2_reg_291;
  wire \r_V_2_reg_291_reg[33]_0 ;
  wire ram_reg;
  wire [2:0]ram_reg_0;
  wire ram_reg_i_43_n_2;
  wire ram_reg_i_53_n_2;
  wire [31:0]\result_4_reg_1275_reg[31] ;
  wire [31:0]ret_V_18_fu_901_p3;
  wire [31:0]ret_V_19_fu_869_p3;
  wire start0_i_10_n_2;
  wire start0_i_11_n_2;
  wire start0_i_12_n_2;
  wire start0_i_14_n_2;
  wire start0_i_15_n_2;
  wire start0_i_16_n_2;
  wire start0_i_17_n_2;
  wire start0_i_18_n_2;
  wire start0_i_19_n_2;
  wire start0_i_20_n_2;
  wire start0_i_21_n_2;
  wire start0_i_23_n_2;
  wire start0_i_24_n_2;
  wire start0_i_25_n_2;
  wire start0_i_26_n_2;
  wire start0_i_27_n_2;
  wire start0_i_28_n_2;
  wire start0_i_29_n_2;
  wire start0_i_30_n_2;
  wire start0_i_32_n_2;
  wire start0_i_33_n_2;
  wire start0_i_34_n_2;
  wire start0_i_35_n_2;
  wire start0_i_36_n_2;
  wire start0_i_37_n_2;
  wire start0_i_38_n_2;
  wire start0_i_39_n_2;
  wire start0_i_41_n_2;
  wire start0_i_42_n_2;
  wire start0_i_43_n_2;
  wire start0_i_44_n_2;
  wire start0_i_45_n_2;
  wire start0_i_46_n_2;
  wire start0_i_47_n_2;
  wire start0_i_48_n_2;
  wire start0_i_50_n_2;
  wire start0_i_51_n_2;
  wire start0_i_52_n_2;
  wire start0_i_53_n_2;
  wire start0_i_54_n_2;
  wire start0_i_55_n_2;
  wire start0_i_56_n_2;
  wire start0_i_57_n_2;
  wire start0_i_58_n_2;
  wire start0_i_59_n_2;
  wire start0_i_5_n_2;
  wire start0_i_60_n_2;
  wire start0_i_61_n_2;
  wire start0_i_62_n_2;
  wire start0_i_63_n_2;
  wire start0_i_64_n_2;
  wire start0_i_65_n_2;
  wire start0_i_66_n_2;
  wire start0_i_67_n_2;
  wire start0_i_68_n_2;
  wire start0_i_69_n_2;
  wire start0_i_6_n_2;
  wire start0_i_70_n_2;
  wire start0_i_71_n_2;
  wire start0_i_72_n_2;
  wire start0_i_73_n_2;
  wire start0_i_7_n_2;
  wire start0_i_8_n_2;
  wire start0_i_9_n_2;
  wire start0_reg_i_13_n_2;
  wire start0_reg_i_13_n_3;
  wire start0_reg_i_13_n_4;
  wire start0_reg_i_13_n_5;
  wire start0_reg_i_22_n_2;
  wire start0_reg_i_22_n_3;
  wire start0_reg_i_22_n_4;
  wire start0_reg_i_22_n_5;
  wire start0_reg_i_2_n_3;
  wire start0_reg_i_2_n_4;
  wire start0_reg_i_2_n_5;
  wire start0_reg_i_31_n_2;
  wire start0_reg_i_31_n_3;
  wire start0_reg_i_31_n_4;
  wire start0_reg_i_31_n_5;
  wire [31:0]start0_reg_i_3_0;
  wire start0_reg_i_3_n_3;
  wire start0_reg_i_3_n_4;
  wire start0_reg_i_3_n_5;
  wire start0_reg_i_40_n_2;
  wire start0_reg_i_40_n_3;
  wire start0_reg_i_40_n_4;
  wire start0_reg_i_40_n_5;
  wire start0_reg_i_49_n_2;
  wire start0_reg_i_49_n_3;
  wire start0_reg_i_49_n_4;
  wire start0_reg_i_49_n_5;
  wire start0_reg_i_4_n_2;
  wire start0_reg_i_4_n_3;
  wire start0_reg_i_4_n_4;
  wire start0_reg_i_4_n_5;
  wire [32:0]sub_ln1319_fu_164_p2;
  wire tmp_1_reg_1138;
  wire [24:0]tmp_1_reg_296;
  wire \tmp_int_4_reg_349[31]_i_3_n_2 ;
  wire \tmp_int_4_reg_349[31]_i_4_n_2 ;
  wire \tmp_int_4_reg_349[31]_i_6_n_2 ;
  wire \tmp_int_4_reg_349[31]_i_8_n_2 ;
  wire \tmp_int_4_reg_349_reg[0] ;
  wire [31:0]\tmp_int_4_reg_349_reg[31] ;
  wire tmp_reg_1127;
  wire [7:0]trunc_ln1049_reg_301;
  wire [3:1]\NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_fu_54_reg[24]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln149_reg_1307_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln149_reg_1307_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln149_reg_1307_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln149_reg_1307_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln160_reg_1311_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln160_reg_1311_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln160_reg_1311_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln160_reg_1311_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]NLW_start0_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_31_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_40_O_UNCONNECTED;
  wire [3:0]NLW_start0_reg_i_49_O_UNCONNECTED;

  FDRE \add_ln141_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[0]),
        .Q(\add_ln141_reg_275_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[1]),
        .Q(\add_ln141_reg_275_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[2]),
        .Q(\add_ln141_reg_275_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[3]),
        .Q(add_ln141_reg_275[3]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[4]),
        .Q(\add_ln141_reg_275_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[5]),
        .Q(\add_ln141_reg_275_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(add_ln141_reg_275[6]),
        .R(1'b0));
  FDRE \add_ln141_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln141_fu_120_p2[7]),
        .Q(add_ln141_reg_275[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    \and_ln159_1_reg_1315[0]_i_1 
       (.I0(icmp_ln159_1_fu_772_p2),
        .I1(icmp_ln159_fu_767_p2),
        .I2(\empty_fu_54_reg[30]_0 ),
        .I3(Q[4]),
        .I4(CO),
        .I5(and_ln159_1_reg_1315),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h5555FFFF55553330)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(tmp_1_reg_1138),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm[32]_i_2_n_2 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h57770000)) 
    \ap_CS_fsm[32]_i_2 
       (.I0(\empty_fu_54_reg[30]_0 ),
        .I1(CO),
        .I2(icmp_ln159_fu_767_p2),
        .I3(icmp_ln159_1_fu_772_p2),
        .I4(Q[4]),
        .O(\ap_CS_fsm[32]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_580),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[0]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [0]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [0]),
        .I4(\empty_37_reg_333[0]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [0]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[0]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [0]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [0]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[10]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [9]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [10]),
        .I4(\empty_37_reg_333[10]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [10]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[10]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [10]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [9]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[11]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [10]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [11]),
        .I4(\empty_37_reg_333[11]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [11]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[11]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [11]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [10]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[11]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[12]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [11]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [12]),
        .I4(\empty_37_reg_333[12]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [12]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[12]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [12]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [11]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[13]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [12]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [13]),
        .I4(\empty_37_reg_333[13]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [13]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[13]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [13]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [12]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[13]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[14]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [13]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [14]),
        .I4(\empty_37_reg_333[14]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [14]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[14]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [14]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [13]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[14]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[15]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [14]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [15]),
        .I4(\empty_37_reg_333[15]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [15]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[15]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [15]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [14]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[16]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [15]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [16]),
        .I4(\empty_37_reg_333[16]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [16]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[16]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [16]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [15]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[16]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[17]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [16]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [17]),
        .I4(\empty_37_reg_333[17]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [17]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[17]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [17]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [16]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[17]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[18]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [17]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [18]),
        .I4(\empty_37_reg_333[18]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [18]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[18]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [18]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [17]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[18]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[19]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [18]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [19]),
        .I4(\empty_37_reg_333[19]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [19]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[19]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [19]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [18]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[19]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[1]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [1]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [1]),
        .I4(\empty_37_reg_333[1]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [1]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[1]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [1]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [1]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[20]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [19]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [20]),
        .I4(\empty_37_reg_333[20]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [20]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[20]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [20]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [19]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[20]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[21]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [20]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [21]),
        .I4(\empty_37_reg_333[21]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [21]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[21]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [21]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [20]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[21]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[22]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [21]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [22]),
        .I4(\empty_37_reg_333[22]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [22]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[22]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [22]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [21]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[22]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[23]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [22]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [23]),
        .I4(\empty_37_reg_333[23]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [23]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[23]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [23]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [22]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[23]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[24]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [23]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [24]),
        .I4(\empty_37_reg_333[24]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [24]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[24]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [24]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [23]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[24]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[25]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [24]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [25]),
        .I4(\empty_37_reg_333[25]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [25]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[25]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [25]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [24]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[25]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[26]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [25]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [26]),
        .I4(\empty_37_reg_333[26]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [26]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[26]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [26]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [25]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[26]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[27]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [26]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [27]),
        .I4(\empty_37_reg_333[27]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [27]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[27]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [27]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [26]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[27]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[28]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [27]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [28]),
        .I4(\empty_37_reg_333[28]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [28]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[28]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [28]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [27]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[28]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[29]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [28]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [29]),
        .I4(\empty_37_reg_333[29]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [29]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[29]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [29]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [28]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[29]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFD8FFD8FFFFFFD8)) 
    \empty_37_reg_333[2]_i_1 
       (.I0(\empty_37_reg_333_reg[2]_0 ),
        .I1(\empty_37_reg_333_reg[31]_0 [2]),
        .I2(\empty_37_reg_333_reg[31]_1 [2]),
        .I3(\ap_CS_fsm[32]_i_2_n_2 ),
        .I4(Q[6]),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_36_reg_1287_reg[31] [2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[30]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [29]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [30]),
        .I4(\empty_37_reg_333[30]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [30]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[30]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [30]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [29]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[30]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[31]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [30]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [31]),
        .I4(\empty_37_reg_333[31]_i_3_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [31]));
  LUT5 #(
    .INIT(32'h47CF0000)) 
    \empty_37_reg_333[31]_i_2 
       (.I0(Q[6]),
        .I1(tmp_1_reg_1138),
        .I2(Q[1]),
        .I3(\empty_37_reg_333_reg[31]_3 ),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .O(\empty_37_reg_333[31]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[31]_i_3 
       (.I0(\empty_37_reg_333_reg[31]_1 [31]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [30]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FDDD5555)) 
    \empty_37_reg_333[31]_i_5 
       (.I0(Q[4]),
        .I1(CO),
        .I2(icmp_ln159_fu_767_p2),
        .I3(icmp_ln159_1_fu_772_p2),
        .I4(\empty_fu_54_reg[30]_0 ),
        .I5(\empty_37_reg_333_reg[2]_0 ),
        .O(\empty_37_reg_333[31]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[3]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [2]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [3]),
        .I4(\empty_37_reg_333[3]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [3]));
  LUT6 #(
    .INIT(64'hA8A8A8A8FFA8A8A8)) 
    \empty_37_reg_333[3]_i_2 
       (.I0(\empty_37_reg_333[31]_i_5_n_2 ),
        .I1(\empty_37_reg_333_reg[31]_1 [3]),
        .I2(tmp_reg_1127),
        .I3(\empty_37_reg_333_reg[31]_2 [2]),
        .I4(\empty_37_reg_333[3]_i_3_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFDDD555500000000)) 
    \empty_37_reg_333[3]_i_3 
       (.I0(Q[4]),
        .I1(CO),
        .I2(icmp_ln159_fu_767_p2),
        .I3(icmp_ln159_1_fu_772_p2),
        .I4(\empty_fu_54_reg[30]_0 ),
        .I5(Q[6]),
        .O(\empty_37_reg_333[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[4]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [3]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [4]),
        .I4(\empty_37_reg_333[4]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [4]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[4]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [4]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [3]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[5]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [4]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [5]),
        .I4(\empty_37_reg_333[5]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [5]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[5]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [5]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [4]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[6]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [5]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [6]),
        .I4(\empty_37_reg_333[6]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [6]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[6]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [6]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [5]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[7]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [6]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [7]),
        .I4(\empty_37_reg_333[7]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [7]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[7]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [7]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [6]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[8]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [7]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [8]),
        .I4(\empty_37_reg_333[8]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [8]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[8]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [8]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [7]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \empty_37_reg_333[9]_i_1 
       (.I0(\empty_37_reg_333_reg[31] [8]),
        .I1(\ap_CS_fsm[32]_i_2_n_2 ),
        .I2(\empty_37_reg_333[31]_i_2_n_2 ),
        .I3(\empty_37_reg_333_reg[31]_0 [9]),
        .I4(\empty_37_reg_333[9]_i_2_n_2 ),
        .O(\empty_36_reg_1287_reg[31] [9]));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \empty_37_reg_333[9]_i_2 
       (.I0(\empty_37_reg_333_reg[31]_1 [9]),
        .I1(\empty_37_reg_333[31]_i_5_n_2 ),
        .I2(\empty_37_reg_333_reg[31]_2 [8]),
        .I3(Q[6]),
        .I4(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I5(\empty_37_reg_333_reg[2] ),
        .O(\empty_37_reg_333[9]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \empty_fu_54[0]_i_12 
       (.I0(\empty_fu_54[0]_i_13_n_2 ),
        .I1(\empty_fu_54[0]_i_14_n_2 ),
        .I2(r_V_2_reg_291),
        .I3(tmp_1_reg_296[0]),
        .O(\empty_fu_54[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \empty_fu_54[0]_i_13 
       (.I0(trunc_ln1049_reg_301[3]),
        .I1(trunc_ln1049_reg_301[1]),
        .I2(trunc_ln1049_reg_301[7]),
        .I3(trunc_ln1049_reg_301[4]),
        .O(\empty_fu_54[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_fu_54[0]_i_14 
       (.I0(trunc_ln1049_reg_301[6]),
        .I1(trunc_ln1049_reg_301[5]),
        .I2(trunc_ln1049_reg_301[2]),
        .I3(trunc_ln1049_reg_301[0]),
        .O(\empty_fu_54[0]_i_14_n_2 ));
  FDRE \empty_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(p_out[0]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\empty_fu_54_reg[0]_i_11_n_2 ,\empty_fu_54_reg[0]_i_11_n_3 ,\empty_fu_54_reg[0]_i_11_n_4 ,\empty_fu_54_reg[0]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_1_reg_296[0]}),
        .O(A[3:0]),
        .S({tmp_1_reg_296[3:1],\empty_fu_54[0]_i_12_n_2 }));
  FDRE \empty_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_out[10]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_out[11]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_out[12]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[12]_i_10 
       (.CI(\empty_fu_54_reg[8]_i_10_n_2 ),
        .CO({\empty_fu_54_reg[12]_i_10_n_2 ,\empty_fu_54_reg[12]_i_10_n_3 ,\empty_fu_54_reg[12]_i_10_n_4 ,\empty_fu_54_reg[12]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[15:12]),
        .S(tmp_1_reg_296[15:12]));
  FDRE \empty_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_out[13]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_out[14]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_out[15]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(p_out[16]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[16]_i_10 
       (.CI(\empty_fu_54_reg[12]_i_10_n_2 ),
        .CO({\empty_fu_54_reg[16]_i_10_n_2 ,\empty_fu_54_reg[16]_i_10_n_3 ,\empty_fu_54_reg[16]_i_10_n_4 ,\empty_fu_54_reg[16]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[19:16]),
        .S(tmp_1_reg_296[19:16]));
  FDRE \empty_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_out[17]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_out[18]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_out[19]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(p_out[1]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(p_out[20]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[20]_i_10 
       (.CI(\empty_fu_54_reg[16]_i_10_n_2 ),
        .CO({\empty_fu_54_reg[20]_i_10_n_2 ,\empty_fu_54_reg[20]_i_10_n_3 ,\empty_fu_54_reg[20]_i_10_n_4 ,\empty_fu_54_reg[20]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[23:20]),
        .S(tmp_1_reg_296[23:20]));
  FDRE \empty_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(p_out[21]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(p_out[22]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(p_out[23]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_out[24]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[24]_i_10 
       (.CI(\empty_fu_54_reg[20]_i_10_n_2 ),
        .CO({\NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED [3],\empty_fu_54_reg[24]_i_10_n_3 ,\NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED [1],\empty_fu_54_reg[24]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_empty_fu_54_reg[24]_i_10_O_UNCONNECTED [3:2],A[25:24]}),
        .S({1'b0,1'b1,r_V_2_reg_291,tmp_1_reg_296[24]}));
  FDRE \empty_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_out[25]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_out[26]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(p_out[27]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_out[28]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_out[29]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(p_out[2]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_out[30]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_out[31]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(p_out[3]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(p_out[4]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[4]_i_10 
       (.CI(\empty_fu_54_reg[0]_i_11_n_2 ),
        .CO({\empty_fu_54_reg[4]_i_10_n_2 ,\empty_fu_54_reg[4]_i_10_n_3 ,\empty_fu_54_reg[4]_i_10_n_4 ,\empty_fu_54_reg[4]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S(tmp_1_reg_296[7:4]));
  FDRE \empty_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(p_out[5]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(p_out[6]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(p_out[7]),
        .R(1'b0));
  FDRE \empty_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_out[8]),
        .R(1'b0));
  CARRY4 \empty_fu_54_reg[8]_i_10 
       (.CI(\empty_fu_54_reg[4]_i_10_n_2 ),
        .CO({\empty_fu_54_reg[8]_i_10_n_2 ,\empty_fu_54_reg[8]_i_10_n_3 ,\empty_fu_54_reg[8]_i_10_n_4 ,\empty_fu_54_reg[8]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[11:8]),
        .S(tmp_1_reg_296[11:8]));
  FDRE \empty_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_17),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_out[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A(A),
        .CO(\empty_fu_54_reg[24]_i_10_n_3 ),
        .D(D[1:0]),
        .O({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .Q(Q[3:2]),
        .add_ln141_fu_120_p2({add_ln141_fu_120_p2[7],add_ln141_fu_120_p2[5:0]}),
        .\add_ln141_reg_275_reg[1] (\i_fu_58_reg_n_2_[1] ),
        .\add_ln141_reg_275_reg[1]_0 (\i_fu_58_reg_n_2_[0] ),
        .\add_ln141_reg_275_reg[2] (\i_fu_58_reg_n_2_[2] ),
        .\add_ln141_reg_275_reg[3] (\i_fu_58_reg_n_2_[3] ),
        .\add_ln141_reg_275_reg[4] (\i_fu_58_reg_n_2_[4] ),
        .\add_ln141_reg_275_reg[7] (\i_fu_58_reg_n_2_[6] ),
        .\add_ln141_reg_275_reg[7]_0 (\i_fu_58_reg_n_2_[5] ),
        .\add_ln141_reg_275_reg[7]_1 (\i_fu_58_reg_n_2_[7] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .ap_loop_init_int_reg_4({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .ap_loop_init_int_reg_5({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .ap_loop_init_int_reg_6({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .\empty_fu_54_reg[11] (p_out[8]),
        .\empty_fu_54_reg[11]_0 (p_out[9]),
        .\empty_fu_54_reg[11]_1 (p_out[10]),
        .\empty_fu_54_reg[11]_2 (p_out[11]),
        .\empty_fu_54_reg[15] (p_out[12]),
        .\empty_fu_54_reg[15]_0 (p_out[13]),
        .\empty_fu_54_reg[15]_1 (p_out[14]),
        .\empty_fu_54_reg[15]_2 (p_out[15]),
        .\empty_fu_54_reg[19] (p_out[16]),
        .\empty_fu_54_reg[19]_0 (p_out[17]),
        .\empty_fu_54_reg[19]_1 (p_out[18]),
        .\empty_fu_54_reg[19]_2 (p_out[19]),
        .\empty_fu_54_reg[23] (p_out[20]),
        .\empty_fu_54_reg[23]_0 (p_out[21]),
        .\empty_fu_54_reg[23]_1 (p_out[22]),
        .\empty_fu_54_reg[23]_2 (p_out[23]),
        .\empty_fu_54_reg[27] (p_out[24]),
        .\empty_fu_54_reg[27]_0 (p_out[25]),
        .\empty_fu_54_reg[27]_1 (p_out[26]),
        .\empty_fu_54_reg[27]_2 (p_out[27]),
        .\empty_fu_54_reg[31] (p_out[31]),
        .\empty_fu_54_reg[31]_0 (\empty_fu_54_reg[31]_0 ),
        .\empty_fu_54_reg[31]_1 (p_out[28]),
        .\empty_fu_54_reg[31]_2 (p_out[29]),
        .\empty_fu_54_reg[31]_3 (p_out[30]),
        .\empty_fu_54_reg[3] (p_out[0]),
        .\empty_fu_54_reg[3]_0 (p_out[1]),
        .\empty_fu_54_reg[3]_1 (p_out[2]),
        .\empty_fu_54_reg[3]_2 (p_out[3]),
        .\empty_fu_54_reg[7] (p_out[4]),
        .\empty_fu_54_reg[7]_0 (p_out[5]),
        .\empty_fu_54_reg[7]_1 (p_out[6]),
        .\empty_fu_54_reg[7]_2 (p_out[7]),
        .grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready),
        .grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg),
        .grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg(\i_fu_58[7]_i_3_n_2 ),
        .i_fu_580(i_fu_580),
        .\i_fu_58_reg[6] (flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \i_1_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[4]),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[4]),
        .R(1'b0));
  FDRE \i_1_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[5]),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[5]),
        .R(1'b0));
  FDRE \i_1_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[6]),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[6]),
        .R(1'b0));
  FDRE \i_1_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_1[7]),
        .Q(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \i_fu_58[7]_i_3 
       (.I0(\i_fu_58_reg_n_2_[0] ),
        .I1(\i_fu_58_reg_n_2_[1] ),
        .I2(\i_fu_58_reg_n_2_[5] ),
        .I3(\i_fu_58_reg_n_2_[4] ),
        .I4(\i_fu_58_reg_n_2_[2] ),
        .I5(\i_fu_58_reg_n_2_[7] ),
        .O(\i_fu_58[7]_i_3_n_2 ));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[0]),
        .Q(\i_fu_58_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[1]),
        .Q(\i_fu_58_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[2]),
        .Q(\i_fu_58_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[3]),
        .Q(\i_fu_58_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[4]),
        .Q(\i_fu_58_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[5]),
        .Q(\i_fu_58_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\i_fu_58_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \i_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln141_fu_120_p2[7]),
        .Q(\i_fu_58_reg_n_2_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_10 
       (.I0(compression_max_threshold_read_reg_1103[25]),
        .I1(p_out[25]),
        .I2(compression_max_threshold_read_reg_1103[24]),
        .I3(p_out[24]),
        .O(\icmp_ln149_reg_1307[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_12 
       (.I0(p_out[23]),
        .I1(compression_max_threshold_read_reg_1103[23]),
        .I2(p_out[22]),
        .I3(compression_max_threshold_read_reg_1103[22]),
        .O(\icmp_ln149_reg_1307[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_13 
       (.I0(p_out[21]),
        .I1(compression_max_threshold_read_reg_1103[21]),
        .I2(p_out[20]),
        .I3(compression_max_threshold_read_reg_1103[20]),
        .O(\icmp_ln149_reg_1307[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_14 
       (.I0(p_out[19]),
        .I1(compression_max_threshold_read_reg_1103[19]),
        .I2(p_out[18]),
        .I3(compression_max_threshold_read_reg_1103[18]),
        .O(\icmp_ln149_reg_1307[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_15 
       (.I0(p_out[17]),
        .I1(compression_max_threshold_read_reg_1103[17]),
        .I2(p_out[16]),
        .I3(compression_max_threshold_read_reg_1103[16]),
        .O(\icmp_ln149_reg_1307[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_16 
       (.I0(compression_max_threshold_read_reg_1103[23]),
        .I1(p_out[23]),
        .I2(compression_max_threshold_read_reg_1103[22]),
        .I3(p_out[22]),
        .O(\icmp_ln149_reg_1307[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_17 
       (.I0(compression_max_threshold_read_reg_1103[21]),
        .I1(p_out[21]),
        .I2(compression_max_threshold_read_reg_1103[20]),
        .I3(p_out[20]),
        .O(\icmp_ln149_reg_1307[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_18 
       (.I0(compression_max_threshold_read_reg_1103[19]),
        .I1(p_out[19]),
        .I2(compression_max_threshold_read_reg_1103[18]),
        .I3(p_out[18]),
        .O(\icmp_ln149_reg_1307[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_19 
       (.I0(compression_max_threshold_read_reg_1103[17]),
        .I1(p_out[17]),
        .I2(compression_max_threshold_read_reg_1103[16]),
        .I3(p_out[16]),
        .O(\icmp_ln149_reg_1307[0]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_21 
       (.I0(p_out[15]),
        .I1(compression_max_threshold_read_reg_1103[15]),
        .I2(p_out[14]),
        .I3(compression_max_threshold_read_reg_1103[14]),
        .O(\icmp_ln149_reg_1307[0]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_22 
       (.I0(p_out[13]),
        .I1(compression_max_threshold_read_reg_1103[13]),
        .I2(p_out[12]),
        .I3(compression_max_threshold_read_reg_1103[12]),
        .O(\icmp_ln149_reg_1307[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_23 
       (.I0(p_out[11]),
        .I1(compression_max_threshold_read_reg_1103[11]),
        .I2(p_out[10]),
        .I3(compression_max_threshold_read_reg_1103[10]),
        .O(\icmp_ln149_reg_1307[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_24 
       (.I0(p_out[9]),
        .I1(compression_max_threshold_read_reg_1103[9]),
        .I2(p_out[8]),
        .I3(compression_max_threshold_read_reg_1103[8]),
        .O(\icmp_ln149_reg_1307[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_25 
       (.I0(compression_max_threshold_read_reg_1103[15]),
        .I1(p_out[15]),
        .I2(compression_max_threshold_read_reg_1103[14]),
        .I3(p_out[14]),
        .O(\icmp_ln149_reg_1307[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_26 
       (.I0(compression_max_threshold_read_reg_1103[13]),
        .I1(p_out[13]),
        .I2(compression_max_threshold_read_reg_1103[12]),
        .I3(p_out[12]),
        .O(\icmp_ln149_reg_1307[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_27 
       (.I0(compression_max_threshold_read_reg_1103[11]),
        .I1(p_out[11]),
        .I2(compression_max_threshold_read_reg_1103[10]),
        .I3(p_out[10]),
        .O(\icmp_ln149_reg_1307[0]_i_27_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_28 
       (.I0(compression_max_threshold_read_reg_1103[9]),
        .I1(p_out[9]),
        .I2(compression_max_threshold_read_reg_1103[8]),
        .I3(p_out[8]),
        .O(\icmp_ln149_reg_1307[0]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_29 
       (.I0(p_out[7]),
        .I1(compression_max_threshold_read_reg_1103[7]),
        .I2(p_out[6]),
        .I3(compression_max_threshold_read_reg_1103[6]),
        .O(\icmp_ln149_reg_1307[0]_i_29_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_3 
       (.I0(compression_max_threshold_read_reg_1103[31]),
        .I1(p_out[31]),
        .I2(p_out[30]),
        .I3(compression_max_threshold_read_reg_1103[30]),
        .O(\icmp_ln149_reg_1307[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_30 
       (.I0(p_out[5]),
        .I1(compression_max_threshold_read_reg_1103[5]),
        .I2(p_out[4]),
        .I3(compression_max_threshold_read_reg_1103[4]),
        .O(\icmp_ln149_reg_1307[0]_i_30_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_31 
       (.I0(p_out[3]),
        .I1(compression_max_threshold_read_reg_1103[3]),
        .I2(p_out[2]),
        .I3(compression_max_threshold_read_reg_1103[2]),
        .O(\icmp_ln149_reg_1307[0]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_32 
       (.I0(p_out[1]),
        .I1(compression_max_threshold_read_reg_1103[1]),
        .I2(p_out[0]),
        .I3(compression_max_threshold_read_reg_1103[0]),
        .O(\icmp_ln149_reg_1307[0]_i_32_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_33 
       (.I0(compression_max_threshold_read_reg_1103[7]),
        .I1(p_out[7]),
        .I2(compression_max_threshold_read_reg_1103[6]),
        .I3(p_out[6]),
        .O(\icmp_ln149_reg_1307[0]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_34 
       (.I0(compression_max_threshold_read_reg_1103[5]),
        .I1(p_out[5]),
        .I2(compression_max_threshold_read_reg_1103[4]),
        .I3(p_out[4]),
        .O(\icmp_ln149_reg_1307[0]_i_34_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_35 
       (.I0(compression_max_threshold_read_reg_1103[3]),
        .I1(p_out[3]),
        .I2(compression_max_threshold_read_reg_1103[2]),
        .I3(p_out[2]),
        .O(\icmp_ln149_reg_1307[0]_i_35_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_36 
       (.I0(compression_max_threshold_read_reg_1103[1]),
        .I1(p_out[1]),
        .I2(compression_max_threshold_read_reg_1103[0]),
        .I3(p_out[0]),
        .O(\icmp_ln149_reg_1307[0]_i_36_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_4 
       (.I0(p_out[29]),
        .I1(compression_max_threshold_read_reg_1103[29]),
        .I2(p_out[28]),
        .I3(compression_max_threshold_read_reg_1103[28]),
        .O(\icmp_ln149_reg_1307[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_5 
       (.I0(p_out[27]),
        .I1(compression_max_threshold_read_reg_1103[27]),
        .I2(p_out[26]),
        .I3(compression_max_threshold_read_reg_1103[26]),
        .O(\icmp_ln149_reg_1307[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln149_reg_1307[0]_i_6 
       (.I0(p_out[25]),
        .I1(compression_max_threshold_read_reg_1103[25]),
        .I2(p_out[24]),
        .I3(compression_max_threshold_read_reg_1103[24]),
        .O(\icmp_ln149_reg_1307[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_7 
       (.I0(compression_max_threshold_read_reg_1103[31]),
        .I1(p_out[31]),
        .I2(compression_max_threshold_read_reg_1103[30]),
        .I3(p_out[30]),
        .O(\icmp_ln149_reg_1307[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_8 
       (.I0(compression_max_threshold_read_reg_1103[29]),
        .I1(p_out[29]),
        .I2(compression_max_threshold_read_reg_1103[28]),
        .I3(p_out[28]),
        .O(\icmp_ln149_reg_1307[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln149_reg_1307[0]_i_9 
       (.I0(compression_max_threshold_read_reg_1103[27]),
        .I1(p_out[27]),
        .I2(compression_max_threshold_read_reg_1103[26]),
        .I3(p_out[26]),
        .O(\icmp_ln149_reg_1307[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln149_reg_1307_reg[0]_i_1 
       (.CI(\icmp_ln149_reg_1307_reg[0]_i_2_n_2 ),
        .CO({CO,\icmp_ln149_reg_1307_reg[0]_i_1_n_3 ,\icmp_ln149_reg_1307_reg[0]_i_1_n_4 ,\icmp_ln149_reg_1307_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln149_reg_1307[0]_i_3_n_2 ,\icmp_ln149_reg_1307[0]_i_4_n_2 ,\icmp_ln149_reg_1307[0]_i_5_n_2 ,\icmp_ln149_reg_1307[0]_i_6_n_2 }),
        .O(\NLW_icmp_ln149_reg_1307_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln149_reg_1307[0]_i_7_n_2 ,\icmp_ln149_reg_1307[0]_i_8_n_2 ,\icmp_ln149_reg_1307[0]_i_9_n_2 ,\icmp_ln149_reg_1307[0]_i_10_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln149_reg_1307_reg[0]_i_11 
       (.CI(\icmp_ln149_reg_1307_reg[0]_i_20_n_2 ),
        .CO({\icmp_ln149_reg_1307_reg[0]_i_11_n_2 ,\icmp_ln149_reg_1307_reg[0]_i_11_n_3 ,\icmp_ln149_reg_1307_reg[0]_i_11_n_4 ,\icmp_ln149_reg_1307_reg[0]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln149_reg_1307[0]_i_21_n_2 ,\icmp_ln149_reg_1307[0]_i_22_n_2 ,\icmp_ln149_reg_1307[0]_i_23_n_2 ,\icmp_ln149_reg_1307[0]_i_24_n_2 }),
        .O(\NLW_icmp_ln149_reg_1307_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln149_reg_1307[0]_i_25_n_2 ,\icmp_ln149_reg_1307[0]_i_26_n_2 ,\icmp_ln149_reg_1307[0]_i_27_n_2 ,\icmp_ln149_reg_1307[0]_i_28_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln149_reg_1307_reg[0]_i_2 
       (.CI(\icmp_ln149_reg_1307_reg[0]_i_11_n_2 ),
        .CO({\icmp_ln149_reg_1307_reg[0]_i_2_n_2 ,\icmp_ln149_reg_1307_reg[0]_i_2_n_3 ,\icmp_ln149_reg_1307_reg[0]_i_2_n_4 ,\icmp_ln149_reg_1307_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln149_reg_1307[0]_i_12_n_2 ,\icmp_ln149_reg_1307[0]_i_13_n_2 ,\icmp_ln149_reg_1307[0]_i_14_n_2 ,\icmp_ln149_reg_1307[0]_i_15_n_2 }),
        .O(\NLW_icmp_ln149_reg_1307_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln149_reg_1307[0]_i_16_n_2 ,\icmp_ln149_reg_1307[0]_i_17_n_2 ,\icmp_ln149_reg_1307[0]_i_18_n_2 ,\icmp_ln149_reg_1307[0]_i_19_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln149_reg_1307_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln149_reg_1307_reg[0]_i_20_n_2 ,\icmp_ln149_reg_1307_reg[0]_i_20_n_3 ,\icmp_ln149_reg_1307_reg[0]_i_20_n_4 ,\icmp_ln149_reg_1307_reg[0]_i_20_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln149_reg_1307[0]_i_29_n_2 ,\icmp_ln149_reg_1307[0]_i_30_n_2 ,\icmp_ln149_reg_1307[0]_i_31_n_2 ,\icmp_ln149_reg_1307[0]_i_32_n_2 }),
        .O(\NLW_icmp_ln149_reg_1307_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln149_reg_1307[0]_i_33_n_2 ,\icmp_ln149_reg_1307[0]_i_34_n_2 ,\icmp_ln149_reg_1307[0]_i_35_n_2 ,\icmp_ln149_reg_1307[0]_i_36_n_2 }));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_10 
       (.I0(p_out[24]),
        .I1(p_out[25]),
        .O(\icmp_ln160_reg_1311[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_12 
       (.I0(p_out[22]),
        .I1(p_out[23]),
        .O(\icmp_ln160_reg_1311[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_13 
       (.I0(p_out[20]),
        .I1(p_out[21]),
        .O(\icmp_ln160_reg_1311[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_14 
       (.I0(p_out[18]),
        .I1(p_out[19]),
        .O(\icmp_ln160_reg_1311[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_15 
       (.I0(p_out[16]),
        .I1(p_out[17]),
        .O(\icmp_ln160_reg_1311[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_16 
       (.I0(p_out[22]),
        .I1(p_out[23]),
        .O(\icmp_ln160_reg_1311[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_17 
       (.I0(p_out[20]),
        .I1(p_out[21]),
        .O(\icmp_ln160_reg_1311[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_18 
       (.I0(p_out[18]),
        .I1(p_out[19]),
        .O(\icmp_ln160_reg_1311[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_19 
       (.I0(p_out[16]),
        .I1(p_out[17]),
        .O(\icmp_ln160_reg_1311[0]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_21 
       (.I0(p_out[14]),
        .I1(p_out[15]),
        .O(\icmp_ln160_reg_1311[0]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_22 
       (.I0(p_out[12]),
        .I1(p_out[13]),
        .O(\icmp_ln160_reg_1311[0]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_23 
       (.I0(p_out[10]),
        .I1(p_out[11]),
        .O(\icmp_ln160_reg_1311[0]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_24 
       (.I0(p_out[8]),
        .I1(p_out[9]),
        .O(\icmp_ln160_reg_1311[0]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_25 
       (.I0(p_out[14]),
        .I1(p_out[15]),
        .O(\icmp_ln160_reg_1311[0]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_26 
       (.I0(p_out[12]),
        .I1(p_out[13]),
        .O(\icmp_ln160_reg_1311[0]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_27 
       (.I0(p_out[10]),
        .I1(p_out[11]),
        .O(\icmp_ln160_reg_1311[0]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_28 
       (.I0(p_out[8]),
        .I1(p_out[9]),
        .O(\icmp_ln160_reg_1311[0]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_29 
       (.I0(p_out[6]),
        .I1(p_out[7]),
        .O(\icmp_ln160_reg_1311[0]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln160_reg_1311[0]_i_3 
       (.I0(p_out[30]),
        .I1(p_out[31]),
        .O(\icmp_ln160_reg_1311[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_30 
       (.I0(p_out[4]),
        .I1(p_out[5]),
        .O(\icmp_ln160_reg_1311[0]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_31 
       (.I0(p_out[2]),
        .I1(p_out[3]),
        .O(\icmp_ln160_reg_1311[0]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_32 
       (.I0(p_out[0]),
        .I1(p_out[1]),
        .O(\icmp_ln160_reg_1311[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_33 
       (.I0(p_out[6]),
        .I1(p_out[7]),
        .O(\icmp_ln160_reg_1311[0]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_34 
       (.I0(p_out[4]),
        .I1(p_out[5]),
        .O(\icmp_ln160_reg_1311[0]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_35 
       (.I0(p_out[2]),
        .I1(p_out[3]),
        .O(\icmp_ln160_reg_1311[0]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_36 
       (.I0(p_out[0]),
        .I1(p_out[1]),
        .O(\icmp_ln160_reg_1311[0]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_4 
       (.I0(p_out[28]),
        .I1(p_out[29]),
        .O(\icmp_ln160_reg_1311[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_5 
       (.I0(p_out[26]),
        .I1(p_out[27]),
        .O(\icmp_ln160_reg_1311[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln160_reg_1311[0]_i_6 
       (.I0(p_out[24]),
        .I1(p_out[25]),
        .O(\icmp_ln160_reg_1311[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_7 
       (.I0(p_out[30]),
        .I1(p_out[31]),
        .O(\icmp_ln160_reg_1311[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_8 
       (.I0(p_out[28]),
        .I1(p_out[29]),
        .O(\icmp_ln160_reg_1311[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln160_reg_1311[0]_i_9 
       (.I0(p_out[26]),
        .I1(p_out[27]),
        .O(\icmp_ln160_reg_1311[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln160_reg_1311_reg[0]_i_1 
       (.CI(\icmp_ln160_reg_1311_reg[0]_i_2_n_2 ),
        .CO({\empty_fu_54_reg[30]_0 ,\icmp_ln160_reg_1311_reg[0]_i_1_n_3 ,\icmp_ln160_reg_1311_reg[0]_i_1_n_4 ,\icmp_ln160_reg_1311_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln160_reg_1311[0]_i_3_n_2 ,\icmp_ln160_reg_1311[0]_i_4_n_2 ,\icmp_ln160_reg_1311[0]_i_5_n_2 ,\icmp_ln160_reg_1311[0]_i_6_n_2 }),
        .O(\NLW_icmp_ln160_reg_1311_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln160_reg_1311[0]_i_7_n_2 ,\icmp_ln160_reg_1311[0]_i_8_n_2 ,\icmp_ln160_reg_1311[0]_i_9_n_2 ,\icmp_ln160_reg_1311[0]_i_10_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln160_reg_1311_reg[0]_i_11 
       (.CI(\icmp_ln160_reg_1311_reg[0]_i_20_n_2 ),
        .CO({\icmp_ln160_reg_1311_reg[0]_i_11_n_2 ,\icmp_ln160_reg_1311_reg[0]_i_11_n_3 ,\icmp_ln160_reg_1311_reg[0]_i_11_n_4 ,\icmp_ln160_reg_1311_reg[0]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln160_reg_1311[0]_i_21_n_2 ,\icmp_ln160_reg_1311[0]_i_22_n_2 ,\icmp_ln160_reg_1311[0]_i_23_n_2 ,\icmp_ln160_reg_1311[0]_i_24_n_2 }),
        .O(\NLW_icmp_ln160_reg_1311_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln160_reg_1311[0]_i_25_n_2 ,\icmp_ln160_reg_1311[0]_i_26_n_2 ,\icmp_ln160_reg_1311[0]_i_27_n_2 ,\icmp_ln160_reg_1311[0]_i_28_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln160_reg_1311_reg[0]_i_2 
       (.CI(\icmp_ln160_reg_1311_reg[0]_i_11_n_2 ),
        .CO({\icmp_ln160_reg_1311_reg[0]_i_2_n_2 ,\icmp_ln160_reg_1311_reg[0]_i_2_n_3 ,\icmp_ln160_reg_1311_reg[0]_i_2_n_4 ,\icmp_ln160_reg_1311_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln160_reg_1311[0]_i_12_n_2 ,\icmp_ln160_reg_1311[0]_i_13_n_2 ,\icmp_ln160_reg_1311[0]_i_14_n_2 ,\icmp_ln160_reg_1311[0]_i_15_n_2 }),
        .O(\NLW_icmp_ln160_reg_1311_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln160_reg_1311[0]_i_16_n_2 ,\icmp_ln160_reg_1311[0]_i_17_n_2 ,\icmp_ln160_reg_1311[0]_i_18_n_2 ,\icmp_ln160_reg_1311[0]_i_19_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln160_reg_1311_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln160_reg_1311_reg[0]_i_20_n_2 ,\icmp_ln160_reg_1311_reg[0]_i_20_n_3 ,\icmp_ln160_reg_1311_reg[0]_i_20_n_4 ,\icmp_ln160_reg_1311_reg[0]_i_20_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln160_reg_1311[0]_i_29_n_2 ,\icmp_ln160_reg_1311[0]_i_30_n_2 ,\icmp_ln160_reg_1311[0]_i_31_n_2 ,\icmp_ln160_reg_1311[0]_i_32_n_2 }),
        .O(\NLW_icmp_ln160_reg_1311_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln160_reg_1311[0]_i_33_n_2 ,\icmp_ln160_reg_1311[0]_i_34_n_2 ,\icmp_ln160_reg_1311[0]_i_35_n_2 ,\icmp_ln160_reg_1311[0]_i_36_n_2 }));
  LUT6 #(
    .INIT(64'hBFAABFBF80AA8080)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_2 ),
        .I1(Q[3]),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0),
        .I3(\q0_reg[0] ),
        .I4(Q[0]),
        .I5(lpf_coefficients_V_q0),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \q0[0]_i_2 
       (.I0(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[6]),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[5]),
        .I2(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[4]),
        .I3(Q[0]),
        .I4(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0[7]),
        .O(\q0[0]_i_2_n_2 ));
  FDRE \r_V_2_reg_291_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[32]),
        .Q(r_V_2_reg_291),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  LUT5 #(
    .INIT(32'hEFEAEAEA)) 
    ram_reg_i_1
       (.I0(Q[1]),
        .I1(grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0),
        .I2(Q[3]),
        .I3(grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg),
        .I4(Q[0]),
        .O(compression_buffer_ce0));
  LUT6 #(
    .INIT(64'h000022220000F000)) 
    ram_reg_i_2
       (.I0(add_ln141_reg_275[7]),
        .I1(ram_reg_i_43_n_2),
        .I2(ram_reg),
        .I3(ram_reg_0[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h000022220000F000)) 
    ram_reg_i_3
       (.I0(add_ln141_reg_275[6]),
        .I1(ram_reg_i_43_n_2),
        .I2(ram_reg),
        .I3(ram_reg_0[1]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_43
       (.I0(\add_ln141_reg_275_reg[5]_0 [4]),
        .I1(\add_ln141_reg_275_reg[5]_0 [3]),
        .I2(\add_ln141_reg_275_reg[5]_0 [0]),
        .I3(\add_ln141_reg_275_reg[5]_0 [1]),
        .I4(ram_reg_i_53_n_2),
        .O(ram_reg_i_43_n_2));
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_reg_i_53
       (.I0(add_ln141_reg_275[7]),
        .I1(\add_ln141_reg_275_reg[5]_0 [2]),
        .I2(add_ln141_reg_275[3]),
        .I3(add_ln141_reg_275[6]),
        .O(ram_reg_i_53_n_2));
  LUT6 #(
    .INIT(64'h000022220000F000)) 
    ram_reg_i_6
       (.I0(add_ln141_reg_275[3]),
        .I1(ram_reg_i_43_n_2),
        .I2(ram_reg),
        .I3(ram_reg_0[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    start0_i_1
       (.I0(CO),
        .I1(icmp_ln159_fu_767_p2),
        .I2(icmp_ln159_1_fu_772_p2),
        .I3(Q[4]),
        .I4(\empty_fu_54_reg[30]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_10
       (.I0(compression_min_threshold_read_reg_1108[29]),
        .I1(p_out[29]),
        .I2(compression_min_threshold_read_reg_1108[28]),
        .I3(p_out[28]),
        .O(start0_i_10_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_11
       (.I0(compression_min_threshold_read_reg_1108[27]),
        .I1(p_out[27]),
        .I2(compression_min_threshold_read_reg_1108[26]),
        .I3(p_out[26]),
        .O(start0_i_11_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_12
       (.I0(compression_min_threshold_read_reg_1108[25]),
        .I1(p_out[25]),
        .I2(compression_min_threshold_read_reg_1108[24]),
        .I3(p_out[24]),
        .O(start0_i_12_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_14
       (.I0(start0_reg_i_3_0[31]),
        .I1(p_out[31]),
        .I2(p_out[30]),
        .I3(start0_reg_i_3_0[30]),
        .O(start0_i_14_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_15
       (.I0(p_out[29]),
        .I1(start0_reg_i_3_0[29]),
        .I2(p_out[28]),
        .I3(start0_reg_i_3_0[28]),
        .O(start0_i_15_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_16
       (.I0(p_out[27]),
        .I1(start0_reg_i_3_0[27]),
        .I2(p_out[26]),
        .I3(start0_reg_i_3_0[26]),
        .O(start0_i_16_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_17
       (.I0(p_out[25]),
        .I1(start0_reg_i_3_0[25]),
        .I2(p_out[24]),
        .I3(start0_reg_i_3_0[24]),
        .O(start0_i_17_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_18
       (.I0(start0_reg_i_3_0[31]),
        .I1(p_out[31]),
        .I2(start0_reg_i_3_0[30]),
        .I3(p_out[30]),
        .O(start0_i_18_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_19
       (.I0(start0_reg_i_3_0[29]),
        .I1(p_out[29]),
        .I2(start0_reg_i_3_0[28]),
        .I3(p_out[28]),
        .O(start0_i_19_n_2));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h80)) 
    start0_i_1__0
       (.I0(Q[4]),
        .I1(\empty_fu_54_reg[30]_0 ),
        .I2(CO),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_20
       (.I0(start0_reg_i_3_0[27]),
        .I1(p_out[27]),
        .I2(start0_reg_i_3_0[26]),
        .I3(p_out[26]),
        .O(start0_i_20_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_21
       (.I0(start0_reg_i_3_0[25]),
        .I1(p_out[25]),
        .I2(start0_reg_i_3_0[24]),
        .I3(p_out[24]),
        .O(start0_i_21_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_23
       (.I0(compression_min_threshold_read_reg_1108[23]),
        .I1(p_out[23]),
        .I2(compression_min_threshold_read_reg_1108[22]),
        .I3(p_out[22]),
        .O(start0_i_23_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_24
       (.I0(compression_min_threshold_read_reg_1108[21]),
        .I1(p_out[21]),
        .I2(compression_min_threshold_read_reg_1108[20]),
        .I3(p_out[20]),
        .O(start0_i_24_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_25
       (.I0(compression_min_threshold_read_reg_1108[19]),
        .I1(p_out[19]),
        .I2(compression_min_threshold_read_reg_1108[18]),
        .I3(p_out[18]),
        .O(start0_i_25_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_26
       (.I0(compression_min_threshold_read_reg_1108[17]),
        .I1(p_out[17]),
        .I2(compression_min_threshold_read_reg_1108[16]),
        .I3(p_out[16]),
        .O(start0_i_26_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_27
       (.I0(compression_min_threshold_read_reg_1108[23]),
        .I1(p_out[23]),
        .I2(compression_min_threshold_read_reg_1108[22]),
        .I3(p_out[22]),
        .O(start0_i_27_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_28
       (.I0(compression_min_threshold_read_reg_1108[21]),
        .I1(p_out[21]),
        .I2(compression_min_threshold_read_reg_1108[20]),
        .I3(p_out[20]),
        .O(start0_i_28_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_29
       (.I0(compression_min_threshold_read_reg_1108[19]),
        .I1(p_out[19]),
        .I2(compression_min_threshold_read_reg_1108[18]),
        .I3(p_out[18]),
        .O(start0_i_29_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_30
       (.I0(compression_min_threshold_read_reg_1108[17]),
        .I1(p_out[17]),
        .I2(compression_min_threshold_read_reg_1108[16]),
        .I3(p_out[16]),
        .O(start0_i_30_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_32
       (.I0(p_out[23]),
        .I1(start0_reg_i_3_0[23]),
        .I2(p_out[22]),
        .I3(start0_reg_i_3_0[22]),
        .O(start0_i_32_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_33
       (.I0(p_out[21]),
        .I1(start0_reg_i_3_0[21]),
        .I2(p_out[20]),
        .I3(start0_reg_i_3_0[20]),
        .O(start0_i_33_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_34
       (.I0(p_out[19]),
        .I1(start0_reg_i_3_0[19]),
        .I2(p_out[18]),
        .I3(start0_reg_i_3_0[18]),
        .O(start0_i_34_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_35
       (.I0(p_out[17]),
        .I1(start0_reg_i_3_0[17]),
        .I2(p_out[16]),
        .I3(start0_reg_i_3_0[16]),
        .O(start0_i_35_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_36
       (.I0(start0_reg_i_3_0[23]),
        .I1(p_out[23]),
        .I2(start0_reg_i_3_0[22]),
        .I3(p_out[22]),
        .O(start0_i_36_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_37
       (.I0(start0_reg_i_3_0[21]),
        .I1(p_out[21]),
        .I2(start0_reg_i_3_0[20]),
        .I3(p_out[20]),
        .O(start0_i_37_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_38
       (.I0(start0_reg_i_3_0[19]),
        .I1(p_out[19]),
        .I2(start0_reg_i_3_0[18]),
        .I3(p_out[18]),
        .O(start0_i_38_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_39
       (.I0(start0_reg_i_3_0[17]),
        .I1(p_out[17]),
        .I2(start0_reg_i_3_0[16]),
        .I3(p_out[16]),
        .O(start0_i_39_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_41
       (.I0(compression_min_threshold_read_reg_1108[15]),
        .I1(p_out[15]),
        .I2(compression_min_threshold_read_reg_1108[14]),
        .I3(p_out[14]),
        .O(start0_i_41_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_42
       (.I0(compression_min_threshold_read_reg_1108[13]),
        .I1(p_out[13]),
        .I2(compression_min_threshold_read_reg_1108[12]),
        .I3(p_out[12]),
        .O(start0_i_42_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_43
       (.I0(compression_min_threshold_read_reg_1108[11]),
        .I1(p_out[11]),
        .I2(compression_min_threshold_read_reg_1108[10]),
        .I3(p_out[10]),
        .O(start0_i_43_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_44
       (.I0(compression_min_threshold_read_reg_1108[9]),
        .I1(p_out[9]),
        .I2(compression_min_threshold_read_reg_1108[8]),
        .I3(p_out[8]),
        .O(start0_i_44_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_45
       (.I0(compression_min_threshold_read_reg_1108[15]),
        .I1(p_out[15]),
        .I2(compression_min_threshold_read_reg_1108[14]),
        .I3(p_out[14]),
        .O(start0_i_45_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_46
       (.I0(compression_min_threshold_read_reg_1108[13]),
        .I1(p_out[13]),
        .I2(compression_min_threshold_read_reg_1108[12]),
        .I3(p_out[12]),
        .O(start0_i_46_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_47
       (.I0(compression_min_threshold_read_reg_1108[11]),
        .I1(p_out[11]),
        .I2(compression_min_threshold_read_reg_1108[10]),
        .I3(p_out[10]),
        .O(start0_i_47_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_48
       (.I0(compression_min_threshold_read_reg_1108[9]),
        .I1(p_out[9]),
        .I2(compression_min_threshold_read_reg_1108[8]),
        .I3(p_out[8]),
        .O(start0_i_48_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_5
       (.I0(p_out[31]),
        .I1(compression_min_threshold_read_reg_1108[31]),
        .I2(compression_min_threshold_read_reg_1108[30]),
        .I3(p_out[30]),
        .O(start0_i_5_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_50
       (.I0(p_out[15]),
        .I1(start0_reg_i_3_0[15]),
        .I2(p_out[14]),
        .I3(start0_reg_i_3_0[14]),
        .O(start0_i_50_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_51
       (.I0(p_out[13]),
        .I1(start0_reg_i_3_0[13]),
        .I2(p_out[12]),
        .I3(start0_reg_i_3_0[12]),
        .O(start0_i_51_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_52
       (.I0(p_out[11]),
        .I1(start0_reg_i_3_0[11]),
        .I2(p_out[10]),
        .I3(start0_reg_i_3_0[10]),
        .O(start0_i_52_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_53
       (.I0(p_out[9]),
        .I1(start0_reg_i_3_0[9]),
        .I2(p_out[8]),
        .I3(start0_reg_i_3_0[8]),
        .O(start0_i_53_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_54
       (.I0(start0_reg_i_3_0[15]),
        .I1(p_out[15]),
        .I2(start0_reg_i_3_0[14]),
        .I3(p_out[14]),
        .O(start0_i_54_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_55
       (.I0(start0_reg_i_3_0[13]),
        .I1(p_out[13]),
        .I2(start0_reg_i_3_0[12]),
        .I3(p_out[12]),
        .O(start0_i_55_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_56
       (.I0(start0_reg_i_3_0[11]),
        .I1(p_out[11]),
        .I2(start0_reg_i_3_0[10]),
        .I3(p_out[10]),
        .O(start0_i_56_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_57
       (.I0(start0_reg_i_3_0[9]),
        .I1(p_out[9]),
        .I2(start0_reg_i_3_0[8]),
        .I3(p_out[8]),
        .O(start0_i_57_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_58
       (.I0(compression_min_threshold_read_reg_1108[7]),
        .I1(p_out[7]),
        .I2(compression_min_threshold_read_reg_1108[6]),
        .I3(p_out[6]),
        .O(start0_i_58_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_59
       (.I0(compression_min_threshold_read_reg_1108[5]),
        .I1(p_out[5]),
        .I2(compression_min_threshold_read_reg_1108[4]),
        .I3(p_out[4]),
        .O(start0_i_59_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_6
       (.I0(compression_min_threshold_read_reg_1108[29]),
        .I1(p_out[29]),
        .I2(compression_min_threshold_read_reg_1108[28]),
        .I3(p_out[28]),
        .O(start0_i_6_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_60
       (.I0(compression_min_threshold_read_reg_1108[3]),
        .I1(p_out[3]),
        .I2(compression_min_threshold_read_reg_1108[2]),
        .I3(p_out[2]),
        .O(start0_i_60_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_61
       (.I0(compression_min_threshold_read_reg_1108[1]),
        .I1(p_out[1]),
        .I2(compression_min_threshold_read_reg_1108[0]),
        .I3(p_out[0]),
        .O(start0_i_61_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_62
       (.I0(compression_min_threshold_read_reg_1108[7]),
        .I1(p_out[7]),
        .I2(compression_min_threshold_read_reg_1108[6]),
        .I3(p_out[6]),
        .O(start0_i_62_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_63
       (.I0(compression_min_threshold_read_reg_1108[5]),
        .I1(p_out[5]),
        .I2(compression_min_threshold_read_reg_1108[4]),
        .I3(p_out[4]),
        .O(start0_i_63_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_64
       (.I0(compression_min_threshold_read_reg_1108[3]),
        .I1(p_out[3]),
        .I2(compression_min_threshold_read_reg_1108[2]),
        .I3(p_out[2]),
        .O(start0_i_64_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_65
       (.I0(compression_min_threshold_read_reg_1108[1]),
        .I1(p_out[1]),
        .I2(compression_min_threshold_read_reg_1108[0]),
        .I3(p_out[0]),
        .O(start0_i_65_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_66
       (.I0(p_out[7]),
        .I1(start0_reg_i_3_0[7]),
        .I2(p_out[6]),
        .I3(start0_reg_i_3_0[6]),
        .O(start0_i_66_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_67
       (.I0(p_out[5]),
        .I1(start0_reg_i_3_0[5]),
        .I2(p_out[4]),
        .I3(start0_reg_i_3_0[4]),
        .O(start0_i_67_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_68
       (.I0(p_out[3]),
        .I1(start0_reg_i_3_0[3]),
        .I2(p_out[2]),
        .I3(start0_reg_i_3_0[2]),
        .O(start0_i_68_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_69
       (.I0(p_out[1]),
        .I1(start0_reg_i_3_0[1]),
        .I2(p_out[0]),
        .I3(start0_reg_i_3_0[0]),
        .O(start0_i_69_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_7
       (.I0(compression_min_threshold_read_reg_1108[27]),
        .I1(p_out[27]),
        .I2(compression_min_threshold_read_reg_1108[26]),
        .I3(p_out[26]),
        .O(start0_i_7_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_70
       (.I0(start0_reg_i_3_0[7]),
        .I1(p_out[7]),
        .I2(start0_reg_i_3_0[6]),
        .I3(p_out[6]),
        .O(start0_i_70_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_71
       (.I0(start0_reg_i_3_0[5]),
        .I1(p_out[5]),
        .I2(start0_reg_i_3_0[4]),
        .I3(p_out[4]),
        .O(start0_i_71_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_72
       (.I0(start0_reg_i_3_0[3]),
        .I1(p_out[3]),
        .I2(start0_reg_i_3_0[2]),
        .I3(p_out[2]),
        .O(start0_i_72_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_73
       (.I0(start0_reg_i_3_0[1]),
        .I1(p_out[1]),
        .I2(start0_reg_i_3_0[0]),
        .I3(p_out[0]),
        .O(start0_i_73_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    start0_i_8
       (.I0(compression_min_threshold_read_reg_1108[25]),
        .I1(p_out[25]),
        .I2(compression_min_threshold_read_reg_1108[24]),
        .I3(p_out[24]),
        .O(start0_i_8_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    start0_i_9
       (.I0(compression_min_threshold_read_reg_1108[31]),
        .I1(p_out[31]),
        .I2(compression_min_threshold_read_reg_1108[30]),
        .I3(p_out[30]),
        .O(start0_i_9_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_13
       (.CI(start0_reg_i_31_n_2),
        .CO({start0_reg_i_13_n_2,start0_reg_i_13_n_3,start0_reg_i_13_n_4,start0_reg_i_13_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_32_n_2,start0_i_33_n_2,start0_i_34_n_2,start0_i_35_n_2}),
        .O(NLW_start0_reg_i_13_O_UNCONNECTED[3:0]),
        .S({start0_i_36_n_2,start0_i_37_n_2,start0_i_38_n_2,start0_i_39_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_2
       (.CI(start0_reg_i_4_n_2),
        .CO({icmp_ln159_fu_767_p2,start0_reg_i_2_n_3,start0_reg_i_2_n_4,start0_reg_i_2_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_5_n_2,start0_i_6_n_2,start0_i_7_n_2,start0_i_8_n_2}),
        .O(NLW_start0_reg_i_2_O_UNCONNECTED[3:0]),
        .S({start0_i_9_n_2,start0_i_10_n_2,start0_i_11_n_2,start0_i_12_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_22
       (.CI(start0_reg_i_40_n_2),
        .CO({start0_reg_i_22_n_2,start0_reg_i_22_n_3,start0_reg_i_22_n_4,start0_reg_i_22_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_41_n_2,start0_i_42_n_2,start0_i_43_n_2,start0_i_44_n_2}),
        .O(NLW_start0_reg_i_22_O_UNCONNECTED[3:0]),
        .S({start0_i_45_n_2,start0_i_46_n_2,start0_i_47_n_2,start0_i_48_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_3
       (.CI(start0_reg_i_13_n_2),
        .CO({icmp_ln159_1_fu_772_p2,start0_reg_i_3_n_3,start0_reg_i_3_n_4,start0_reg_i_3_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_14_n_2,start0_i_15_n_2,start0_i_16_n_2,start0_i_17_n_2}),
        .O(NLW_start0_reg_i_3_O_UNCONNECTED[3:0]),
        .S({start0_i_18_n_2,start0_i_19_n_2,start0_i_20_n_2,start0_i_21_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_31
       (.CI(start0_reg_i_49_n_2),
        .CO({start0_reg_i_31_n_2,start0_reg_i_31_n_3,start0_reg_i_31_n_4,start0_reg_i_31_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_50_n_2,start0_i_51_n_2,start0_i_52_n_2,start0_i_53_n_2}),
        .O(NLW_start0_reg_i_31_O_UNCONNECTED[3:0]),
        .S({start0_i_54_n_2,start0_i_55_n_2,start0_i_56_n_2,start0_i_57_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_4
       (.CI(start0_reg_i_22_n_2),
        .CO({start0_reg_i_4_n_2,start0_reg_i_4_n_3,start0_reg_i_4_n_4,start0_reg_i_4_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_23_n_2,start0_i_24_n_2,start0_i_25_n_2,start0_i_26_n_2}),
        .O(NLW_start0_reg_i_4_O_UNCONNECTED[3:0]),
        .S({start0_i_27_n_2,start0_i_28_n_2,start0_i_29_n_2,start0_i_30_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_40
       (.CI(1'b0),
        .CO({start0_reg_i_40_n_2,start0_reg_i_40_n_3,start0_reg_i_40_n_4,start0_reg_i_40_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_58_n_2,start0_i_59_n_2,start0_i_60_n_2,start0_i_61_n_2}),
        .O(NLW_start0_reg_i_40_O_UNCONNECTED[3:0]),
        .S({start0_i_62_n_2,start0_i_63_n_2,start0_i_64_n_2,start0_i_65_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 start0_reg_i_49
       (.CI(1'b0),
        .CO({start0_reg_i_49_n_2,start0_reg_i_49_n_3,start0_reg_i_49_n_4,start0_reg_i_49_n_5}),
        .CYINIT(1'b0),
        .DI({start0_i_66_n_2,start0_i_67_n_2,start0_i_68_n_2,start0_i_69_n_2}),
        .O(NLW_start0_reg_i_49_O_UNCONNECTED[3:0]),
        .S({start0_i_70_n_2,start0_i_71_n_2,start0_i_72_n_2,start0_i_73_n_2}));
  FDRE \tmp_1_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[7]),
        .Q(tmp_1_reg_296[0]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[17]),
        .Q(tmp_1_reg_296[10]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[18]),
        .Q(tmp_1_reg_296[11]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[19]),
        .Q(tmp_1_reg_296[12]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[20]),
        .Q(tmp_1_reg_296[13]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[21]),
        .Q(tmp_1_reg_296[14]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[22]),
        .Q(tmp_1_reg_296[15]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[23]),
        .Q(tmp_1_reg_296[16]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[24]),
        .Q(tmp_1_reg_296[17]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[25]),
        .Q(tmp_1_reg_296[18]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[26]),
        .Q(tmp_1_reg_296[19]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[8]),
        .Q(tmp_1_reg_296[1]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[27]),
        .Q(tmp_1_reg_296[20]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[28]),
        .Q(tmp_1_reg_296[21]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[29]),
        .Q(tmp_1_reg_296[22]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[30]),
        .Q(tmp_1_reg_296[23]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[31]),
        .Q(tmp_1_reg_296[24]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[9]),
        .Q(tmp_1_reg_296[2]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[10]),
        .Q(tmp_1_reg_296[3]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[11]),
        .Q(tmp_1_reg_296[4]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[12]),
        .Q(tmp_1_reg_296[5]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[13]),
        .Q(tmp_1_reg_296[6]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[14]),
        .Q(tmp_1_reg_296[7]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[15]),
        .Q(tmp_1_reg_296[8]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \tmp_1_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[16]),
        .Q(tmp_1_reg_296[9]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[0]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[0]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[0]),
        .I4(\tmp_int_4_reg_349_reg[31] [0]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[10]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[10]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[10]),
        .I4(\tmp_int_4_reg_349_reg[31] [10]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[11]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[11]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[11]),
        .I4(\tmp_int_4_reg_349_reg[31] [11]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[12]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[12]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[12]),
        .I4(\tmp_int_4_reg_349_reg[31] [12]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[13]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[13]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[13]),
        .I4(\tmp_int_4_reg_349_reg[31] [13]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[14]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[14]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[14]),
        .I4(\tmp_int_4_reg_349_reg[31] [14]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[15]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[15]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[15]),
        .I4(\tmp_int_4_reg_349_reg[31] [15]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[16]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[16]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[16]),
        .I4(\tmp_int_4_reg_349_reg[31] [16]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[17]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[17]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[17]),
        .I4(\tmp_int_4_reg_349_reg[31] [17]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[18]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[18]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[18]),
        .I4(\tmp_int_4_reg_349_reg[31] [18]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[19]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[19]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[19]),
        .I4(\tmp_int_4_reg_349_reg[31] [19]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[1]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[1]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[1]),
        .I4(\tmp_int_4_reg_349_reg[31] [1]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[20]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[20]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[20]),
        .I4(\tmp_int_4_reg_349_reg[31] [20]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[21]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[21]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[21]),
        .I4(\tmp_int_4_reg_349_reg[31] [21]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[22]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[22]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[22]),
        .I4(\tmp_int_4_reg_349_reg[31] [22]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[23]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[23]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[23]),
        .I4(\tmp_int_4_reg_349_reg[31] [23]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[24]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[24]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[24]),
        .I4(\tmp_int_4_reg_349_reg[31] [24]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[25]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[25]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[25]),
        .I4(\tmp_int_4_reg_349_reg[31] [25]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[26]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[26]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[26]),
        .I4(\tmp_int_4_reg_349_reg[31] [26]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[27]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[27]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[27]),
        .I4(\tmp_int_4_reg_349_reg[31] [27]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[28]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[28]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[28]),
        .I4(\tmp_int_4_reg_349_reg[31] [28]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[29]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[29]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[29]),
        .I4(\tmp_int_4_reg_349_reg[31] [29]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[2]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[2]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[2]),
        .I4(\tmp_int_4_reg_349_reg[31] [2]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[30]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[30]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[30]),
        .I4(\tmp_int_4_reg_349_reg[31] [30]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2000000)) 
    \tmp_int_4_reg_349[31]_i_1 
       (.I0(and_ln159_1_reg_1315),
        .I1(\tmp_int_4_reg_349_reg[0] ),
        .I2(icmp_ln160_reg_1311),
        .I3(tmp_1_reg_1138),
        .I4(Q[6]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[31]_i_2 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[31]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[31]),
        .I4(\tmp_int_4_reg_349_reg[31] [31]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAE)) 
    \tmp_int_4_reg_349[31]_i_3 
       (.I0(\ap_CS_fsm[32]_i_2_n_2 ),
        .I1(Q[1]),
        .I2(tmp_1_reg_1138),
        .O(\tmp_int_4_reg_349[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \tmp_int_4_reg_349[31]_i_4 
       (.I0(Q[6]),
        .I1(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .I2(\tmp_int_4_reg_349_reg[0] ),
        .I3(and_ln159_1_reg_1315),
        .I4(tmp_1_reg_1138),
        .O(\tmp_int_4_reg_349[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hCFCF47CF00000000)) 
    \tmp_int_4_reg_349[31]_i_6 
       (.I0(Q[6]),
        .I1(tmp_1_reg_1138),
        .I2(Q[1]),
        .I3(and_ln159_1_reg_1315),
        .I4(\tmp_int_4_reg_349_reg[0] ),
        .I5(\tmp_int_4_reg_349[31]_i_8_n_2 ),
        .O(\tmp_int_4_reg_349[31]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAA80FFFF)) 
    \tmp_int_4_reg_349[31]_i_8 
       (.I0(\empty_fu_54_reg[30]_0 ),
        .I1(icmp_ln159_1_fu_772_p2),
        .I2(icmp_ln159_fu_767_p2),
        .I3(CO),
        .I4(Q[4]),
        .O(\tmp_int_4_reg_349[31]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[3]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[3]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[3]),
        .I4(\tmp_int_4_reg_349_reg[31] [3]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[4]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[4]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[4]),
        .I4(\tmp_int_4_reg_349_reg[31] [4]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[5]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[5]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[5]),
        .I4(\tmp_int_4_reg_349_reg[31] [5]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[6]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[6]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[6]),
        .I4(\tmp_int_4_reg_349_reg[31] [6]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[7]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[7]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[7]),
        .I4(\tmp_int_4_reg_349_reg[31] [7]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[8]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[8]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[8]),
        .I4(\tmp_int_4_reg_349_reg[31] [8]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_int_4_reg_349[9]_i_1 
       (.I0(\tmp_int_4_reg_349[31]_i_4_n_2 ),
        .I1(ret_V_19_fu_869_p3[9]),
        .I2(\tmp_int_4_reg_349[31]_i_6_n_2 ),
        .I3(ret_V_18_fu_901_p3[9]),
        .I4(\tmp_int_4_reg_349_reg[31] [9]),
        .I5(\tmp_int_4_reg_349[31]_i_3_n_2 ),
        .O(\result_4_reg_1275_reg[31] [9]));
  FDRE \trunc_ln1049_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO),
        .Q(trunc_ln1049_reg_301[0]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[0]),
        .Q(trunc_ln1049_reg_301[1]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[1]),
        .Q(trunc_ln1049_reg_301[2]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[2]),
        .Q(trunc_ln1049_reg_301[3]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[3]),
        .Q(trunc_ln1049_reg_301[4]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[4]),
        .Q(trunc_ln1049_reg_301[5]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[5]),
        .Q(trunc_ln1049_reg_301[6]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
  FDRE \trunc_ln1049_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln1319_fu_164_p2[6]),
        .Q(trunc_ln1049_reg_301[7]),
        .R(\r_V_2_reg_291_reg[33]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W
   (lpf_coefficients_V_q0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output lpf_coefficients_V_q0;
  output \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;

  wire ap_clk;
  wire lpf_coefficients_V_q0;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[0]_1 ),
        .Q(lpf_coefficients_V_q0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_reg_291[33]_i_1 
       (.I0(lpf_coefficients_V_q0),
        .O(\q0_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1
   (dout_reg__0,
    Q,
    ap_clk,
    delay_mult,
    q0);
  output [40:0]dout_reg__0;
  input [1:0]Q;
  input ap_clk;
  input [9:0]delay_mult;
  input [31:0]q0;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]delay_mult;
  wire [40:0]dout_reg__0;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_84;
  wire [31:0]q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31],q0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg__0[40],dout_reg_n_84,dout_reg__0[39:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(dout_reg__0[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(dout_reg__0[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(dout_reg__0[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(dout_reg__0[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(dout_reg__0[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(dout_reg__0[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(dout_reg__0[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(dout_reg__0[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(dout_reg__0[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(dout_reg__0[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(dout_reg__0[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(dout_reg__0[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(dout_reg__0[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(dout_reg__0[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(dout_reg__0[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(dout_reg__0[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(dout_reg__0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult[9],delay_mult}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "guitar_effects_mul_32s_10s_42_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1_0
   (dout_reg__0,
    Q,
    ap_clk,
    distortion_clip_factor,
    r_V_3_fu_536_p2);
  output [40:0]dout_reg__0;
  input [1:0]Q;
  input ap_clk;
  input [9:0]distortion_clip_factor;
  input [31:0]r_V_3_fu_536_p2;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]distortion_clip_factor;
  wire [40:0]dout_reg__0;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_84;
  wire [31:0]r_V_3_fu_536_p2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31],r_V_3_fu_536_p2[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg__0[40],dout_reg_n_84,dout_reg__0[39:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(dout_reg__0[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(dout_reg__0[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(dout_reg__0[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(dout_reg__0[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(dout_reg__0[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(dout_reg__0[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(dout_reg__0[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(dout_reg__0[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(dout_reg__0[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(dout_reg__0[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(dout_reg__0[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(dout_reg__0[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(dout_reg__0[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(dout_reg__0[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(dout_reg__0[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(dout_reg__0[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(dout_reg__0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_3_fu_536_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "guitar_effects_mul_32s_10s_42_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_10s_42_2_1_1
   (dout_reg__0,
    Q,
    ap_clk,
    distortion_clip_factor,
    r_V_fu_541_p2);
  output [40:0]dout_reg__0;
  input [1:0]Q;
  input ap_clk;
  input [9:0]distortion_clip_factor;
  input [31:0]r_V_fu_541_p2;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]distortion_clip_factor;
  wire [40:0]dout_reg__0;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_84;
  wire [31:0]r_V_fu_541_p2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31],r_V_fu_541_p2[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg__0[40],dout_reg_n_84,dout_reg__0[39:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(dout_reg__0[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(dout_reg__0[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(dout_reg__0[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(dout_reg__0[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(dout_reg__0[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(dout_reg__0[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(dout_reg__0[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(dout_reg__0[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(dout_reg__0[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(dout_reg__0[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(dout_reg__0[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(dout_reg__0[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(dout_reg__0[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(dout_reg__0[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(dout_reg__0[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(dout_reg__0[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(dout_reg__0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_fu_541_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor[9],distortion_clip_factor}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_32s_48_2_1
   (result_4_fu_702_p3,
    \dout_reg[15]__0_0 ,
    dout_reg__0_0,
    done0,
    Q,
    ap_clk,
    O52,
    tmp_product_0,
    or_ln118_reg_1226,
    O,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    tmp_product__0_0,
    tmp_product__0_1,
    tmp_product__0_2,
    tmp_product__0_3);
  output [31:0]result_4_fu_702_p3;
  output [15:0]\dout_reg[15]__0_0 ;
  output [20:0]dout_reg__0_0;
  input done0;
  input [1:0]Q;
  input ap_clk;
  input [18:0]O52;
  input [31:0]tmp_product_0;
  input or_ln118_reg_1226;
  input [3:0]O;
  input [3:0]tmp_product_1;
  input [3:0]tmp_product_2;
  input [3:0]tmp_product_3;
  input [3:0]tmp_product__0_0;
  input [3:0]tmp_product__0_1;
  input [3:0]tmp_product__0_2;
  input [3:0]tmp_product__0_3;

  wire [3:0]O;
  wire [18:0]O52;
  wire [1:0]Q;
  wire ap_clk;
  wire done0;
  wire [15:0]\dout_reg[15]__0_0 ;
  wire \dout_reg[16]__0_n_2 ;
  wire [20:0]dout_reg__0_0;
  wire dout_reg__0_n_100;
  wire dout_reg__0_n_101;
  wire dout_reg__0_n_102;
  wire dout_reg__0_n_103;
  wire dout_reg__0_n_104;
  wire dout_reg__0_n_105;
  wire dout_reg__0_n_106;
  wire dout_reg__0_n_107;
  wire dout_reg__0_n_60;
  wire dout_reg__0_n_61;
  wire dout_reg__0_n_62;
  wire dout_reg__0_n_63;
  wire dout_reg__0_n_64;
  wire dout_reg__0_n_65;
  wire dout_reg__0_n_66;
  wire dout_reg__0_n_67;
  wire dout_reg__0_n_68;
  wire dout_reg__0_n_69;
  wire dout_reg__0_n_70;
  wire dout_reg__0_n_71;
  wire dout_reg__0_n_72;
  wire dout_reg__0_n_73;
  wire dout_reg__0_n_74;
  wire dout_reg__0_n_75;
  wire dout_reg__0_n_76;
  wire dout_reg__0_n_77;
  wire dout_reg__0_n_78;
  wire dout_reg__0_n_79;
  wire dout_reg__0_n_80;
  wire dout_reg__0_n_81;
  wire dout_reg__0_n_82;
  wire dout_reg__0_n_83;
  wire dout_reg__0_n_84;
  wire dout_reg__0_n_85;
  wire dout_reg__0_n_86;
  wire dout_reg__0_n_87;
  wire dout_reg__0_n_88;
  wire dout_reg__0_n_89;
  wire dout_reg__0_n_90;
  wire dout_reg__0_n_91;
  wire dout_reg__0_n_92;
  wire dout_reg__0_n_93;
  wire dout_reg__0_n_94;
  wire dout_reg__0_n_95;
  wire dout_reg__0_n_96;
  wire dout_reg__0_n_97;
  wire dout_reg__0_n_98;
  wire dout_reg__0_n_99;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[10] ;
  wire \dout_reg_n_2_[11] ;
  wire \dout_reg_n_2_[12] ;
  wire \dout_reg_n_2_[13] ;
  wire \dout_reg_n_2_[14] ;
  wire \dout_reg_n_2_[15] ;
  wire \dout_reg_n_2_[16] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire \dout_reg_n_2_[4] ;
  wire \dout_reg_n_2_[5] ;
  wire \dout_reg_n_2_[6] ;
  wire \dout_reg_n_2_[7] ;
  wire \dout_reg_n_2_[8] ;
  wire \dout_reg_n_2_[9] ;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire or_ln118_reg_1226;
  wire \r_V_15_reg_1334[47]_i_10_n_2 ;
  wire \r_V_15_reg_1334[47]_i_11_n_2 ;
  wire \r_V_15_reg_1334[47]_i_12_n_2 ;
  wire \r_V_15_reg_1334[47]_i_13_n_2 ;
  wire \r_V_15_reg_1334[47]_i_14_n_2 ;
  wire \r_V_15_reg_1334[47]_i_15_n_2 ;
  wire \r_V_15_reg_1334[47]_i_3_n_2 ;
  wire \r_V_15_reg_1334[47]_i_4_n_2 ;
  wire \r_V_15_reg_1334[47]_i_5_n_2 ;
  wire \r_V_15_reg_1334[47]_i_6_n_2 ;
  wire \r_V_15_reg_1334[47]_i_8_n_2 ;
  wire \r_V_15_reg_1334[47]_i_9_n_2 ;
  wire \r_V_15_reg_1334_reg[47]_i_1_n_3 ;
  wire \r_V_15_reg_1334_reg[47]_i_1_n_4 ;
  wire \r_V_15_reg_1334_reg[47]_i_1_n_5 ;
  wire \r_V_15_reg_1334_reg[47]_i_2_n_2 ;
  wire \r_V_15_reg_1334_reg[47]_i_2_n_3 ;
  wire \r_V_15_reg_1334_reg[47]_i_2_n_4 ;
  wire \r_V_15_reg_1334_reg[47]_i_2_n_5 ;
  wire \r_V_15_reg_1334_reg[47]_i_7_n_2 ;
  wire \r_V_15_reg_1334_reg[47]_i_7_n_3 ;
  wire \r_V_15_reg_1334_reg[47]_i_7_n_4 ;
  wire \r_V_15_reg_1334_reg[47]_i_7_n_5 ;
  wire [31:0]result_4_fu_702_p3;
  wire \ret_V_10_cast_reg_1339[15]_i_2_n_2 ;
  wire \ret_V_10_cast_reg_1339[15]_i_3_n_2 ;
  wire \ret_V_10_cast_reg_1339[15]_i_4_n_2 ;
  wire \ret_V_10_cast_reg_1339[19]_i_2_n_2 ;
  wire \ret_V_10_cast_reg_1339[19]_i_3_n_2 ;
  wire \ret_V_10_cast_reg_1339[19]_i_4_n_2 ;
  wire \ret_V_10_cast_reg_1339[19]_i_5_n_2 ;
  wire \ret_V_10_cast_reg_1339[23]_i_2_n_2 ;
  wire \ret_V_10_cast_reg_1339[23]_i_3_n_2 ;
  wire \ret_V_10_cast_reg_1339[23]_i_4_n_2 ;
  wire \ret_V_10_cast_reg_1339[23]_i_5_n_2 ;
  wire \ret_V_10_cast_reg_1339[27]_i_2_n_2 ;
  wire \ret_V_10_cast_reg_1339[27]_i_3_n_2 ;
  wire \ret_V_10_cast_reg_1339[27]_i_4_n_2 ;
  wire \ret_V_10_cast_reg_1339[27]_i_5_n_2 ;
  wire \ret_V_10_cast_reg_1339[31]_i_2_n_2 ;
  wire \ret_V_10_cast_reg_1339[31]_i_3_n_2 ;
  wire \ret_V_10_cast_reg_1339[31]_i_4_n_2 ;
  wire \ret_V_10_cast_reg_1339[31]_i_5_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[15]_i_1_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[15]_i_1_n_3 ;
  wire \ret_V_10_cast_reg_1339_reg[15]_i_1_n_4 ;
  wire \ret_V_10_cast_reg_1339_reg[15]_i_1_n_5 ;
  wire \ret_V_10_cast_reg_1339_reg[19]_i_1_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[19]_i_1_n_3 ;
  wire \ret_V_10_cast_reg_1339_reg[19]_i_1_n_4 ;
  wire \ret_V_10_cast_reg_1339_reg[19]_i_1_n_5 ;
  wire \ret_V_10_cast_reg_1339_reg[23]_i_1_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[23]_i_1_n_3 ;
  wire \ret_V_10_cast_reg_1339_reg[23]_i_1_n_4 ;
  wire \ret_V_10_cast_reg_1339_reg[23]_i_1_n_5 ;
  wire \ret_V_10_cast_reg_1339_reg[27]_i_1_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[27]_i_1_n_3 ;
  wire \ret_V_10_cast_reg_1339_reg[27]_i_1_n_4 ;
  wire \ret_V_10_cast_reg_1339_reg[27]_i_1_n_5 ;
  wire \ret_V_10_cast_reg_1339_reg[31]_i_1_n_2 ;
  wire \ret_V_10_cast_reg_1339_reg[31]_i_1_n_3 ;
  wire \ret_V_10_cast_reg_1339_reg[31]_i_1_n_4 ;
  wire \ret_V_10_cast_reg_1339_reg[31]_i_1_n_5 ;
  wire [31:0]tmp_product_0;
  wire [3:0]tmp_product_1;
  wire [3:0]tmp_product_2;
  wire [3:0]tmp_product_3;
  wire [3:0]tmp_product__0_0;
  wire [3:0]tmp_product__0_1;
  wire [3:0]tmp_product__0_2;
  wire [3:0]tmp_product__0_3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_r_V_15_reg_1334_reg[47]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_V_15_reg_1334_reg[47]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_15_reg_1334_reg[47]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_15_reg_1334_reg[47]_i_7_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\dout_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(\dout_reg[15]__0_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\dout_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(\dout_reg[15]__0_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\dout_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(\dout_reg[15]__0_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\dout_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(\dout_reg[15]__0_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\dout_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(\dout_reg[15]__0_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\dout_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(\dout_reg[15]__0_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\dout_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[15]__0_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\dout_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(\dout_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\dout_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(\dout_reg[15]__0_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\dout_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(\dout_reg[15]__0_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\dout_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(\dout_reg[15]__0_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\dout_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(\dout_reg[15]__0_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\dout_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(\dout_reg[15]__0_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\dout_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\dout_reg[15]__0_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\dout_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(\dout_reg[15]__0_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\dout_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(\dout_reg[15]__0_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\dout_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(\dout_reg[15]__0_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result_4_fu_702_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg__0_OVERFLOW_UNCONNECTED),
        .P({dout_reg__0_n_60,dout_reg__0_n_61,dout_reg__0_n_62,dout_reg__0_n_63,dout_reg__0_n_64,dout_reg__0_n_65,dout_reg__0_n_66,dout_reg__0_n_67,dout_reg__0_n_68,dout_reg__0_n_69,dout_reg__0_n_70,dout_reg__0_n_71,dout_reg__0_n_72,dout_reg__0_n_73,dout_reg__0_n_74,dout_reg__0_n_75,dout_reg__0_n_76,dout_reg__0_n_77,dout_reg__0_n_78,dout_reg__0_n_79,dout_reg__0_n_80,dout_reg__0_n_81,dout_reg__0_n_82,dout_reg__0_n_83,dout_reg__0_n_84,dout_reg__0_n_85,dout_reg__0_n_86,dout_reg__0_n_87,dout_reg__0_n_88,dout_reg__0_n_89,dout_reg__0_n_90,dout_reg__0_n_91,dout_reg__0_n_92,dout_reg__0_n_93,dout_reg__0_n_94,dout_reg__0_n_95,dout_reg__0_n_96,dout_reg__0_n_97,dout_reg__0_n_98,dout_reg__0_n_99,dout_reg__0_n_100,dout_reg__0_n_101,dout_reg__0_n_102,dout_reg__0_n_103,dout_reg__0_n_104,dout_reg__0_n_105,dout_reg__0_n_106,dout_reg__0_n_107}),
        .PATTERNBDETECT(NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_dout_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_10 
       (.I0(dout_reg__0_n_83),
        .I1(dout_reg_n_100),
        .O(\r_V_15_reg_1334[47]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_11 
       (.I0(dout_reg__0_n_84),
        .I1(dout_reg_n_101),
        .O(\r_V_15_reg_1334[47]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_12 
       (.I0(dout_reg__0_n_85),
        .I1(dout_reg_n_102),
        .O(\r_V_15_reg_1334[47]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_13 
       (.I0(dout_reg__0_n_86),
        .I1(dout_reg_n_103),
        .O(\r_V_15_reg_1334[47]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_14 
       (.I0(dout_reg__0_n_87),
        .I1(dout_reg_n_104),
        .O(\r_V_15_reg_1334[47]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_15 
       (.I0(dout_reg__0_n_88),
        .I1(dout_reg_n_105),
        .O(\r_V_15_reg_1334[47]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_3 
       (.I0(dout_reg__0_n_77),
        .I1(dout_reg_n_94),
        .O(\r_V_15_reg_1334[47]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_4 
       (.I0(dout_reg__0_n_78),
        .I1(dout_reg_n_95),
        .O(\r_V_15_reg_1334[47]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_5 
       (.I0(dout_reg__0_n_79),
        .I1(dout_reg_n_96),
        .O(\r_V_15_reg_1334[47]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_6 
       (.I0(dout_reg__0_n_80),
        .I1(dout_reg_n_97),
        .O(\r_V_15_reg_1334[47]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_8 
       (.I0(dout_reg__0_n_81),
        .I1(dout_reg_n_98),
        .O(\r_V_15_reg_1334[47]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_15_reg_1334[47]_i_9 
       (.I0(dout_reg__0_n_82),
        .I1(dout_reg_n_99),
        .O(\r_V_15_reg_1334[47]_i_9_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_15_reg_1334_reg[47]_i_1 
       (.CI(\r_V_15_reg_1334_reg[47]_i_2_n_2 ),
        .CO({\NLW_r_V_15_reg_1334_reg[47]_i_1_CO_UNCONNECTED [3],\r_V_15_reg_1334_reg[47]_i_1_n_3 ,\r_V_15_reg_1334_reg[47]_i_1_n_4 ,\r_V_15_reg_1334_reg[47]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg__0_n_78,dout_reg__0_n_79,dout_reg__0_n_80}),
        .O({dout_reg__0_0[20],\NLW_r_V_15_reg_1334_reg[47]_i_1_O_UNCONNECTED [2:0]}),
        .S({\r_V_15_reg_1334[47]_i_3_n_2 ,\r_V_15_reg_1334[47]_i_4_n_2 ,\r_V_15_reg_1334[47]_i_5_n_2 ,\r_V_15_reg_1334[47]_i_6_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_15_reg_1334_reg[47]_i_2 
       (.CI(\r_V_15_reg_1334_reg[47]_i_7_n_2 ),
        .CO({\r_V_15_reg_1334_reg[47]_i_2_n_2 ,\r_V_15_reg_1334_reg[47]_i_2_n_3 ,\r_V_15_reg_1334_reg[47]_i_2_n_4 ,\r_V_15_reg_1334_reg[47]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_81,dout_reg__0_n_82,dout_reg__0_n_83,dout_reg__0_n_84}),
        .O(\NLW_r_V_15_reg_1334_reg[47]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_15_reg_1334[47]_i_8_n_2 ,\r_V_15_reg_1334[47]_i_9_n_2 ,\r_V_15_reg_1334[47]_i_10_n_2 ,\r_V_15_reg_1334[47]_i_11_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_15_reg_1334_reg[47]_i_7 
       (.CI(\ret_V_10_cast_reg_1339_reg[31]_i_1_n_2 ),
        .CO({\r_V_15_reg_1334_reg[47]_i_7_n_2 ,\r_V_15_reg_1334_reg[47]_i_7_n_3 ,\r_V_15_reg_1334_reg[47]_i_7_n_4 ,\r_V_15_reg_1334_reg[47]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_85,dout_reg__0_n_86,dout_reg__0_n_87,dout_reg__0_n_88}),
        .O(\NLW_r_V_15_reg_1334_reg[47]_i_7_O_UNCONNECTED [3:0]),
        .S({\r_V_15_reg_1334[47]_i_12_n_2 ,\r_V_15_reg_1334[47]_i_13_n_2 ,\r_V_15_reg_1334[47]_i_14_n_2 ,\r_V_15_reg_1334[47]_i_15_n_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[15]_i_2 
       (.I0(dout_reg__0_n_105),
        .I1(\dout_reg_n_2_[2] ),
        .O(\ret_V_10_cast_reg_1339[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[15]_i_3 
       (.I0(dout_reg__0_n_106),
        .I1(\dout_reg_n_2_[1] ),
        .O(\ret_V_10_cast_reg_1339[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[15]_i_4 
       (.I0(dout_reg__0_n_107),
        .I1(\dout_reg_n_2_[0] ),
        .O(\ret_V_10_cast_reg_1339[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[19]_i_2 
       (.I0(dout_reg__0_n_101),
        .I1(\dout_reg_n_2_[6] ),
        .O(\ret_V_10_cast_reg_1339[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[19]_i_3 
       (.I0(dout_reg__0_n_102),
        .I1(\dout_reg_n_2_[5] ),
        .O(\ret_V_10_cast_reg_1339[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[19]_i_4 
       (.I0(dout_reg__0_n_103),
        .I1(\dout_reg_n_2_[4] ),
        .O(\ret_V_10_cast_reg_1339[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[19]_i_5 
       (.I0(dout_reg__0_n_104),
        .I1(\dout_reg_n_2_[3] ),
        .O(\ret_V_10_cast_reg_1339[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[23]_i_2 
       (.I0(dout_reg__0_n_97),
        .I1(\dout_reg_n_2_[10] ),
        .O(\ret_V_10_cast_reg_1339[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[23]_i_3 
       (.I0(dout_reg__0_n_98),
        .I1(\dout_reg_n_2_[9] ),
        .O(\ret_V_10_cast_reg_1339[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[23]_i_4 
       (.I0(dout_reg__0_n_99),
        .I1(\dout_reg_n_2_[8] ),
        .O(\ret_V_10_cast_reg_1339[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[23]_i_5 
       (.I0(dout_reg__0_n_100),
        .I1(\dout_reg_n_2_[7] ),
        .O(\ret_V_10_cast_reg_1339[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[27]_i_2 
       (.I0(dout_reg__0_n_93),
        .I1(\dout_reg_n_2_[14] ),
        .O(\ret_V_10_cast_reg_1339[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[27]_i_3 
       (.I0(dout_reg__0_n_94),
        .I1(\dout_reg_n_2_[13] ),
        .O(\ret_V_10_cast_reg_1339[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[27]_i_4 
       (.I0(dout_reg__0_n_95),
        .I1(\dout_reg_n_2_[12] ),
        .O(\ret_V_10_cast_reg_1339[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[27]_i_5 
       (.I0(dout_reg__0_n_96),
        .I1(\dout_reg_n_2_[11] ),
        .O(\ret_V_10_cast_reg_1339[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[31]_i_2 
       (.I0(dout_reg__0_n_89),
        .I1(dout_reg_n_106),
        .O(\ret_V_10_cast_reg_1339[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[31]_i_3 
       (.I0(dout_reg__0_n_90),
        .I1(dout_reg_n_107),
        .O(\ret_V_10_cast_reg_1339[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[31]_i_4 
       (.I0(dout_reg__0_n_91),
        .I1(\dout_reg_n_2_[16] ),
        .O(\ret_V_10_cast_reg_1339[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_cast_reg_1339[31]_i_5 
       (.I0(dout_reg__0_n_92),
        .I1(\dout_reg_n_2_[15] ),
        .O(\ret_V_10_cast_reg_1339[31]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_10_cast_reg_1339_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_10_cast_reg_1339_reg[15]_i_1_n_2 ,\ret_V_10_cast_reg_1339_reg[15]_i_1_n_3 ,\ret_V_10_cast_reg_1339_reg[15]_i_1_n_4 ,\ret_V_10_cast_reg_1339_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_105,dout_reg__0_n_106,dout_reg__0_n_107,1'b0}),
        .O(dout_reg__0_0[3:0]),
        .S({\ret_V_10_cast_reg_1339[15]_i_2_n_2 ,\ret_V_10_cast_reg_1339[15]_i_3_n_2 ,\ret_V_10_cast_reg_1339[15]_i_4_n_2 ,\dout_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_10_cast_reg_1339_reg[19]_i_1 
       (.CI(\ret_V_10_cast_reg_1339_reg[15]_i_1_n_2 ),
        .CO({\ret_V_10_cast_reg_1339_reg[19]_i_1_n_2 ,\ret_V_10_cast_reg_1339_reg[19]_i_1_n_3 ,\ret_V_10_cast_reg_1339_reg[19]_i_1_n_4 ,\ret_V_10_cast_reg_1339_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_101,dout_reg__0_n_102,dout_reg__0_n_103,dout_reg__0_n_104}),
        .O(dout_reg__0_0[7:4]),
        .S({\ret_V_10_cast_reg_1339[19]_i_2_n_2 ,\ret_V_10_cast_reg_1339[19]_i_3_n_2 ,\ret_V_10_cast_reg_1339[19]_i_4_n_2 ,\ret_V_10_cast_reg_1339[19]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_10_cast_reg_1339_reg[23]_i_1 
       (.CI(\ret_V_10_cast_reg_1339_reg[19]_i_1_n_2 ),
        .CO({\ret_V_10_cast_reg_1339_reg[23]_i_1_n_2 ,\ret_V_10_cast_reg_1339_reg[23]_i_1_n_3 ,\ret_V_10_cast_reg_1339_reg[23]_i_1_n_4 ,\ret_V_10_cast_reg_1339_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_97,dout_reg__0_n_98,dout_reg__0_n_99,dout_reg__0_n_100}),
        .O(dout_reg__0_0[11:8]),
        .S({\ret_V_10_cast_reg_1339[23]_i_2_n_2 ,\ret_V_10_cast_reg_1339[23]_i_3_n_2 ,\ret_V_10_cast_reg_1339[23]_i_4_n_2 ,\ret_V_10_cast_reg_1339[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_10_cast_reg_1339_reg[27]_i_1 
       (.CI(\ret_V_10_cast_reg_1339_reg[23]_i_1_n_2 ),
        .CO({\ret_V_10_cast_reg_1339_reg[27]_i_1_n_2 ,\ret_V_10_cast_reg_1339_reg[27]_i_1_n_3 ,\ret_V_10_cast_reg_1339_reg[27]_i_1_n_4 ,\ret_V_10_cast_reg_1339_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_93,dout_reg__0_n_94,dout_reg__0_n_95,dout_reg__0_n_96}),
        .O(dout_reg__0_0[15:12]),
        .S({\ret_V_10_cast_reg_1339[27]_i_2_n_2 ,\ret_V_10_cast_reg_1339[27]_i_3_n_2 ,\ret_V_10_cast_reg_1339[27]_i_4_n_2 ,\ret_V_10_cast_reg_1339[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_10_cast_reg_1339_reg[31]_i_1 
       (.CI(\ret_V_10_cast_reg_1339_reg[27]_i_1_n_2 ),
        .CO({\ret_V_10_cast_reg_1339_reg[31]_i_1_n_2 ,\ret_V_10_cast_reg_1339_reg[31]_i_1_n_3 ,\ret_V_10_cast_reg_1339_reg[31]_i_1_n_4 ,\ret_V_10_cast_reg_1339_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_89,dout_reg__0_n_90,dout_reg__0_n_91,dout_reg__0_n_92}),
        .O(dout_reg__0_0[19:16]),
        .S({\ret_V_10_cast_reg_1339[31]_i_2_n_2 ,\ret_V_10_cast_reg_1339[31]_i_3_n_2 ,\ret_V_10_cast_reg_1339[31]_i_4_n_2 ,\ret_V_10_cast_reg_1339[31]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O52[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(done0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result_4_fu_702_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,O52[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(tmp_product_0[16]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_3[0]),
        .O(result_4_fu_702_p3[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(tmp_product_0[7]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_2[3]),
        .O(result_4_fu_702_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(tmp_product_0[6]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_2[2]),
        .O(result_4_fu_702_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(tmp_product_0[5]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_2[1]),
        .O(result_4_fu_702_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(tmp_product_0[4]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_2[0]),
        .O(result_4_fu_702_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(tmp_product_0[3]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_3[3]),
        .O(result_4_fu_702_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(tmp_product_0[2]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_3[2]),
        .O(result_4_fu_702_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(tmp_product_0[1]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_3[1]),
        .O(result_4_fu_702_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(tmp_product_0[0]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_3[0]),
        .O(result_4_fu_702_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(tmp_product_0[15]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_0[3]),
        .O(result_4_fu_702_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(tmp_product_0[14]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_0[2]),
        .O(result_4_fu_702_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(tmp_product_0[13]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_0[1]),
        .O(result_4_fu_702_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(tmp_product_0[12]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_0[0]),
        .O(result_4_fu_702_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(tmp_product_0[11]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_1[3]),
        .O(result_4_fu_702_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(tmp_product_0[10]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_1[2]),
        .O(result_4_fu_702_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(tmp_product_0[9]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_1[1]),
        .O(result_4_fu_702_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(tmp_product_0[8]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product__0_1[0]),
        .O(result_4_fu_702_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__1
       (.I0(tmp_product_0[22]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_2[2]),
        .O(result_4_fu_702_p3[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__1
       (.I0(tmp_product_0[21]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_2[1]),
        .O(result_4_fu_702_p3[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__1
       (.I0(tmp_product_0[20]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_2[0]),
        .O(result_4_fu_702_p3[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__1
       (.I0(tmp_product_0[19]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_3[3]),
        .O(result_4_fu_702_p3[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__2
       (.I0(tmp_product_0[18]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_3[2]),
        .O(result_4_fu_702_p3[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__2
       (.I0(tmp_product_0[17]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_3[1]),
        .O(result_4_fu_702_p3[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__0
       (.I0(tmp_product_0[31]),
        .I1(or_ln118_reg_1226),
        .I2(O[3]),
        .O(result_4_fu_702_p3[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__0
       (.I0(tmp_product_0[30]),
        .I1(or_ln118_reg_1226),
        .I2(O[2]),
        .O(result_4_fu_702_p3[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(tmp_product_0[29]),
        .I1(or_ln118_reg_1226),
        .I2(O[1]),
        .O(result_4_fu_702_p3[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(tmp_product_0[28]),
        .I1(or_ln118_reg_1226),
        .I2(O[0]),
        .O(result_4_fu_702_p3[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(tmp_product_0[27]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_1[3]),
        .O(result_4_fu_702_p3[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__2
       (.I0(tmp_product_0[26]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_1[2]),
        .O(result_4_fu_702_p3[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__2
       (.I0(tmp_product_0[25]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_1[1]),
        .O(result_4_fu_702_p3[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__2
       (.I0(tmp_product_0[24]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_1[0]),
        .O(result_4_fu_702_p3[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__2
       (.I0(tmp_product_0[23]),
        .I1(or_ln118_reg_1226),
        .I2(tmp_product_2[3]),
        .O(result_4_fu_702_p3[23]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_mul_32s_32s_48_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_mul_32s_32s_48_2_1_2
   (\dout_reg[15]__0_0 ,
    dout_reg__0_0,
    done0,
    Q,
    ap_clk,
    result_4_fu_702_p3,
    O52);
  output [15:0]\dout_reg[15]__0_0 ;
  output [20:0]dout_reg__0_0;
  input done0;
  input [1:0]Q;
  input ap_clk;
  input [31:0]result_4_fu_702_p3;
  input [18:0]O52;

  wire [18:0]O52;
  wire [1:0]Q;
  wire ap_clk;
  wire done0;
  wire [15:0]\dout_reg[15]__0_0 ;
  wire \dout_reg[16]__0_n_2 ;
  wire [20:0]dout_reg__0_0;
  wire dout_reg__0_n_100;
  wire dout_reg__0_n_101;
  wire dout_reg__0_n_102;
  wire dout_reg__0_n_103;
  wire dout_reg__0_n_104;
  wire dout_reg__0_n_105;
  wire dout_reg__0_n_106;
  wire dout_reg__0_n_107;
  wire dout_reg__0_n_60;
  wire dout_reg__0_n_61;
  wire dout_reg__0_n_62;
  wire dout_reg__0_n_63;
  wire dout_reg__0_n_64;
  wire dout_reg__0_n_65;
  wire dout_reg__0_n_66;
  wire dout_reg__0_n_67;
  wire dout_reg__0_n_68;
  wire dout_reg__0_n_69;
  wire dout_reg__0_n_70;
  wire dout_reg__0_n_71;
  wire dout_reg__0_n_72;
  wire dout_reg__0_n_73;
  wire dout_reg__0_n_74;
  wire dout_reg__0_n_75;
  wire dout_reg__0_n_76;
  wire dout_reg__0_n_77;
  wire dout_reg__0_n_78;
  wire dout_reg__0_n_79;
  wire dout_reg__0_n_80;
  wire dout_reg__0_n_81;
  wire dout_reg__0_n_82;
  wire dout_reg__0_n_83;
  wire dout_reg__0_n_84;
  wire dout_reg__0_n_85;
  wire dout_reg__0_n_86;
  wire dout_reg__0_n_87;
  wire dout_reg__0_n_88;
  wire dout_reg__0_n_89;
  wire dout_reg__0_n_90;
  wire dout_reg__0_n_91;
  wire dout_reg__0_n_92;
  wire dout_reg__0_n_93;
  wire dout_reg__0_n_94;
  wire dout_reg__0_n_95;
  wire dout_reg__0_n_96;
  wire dout_reg__0_n_97;
  wire dout_reg__0_n_98;
  wire dout_reg__0_n_99;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[10] ;
  wire \dout_reg_n_2_[11] ;
  wire \dout_reg_n_2_[12] ;
  wire \dout_reg_n_2_[13] ;
  wire \dout_reg_n_2_[14] ;
  wire \dout_reg_n_2_[15] ;
  wire \dout_reg_n_2_[16] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire \dout_reg_n_2_[4] ;
  wire \dout_reg_n_2_[5] ;
  wire \dout_reg_n_2_[6] ;
  wire \dout_reg_n_2_[7] ;
  wire \dout_reg_n_2_[8] ;
  wire \dout_reg_n_2_[9] ;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \r_V_14_reg_1381[47]_i_10_n_2 ;
  wire \r_V_14_reg_1381[47]_i_11_n_2 ;
  wire \r_V_14_reg_1381[47]_i_12_n_2 ;
  wire \r_V_14_reg_1381[47]_i_13_n_2 ;
  wire \r_V_14_reg_1381[47]_i_14_n_2 ;
  wire \r_V_14_reg_1381[47]_i_15_n_2 ;
  wire \r_V_14_reg_1381[47]_i_3_n_2 ;
  wire \r_V_14_reg_1381[47]_i_4_n_2 ;
  wire \r_V_14_reg_1381[47]_i_5_n_2 ;
  wire \r_V_14_reg_1381[47]_i_6_n_2 ;
  wire \r_V_14_reg_1381[47]_i_8_n_2 ;
  wire \r_V_14_reg_1381[47]_i_9_n_2 ;
  wire \r_V_14_reg_1381_reg[47]_i_1_n_3 ;
  wire \r_V_14_reg_1381_reg[47]_i_1_n_4 ;
  wire \r_V_14_reg_1381_reg[47]_i_1_n_5 ;
  wire \r_V_14_reg_1381_reg[47]_i_2_n_2 ;
  wire \r_V_14_reg_1381_reg[47]_i_2_n_3 ;
  wire \r_V_14_reg_1381_reg[47]_i_2_n_4 ;
  wire \r_V_14_reg_1381_reg[47]_i_2_n_5 ;
  wire \r_V_14_reg_1381_reg[47]_i_7_n_2 ;
  wire \r_V_14_reg_1381_reg[47]_i_7_n_3 ;
  wire \r_V_14_reg_1381_reg[47]_i_7_n_4 ;
  wire \r_V_14_reg_1381_reg[47]_i_7_n_5 ;
  wire [31:0]result_4_fu_702_p3;
  wire \ret_V_9_cast_reg_1386[15]_i_2_n_2 ;
  wire \ret_V_9_cast_reg_1386[15]_i_3_n_2 ;
  wire \ret_V_9_cast_reg_1386[15]_i_4_n_2 ;
  wire \ret_V_9_cast_reg_1386[19]_i_2_n_2 ;
  wire \ret_V_9_cast_reg_1386[19]_i_3_n_2 ;
  wire \ret_V_9_cast_reg_1386[19]_i_4_n_2 ;
  wire \ret_V_9_cast_reg_1386[19]_i_5_n_2 ;
  wire \ret_V_9_cast_reg_1386[23]_i_2_n_2 ;
  wire \ret_V_9_cast_reg_1386[23]_i_3_n_2 ;
  wire \ret_V_9_cast_reg_1386[23]_i_4_n_2 ;
  wire \ret_V_9_cast_reg_1386[23]_i_5_n_2 ;
  wire \ret_V_9_cast_reg_1386[27]_i_2_n_2 ;
  wire \ret_V_9_cast_reg_1386[27]_i_3_n_2 ;
  wire \ret_V_9_cast_reg_1386[27]_i_4_n_2 ;
  wire \ret_V_9_cast_reg_1386[27]_i_5_n_2 ;
  wire \ret_V_9_cast_reg_1386[31]_i_2_n_2 ;
  wire \ret_V_9_cast_reg_1386[31]_i_3_n_2 ;
  wire \ret_V_9_cast_reg_1386[31]_i_4_n_2 ;
  wire \ret_V_9_cast_reg_1386[31]_i_5_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[15]_i_1_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[15]_i_1_n_3 ;
  wire \ret_V_9_cast_reg_1386_reg[15]_i_1_n_4 ;
  wire \ret_V_9_cast_reg_1386_reg[15]_i_1_n_5 ;
  wire \ret_V_9_cast_reg_1386_reg[19]_i_1_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[19]_i_1_n_3 ;
  wire \ret_V_9_cast_reg_1386_reg[19]_i_1_n_4 ;
  wire \ret_V_9_cast_reg_1386_reg[19]_i_1_n_5 ;
  wire \ret_V_9_cast_reg_1386_reg[23]_i_1_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[23]_i_1_n_3 ;
  wire \ret_V_9_cast_reg_1386_reg[23]_i_1_n_4 ;
  wire \ret_V_9_cast_reg_1386_reg[23]_i_1_n_5 ;
  wire \ret_V_9_cast_reg_1386_reg[27]_i_1_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[27]_i_1_n_3 ;
  wire \ret_V_9_cast_reg_1386_reg[27]_i_1_n_4 ;
  wire \ret_V_9_cast_reg_1386_reg[27]_i_1_n_5 ;
  wire \ret_V_9_cast_reg_1386_reg[31]_i_1_n_2 ;
  wire \ret_V_9_cast_reg_1386_reg[31]_i_1_n_3 ;
  wire \ret_V_9_cast_reg_1386_reg[31]_i_1_n_4 ;
  wire \ret_V_9_cast_reg_1386_reg[31]_i_1_n_5 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_r_V_14_reg_1381_reg[47]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_V_14_reg_1381_reg[47]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_14_reg_1381_reg[47]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_14_reg_1381_reg[47]_i_7_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\dout_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(\dout_reg[15]__0_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\dout_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(\dout_reg[15]__0_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\dout_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(\dout_reg[15]__0_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\dout_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(\dout_reg[15]__0_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\dout_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(\dout_reg[15]__0_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\dout_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(\dout_reg[15]__0_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\dout_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\dout_reg[15]__0_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\dout_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(\dout_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\dout_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(\dout_reg[15]__0_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\dout_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(\dout_reg[15]__0_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\dout_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(\dout_reg[15]__0_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\dout_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(\dout_reg[15]__0_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\dout_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(\dout_reg[15]__0_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\dout_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\dout_reg[15]__0_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\dout_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(\dout_reg[15]__0_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\dout_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(\dout_reg[15]__0_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\dout_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(\dout_reg[15]__0_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result_4_fu_702_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18],O52[18:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg__0_OVERFLOW_UNCONNECTED),
        .P({dout_reg__0_n_60,dout_reg__0_n_61,dout_reg__0_n_62,dout_reg__0_n_63,dout_reg__0_n_64,dout_reg__0_n_65,dout_reg__0_n_66,dout_reg__0_n_67,dout_reg__0_n_68,dout_reg__0_n_69,dout_reg__0_n_70,dout_reg__0_n_71,dout_reg__0_n_72,dout_reg__0_n_73,dout_reg__0_n_74,dout_reg__0_n_75,dout_reg__0_n_76,dout_reg__0_n_77,dout_reg__0_n_78,dout_reg__0_n_79,dout_reg__0_n_80,dout_reg__0_n_81,dout_reg__0_n_82,dout_reg__0_n_83,dout_reg__0_n_84,dout_reg__0_n_85,dout_reg__0_n_86,dout_reg__0_n_87,dout_reg__0_n_88,dout_reg__0_n_89,dout_reg__0_n_90,dout_reg__0_n_91,dout_reg__0_n_92,dout_reg__0_n_93,dout_reg__0_n_94,dout_reg__0_n_95,dout_reg__0_n_96,dout_reg__0_n_97,dout_reg__0_n_98,dout_reg__0_n_99,dout_reg__0_n_100,dout_reg__0_n_101,dout_reg__0_n_102,dout_reg__0_n_103,dout_reg__0_n_104,dout_reg__0_n_105,dout_reg__0_n_106,dout_reg__0_n_107}),
        .PATTERNBDETECT(NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_dout_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_10 
       (.I0(dout_reg__0_n_83),
        .I1(dout_reg_n_100),
        .O(\r_V_14_reg_1381[47]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_11 
       (.I0(dout_reg__0_n_84),
        .I1(dout_reg_n_101),
        .O(\r_V_14_reg_1381[47]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_12 
       (.I0(dout_reg__0_n_85),
        .I1(dout_reg_n_102),
        .O(\r_V_14_reg_1381[47]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_13 
       (.I0(dout_reg__0_n_86),
        .I1(dout_reg_n_103),
        .O(\r_V_14_reg_1381[47]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_14 
       (.I0(dout_reg__0_n_87),
        .I1(dout_reg_n_104),
        .O(\r_V_14_reg_1381[47]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_15 
       (.I0(dout_reg__0_n_88),
        .I1(dout_reg_n_105),
        .O(\r_V_14_reg_1381[47]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_3 
       (.I0(dout_reg__0_n_77),
        .I1(dout_reg_n_94),
        .O(\r_V_14_reg_1381[47]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_4 
       (.I0(dout_reg__0_n_78),
        .I1(dout_reg_n_95),
        .O(\r_V_14_reg_1381[47]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_5 
       (.I0(dout_reg__0_n_79),
        .I1(dout_reg_n_96),
        .O(\r_V_14_reg_1381[47]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_6 
       (.I0(dout_reg__0_n_80),
        .I1(dout_reg_n_97),
        .O(\r_V_14_reg_1381[47]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_8 
       (.I0(dout_reg__0_n_81),
        .I1(dout_reg_n_98),
        .O(\r_V_14_reg_1381[47]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_14_reg_1381[47]_i_9 
       (.I0(dout_reg__0_n_82),
        .I1(dout_reg_n_99),
        .O(\r_V_14_reg_1381[47]_i_9_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_14_reg_1381_reg[47]_i_1 
       (.CI(\r_V_14_reg_1381_reg[47]_i_2_n_2 ),
        .CO({\NLW_r_V_14_reg_1381_reg[47]_i_1_CO_UNCONNECTED [3],\r_V_14_reg_1381_reg[47]_i_1_n_3 ,\r_V_14_reg_1381_reg[47]_i_1_n_4 ,\r_V_14_reg_1381_reg[47]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg__0_n_78,dout_reg__0_n_79,dout_reg__0_n_80}),
        .O({dout_reg__0_0[20],\NLW_r_V_14_reg_1381_reg[47]_i_1_O_UNCONNECTED [2:0]}),
        .S({\r_V_14_reg_1381[47]_i_3_n_2 ,\r_V_14_reg_1381[47]_i_4_n_2 ,\r_V_14_reg_1381[47]_i_5_n_2 ,\r_V_14_reg_1381[47]_i_6_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_14_reg_1381_reg[47]_i_2 
       (.CI(\r_V_14_reg_1381_reg[47]_i_7_n_2 ),
        .CO({\r_V_14_reg_1381_reg[47]_i_2_n_2 ,\r_V_14_reg_1381_reg[47]_i_2_n_3 ,\r_V_14_reg_1381_reg[47]_i_2_n_4 ,\r_V_14_reg_1381_reg[47]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_81,dout_reg__0_n_82,dout_reg__0_n_83,dout_reg__0_n_84}),
        .O(\NLW_r_V_14_reg_1381_reg[47]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_14_reg_1381[47]_i_8_n_2 ,\r_V_14_reg_1381[47]_i_9_n_2 ,\r_V_14_reg_1381[47]_i_10_n_2 ,\r_V_14_reg_1381[47]_i_11_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_14_reg_1381_reg[47]_i_7 
       (.CI(\ret_V_9_cast_reg_1386_reg[31]_i_1_n_2 ),
        .CO({\r_V_14_reg_1381_reg[47]_i_7_n_2 ,\r_V_14_reg_1381_reg[47]_i_7_n_3 ,\r_V_14_reg_1381_reg[47]_i_7_n_4 ,\r_V_14_reg_1381_reg[47]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_85,dout_reg__0_n_86,dout_reg__0_n_87,dout_reg__0_n_88}),
        .O(\NLW_r_V_14_reg_1381_reg[47]_i_7_O_UNCONNECTED [3:0]),
        .S({\r_V_14_reg_1381[47]_i_12_n_2 ,\r_V_14_reg_1381[47]_i_13_n_2 ,\r_V_14_reg_1381[47]_i_14_n_2 ,\r_V_14_reg_1381[47]_i_15_n_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[15]_i_2 
       (.I0(dout_reg__0_n_105),
        .I1(\dout_reg_n_2_[2] ),
        .O(\ret_V_9_cast_reg_1386[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[15]_i_3 
       (.I0(dout_reg__0_n_106),
        .I1(\dout_reg_n_2_[1] ),
        .O(\ret_V_9_cast_reg_1386[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[15]_i_4 
       (.I0(dout_reg__0_n_107),
        .I1(\dout_reg_n_2_[0] ),
        .O(\ret_V_9_cast_reg_1386[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[19]_i_2 
       (.I0(dout_reg__0_n_101),
        .I1(\dout_reg_n_2_[6] ),
        .O(\ret_V_9_cast_reg_1386[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[19]_i_3 
       (.I0(dout_reg__0_n_102),
        .I1(\dout_reg_n_2_[5] ),
        .O(\ret_V_9_cast_reg_1386[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[19]_i_4 
       (.I0(dout_reg__0_n_103),
        .I1(\dout_reg_n_2_[4] ),
        .O(\ret_V_9_cast_reg_1386[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[19]_i_5 
       (.I0(dout_reg__0_n_104),
        .I1(\dout_reg_n_2_[3] ),
        .O(\ret_V_9_cast_reg_1386[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[23]_i_2 
       (.I0(dout_reg__0_n_97),
        .I1(\dout_reg_n_2_[10] ),
        .O(\ret_V_9_cast_reg_1386[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[23]_i_3 
       (.I0(dout_reg__0_n_98),
        .I1(\dout_reg_n_2_[9] ),
        .O(\ret_V_9_cast_reg_1386[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[23]_i_4 
       (.I0(dout_reg__0_n_99),
        .I1(\dout_reg_n_2_[8] ),
        .O(\ret_V_9_cast_reg_1386[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[23]_i_5 
       (.I0(dout_reg__0_n_100),
        .I1(\dout_reg_n_2_[7] ),
        .O(\ret_V_9_cast_reg_1386[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[27]_i_2 
       (.I0(dout_reg__0_n_93),
        .I1(\dout_reg_n_2_[14] ),
        .O(\ret_V_9_cast_reg_1386[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[27]_i_3 
       (.I0(dout_reg__0_n_94),
        .I1(\dout_reg_n_2_[13] ),
        .O(\ret_V_9_cast_reg_1386[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[27]_i_4 
       (.I0(dout_reg__0_n_95),
        .I1(\dout_reg_n_2_[12] ),
        .O(\ret_V_9_cast_reg_1386[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[27]_i_5 
       (.I0(dout_reg__0_n_96),
        .I1(\dout_reg_n_2_[11] ),
        .O(\ret_V_9_cast_reg_1386[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[31]_i_2 
       (.I0(dout_reg__0_n_89),
        .I1(dout_reg_n_106),
        .O(\ret_V_9_cast_reg_1386[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[31]_i_3 
       (.I0(dout_reg__0_n_90),
        .I1(dout_reg_n_107),
        .O(\ret_V_9_cast_reg_1386[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[31]_i_4 
       (.I0(dout_reg__0_n_91),
        .I1(\dout_reg_n_2_[16] ),
        .O(\ret_V_9_cast_reg_1386[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_9_cast_reg_1386[31]_i_5 
       (.I0(dout_reg__0_n_92),
        .I1(\dout_reg_n_2_[15] ),
        .O(\ret_V_9_cast_reg_1386[31]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_9_cast_reg_1386_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_9_cast_reg_1386_reg[15]_i_1_n_2 ,\ret_V_9_cast_reg_1386_reg[15]_i_1_n_3 ,\ret_V_9_cast_reg_1386_reg[15]_i_1_n_4 ,\ret_V_9_cast_reg_1386_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_105,dout_reg__0_n_106,dout_reg__0_n_107,1'b0}),
        .O(dout_reg__0_0[3:0]),
        .S({\ret_V_9_cast_reg_1386[15]_i_2_n_2 ,\ret_V_9_cast_reg_1386[15]_i_3_n_2 ,\ret_V_9_cast_reg_1386[15]_i_4_n_2 ,\dout_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_9_cast_reg_1386_reg[19]_i_1 
       (.CI(\ret_V_9_cast_reg_1386_reg[15]_i_1_n_2 ),
        .CO({\ret_V_9_cast_reg_1386_reg[19]_i_1_n_2 ,\ret_V_9_cast_reg_1386_reg[19]_i_1_n_3 ,\ret_V_9_cast_reg_1386_reg[19]_i_1_n_4 ,\ret_V_9_cast_reg_1386_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_101,dout_reg__0_n_102,dout_reg__0_n_103,dout_reg__0_n_104}),
        .O(dout_reg__0_0[7:4]),
        .S({\ret_V_9_cast_reg_1386[19]_i_2_n_2 ,\ret_V_9_cast_reg_1386[19]_i_3_n_2 ,\ret_V_9_cast_reg_1386[19]_i_4_n_2 ,\ret_V_9_cast_reg_1386[19]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_9_cast_reg_1386_reg[23]_i_1 
       (.CI(\ret_V_9_cast_reg_1386_reg[19]_i_1_n_2 ),
        .CO({\ret_V_9_cast_reg_1386_reg[23]_i_1_n_2 ,\ret_V_9_cast_reg_1386_reg[23]_i_1_n_3 ,\ret_V_9_cast_reg_1386_reg[23]_i_1_n_4 ,\ret_V_9_cast_reg_1386_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_97,dout_reg__0_n_98,dout_reg__0_n_99,dout_reg__0_n_100}),
        .O(dout_reg__0_0[11:8]),
        .S({\ret_V_9_cast_reg_1386[23]_i_2_n_2 ,\ret_V_9_cast_reg_1386[23]_i_3_n_2 ,\ret_V_9_cast_reg_1386[23]_i_4_n_2 ,\ret_V_9_cast_reg_1386[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_9_cast_reg_1386_reg[27]_i_1 
       (.CI(\ret_V_9_cast_reg_1386_reg[23]_i_1_n_2 ),
        .CO({\ret_V_9_cast_reg_1386_reg[27]_i_1_n_2 ,\ret_V_9_cast_reg_1386_reg[27]_i_1_n_3 ,\ret_V_9_cast_reg_1386_reg[27]_i_1_n_4 ,\ret_V_9_cast_reg_1386_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_93,dout_reg__0_n_94,dout_reg__0_n_95,dout_reg__0_n_96}),
        .O(dout_reg__0_0[15:12]),
        .S({\ret_V_9_cast_reg_1386[27]_i_2_n_2 ,\ret_V_9_cast_reg_1386[27]_i_3_n_2 ,\ret_V_9_cast_reg_1386[27]_i_4_n_2 ,\ret_V_9_cast_reg_1386[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_9_cast_reg_1386_reg[31]_i_1 
       (.CI(\ret_V_9_cast_reg_1386_reg[27]_i_1_n_2 ),
        .CO({\ret_V_9_cast_reg_1386_reg[31]_i_1_n_2 ,\ret_V_9_cast_reg_1386_reg[31]_i_1_n_3 ,\ret_V_9_cast_reg_1386_reg[31]_i_1_n_4 ,\ret_V_9_cast_reg_1386_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_89,dout_reg__0_n_90,dout_reg__0_n_91,dout_reg__0_n_92}),
        .O(dout_reg__0_0[19:16]),
        .S({\ret_V_9_cast_reg_1386[31]_i_2_n_2 ,\ret_V_9_cast_reg_1386[31]_i_3_n_2 ,\ret_V_9_cast_reg_1386[31]_i_4_n_2 ,\ret_V_9_cast_reg_1386[31]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O52[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31],result_4_fu_702_p3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(done0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result_4_fu_702_p3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,O52[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both
   (INPUT_r_TDATA_int_regslice,
    D,
    INPUT_r_TVALID_int_regslice,
    or_ln118_fu_569_p2,
    CO,
    r_V_fu_541_p2,
    r_V_3_fu_536_p2,
    ack_in,
    Q,
    \or_ln118_reg_1226_reg[0]_i_2_0 ,
    B_V_data_1_sel_rd_reg_0,
    rev_reg_1133,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TDATA,
    ap_rst_n);
  output [31:0]INPUT_r_TDATA_int_regslice;
  output [0:0]D;
  output INPUT_r_TVALID_int_regslice;
  output or_ln118_fu_569_p2;
  output [0:0]CO;
  output [31:0]r_V_fu_541_p2;
  output [31:0]r_V_3_fu_536_p2;
  output ack_in;
  input [31:0]Q;
  input [31:0]\or_ln118_reg_1226_reg[0]_i_2_0 ;
  input [0:0]B_V_data_1_sel_rd_reg_0;
  input rev_reg_1133;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]INPUT_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_2 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_2;
  wire [0:0]B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_rep__0_n_2;
  wire B_V_data_1_sel_rd_reg_rep_n_2;
  wire B_V_data_1_sel_rd_rep__0_i_1_n_2;
  wire B_V_data_1_sel_rd_rep_i_1_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_2;
  wire \B_V_data_1_state[0]_i_1_n_2 ;
  wire \B_V_data_1_state[1]_i_2_n_2 ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]INPUT_r_TDATA;
  wire [31:0]INPUT_r_TDATA_int_regslice;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [31:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_reg_i_10__0_n_2;
  wire dout_reg_i_10_n_2;
  wire dout_reg_i_11__0_n_2;
  wire dout_reg_i_11_n_2;
  wire dout_reg_i_12__0_n_2;
  wire dout_reg_i_12_n_2;
  wire dout_reg_i_13__0_n_2;
  wire dout_reg_i_13_n_2;
  wire dout_reg_i_14__0_n_2;
  wire dout_reg_i_14_n_2;
  wire dout_reg_i_15__0_n_2;
  wire dout_reg_i_15_n_2;
  wire dout_reg_i_16__0_n_2;
  wire dout_reg_i_16_n_2;
  wire dout_reg_i_17__0_n_2;
  wire dout_reg_i_17_n_2;
  wire dout_reg_i_18__0_n_2;
  wire dout_reg_i_18_n_2;
  wire dout_reg_i_19__0_n_2;
  wire dout_reg_i_19_n_2;
  wire dout_reg_i_1__0_n_3;
  wire dout_reg_i_1__0_n_4;
  wire dout_reg_i_1__0_n_5;
  wire dout_reg_i_1_n_3;
  wire dout_reg_i_1_n_4;
  wire dout_reg_i_1_n_5;
  wire dout_reg_i_20__0_n_2;
  wire dout_reg_i_20_n_2;
  wire dout_reg_i_21__0_n_2;
  wire dout_reg_i_21_n_2;
  wire dout_reg_i_22__0_n_2;
  wire dout_reg_i_22_n_2;
  wire dout_reg_i_23__0_n_2;
  wire dout_reg_i_23_n_2;
  wire dout_reg_i_24__0_n_2;
  wire dout_reg_i_24_n_2;
  wire dout_reg_i_25__0_n_2;
  wire dout_reg_i_25_n_2;
  wire dout_reg_i_26__0_n_2;
  wire dout_reg_i_26_n_2;
  wire dout_reg_i_2__0_n_2;
  wire dout_reg_i_2__0_n_3;
  wire dout_reg_i_2__0_n_4;
  wire dout_reg_i_2__0_n_5;
  wire dout_reg_i_2_n_2;
  wire dout_reg_i_2_n_3;
  wire dout_reg_i_2_n_4;
  wire dout_reg_i_2_n_5;
  wire dout_reg_i_3__0_n_2;
  wire dout_reg_i_3__0_n_3;
  wire dout_reg_i_3__0_n_4;
  wire dout_reg_i_3__0_n_5;
  wire dout_reg_i_3_n_2;
  wire dout_reg_i_3_n_3;
  wire dout_reg_i_3_n_4;
  wire dout_reg_i_3_n_5;
  wire dout_reg_i_4__0_n_2;
  wire dout_reg_i_4_n_2;
  wire dout_reg_i_5__0_n_2;
  wire dout_reg_i_5_n_2;
  wire dout_reg_i_6__0_n_2;
  wire dout_reg_i_6_n_2;
  wire dout_reg_i_7__0_n_2;
  wire dout_reg_i_7_n_2;
  wire dout_reg_i_8__0_n_2;
  wire dout_reg_i_8_n_2;
  wire dout_reg_i_9__0_n_2;
  wire dout_reg_i_9_n_2;
  wire \icmp_ln116_reg_1211[0]_i_10_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_12_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_13_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_14_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_15_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_16_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_17_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_18_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_19_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_21_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_22_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_23_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_24_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_25_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_26_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_27_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_28_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_29_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_30_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_31_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_32_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_33_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_34_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_35_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_36_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_3_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_4_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_5_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_6_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_7_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_8_n_2 ;
  wire \icmp_ln116_reg_1211[0]_i_9_n_2 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_11_n_2 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_11_n_3 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_11_n_4 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_11_n_5 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_1_n_3 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_1_n_4 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_1_n_5 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_20_n_2 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_20_n_3 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_20_n_4 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_20_n_5 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_2_n_2 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_2_n_3 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_2_n_4 ;
  wire \icmp_ln116_reg_1211_reg[0]_i_2_n_5 ;
  wire icmp_ln118_fu_552_p2;
  wire or_ln118_fu_569_p2;
  wire \or_ln118_reg_1226[0]_i_10_n_2 ;
  wire \or_ln118_reg_1226[0]_i_11_n_2 ;
  wire \or_ln118_reg_1226[0]_i_13_n_2 ;
  wire \or_ln118_reg_1226[0]_i_14_n_2 ;
  wire \or_ln118_reg_1226[0]_i_15_n_2 ;
  wire \or_ln118_reg_1226[0]_i_16_n_2 ;
  wire \or_ln118_reg_1226[0]_i_17_n_2 ;
  wire \or_ln118_reg_1226[0]_i_18_n_2 ;
  wire \or_ln118_reg_1226[0]_i_19_n_2 ;
  wire \or_ln118_reg_1226[0]_i_20_n_2 ;
  wire \or_ln118_reg_1226[0]_i_22_n_2 ;
  wire \or_ln118_reg_1226[0]_i_23_n_2 ;
  wire \or_ln118_reg_1226[0]_i_24_n_2 ;
  wire \or_ln118_reg_1226[0]_i_25_n_2 ;
  wire \or_ln118_reg_1226[0]_i_26_n_2 ;
  wire \or_ln118_reg_1226[0]_i_27_n_2 ;
  wire \or_ln118_reg_1226[0]_i_28_n_2 ;
  wire \or_ln118_reg_1226[0]_i_29_n_2 ;
  wire \or_ln118_reg_1226[0]_i_30_n_2 ;
  wire \or_ln118_reg_1226[0]_i_31_n_2 ;
  wire \or_ln118_reg_1226[0]_i_32_n_2 ;
  wire \or_ln118_reg_1226[0]_i_33_n_2 ;
  wire \or_ln118_reg_1226[0]_i_34_n_2 ;
  wire \or_ln118_reg_1226[0]_i_35_n_2 ;
  wire \or_ln118_reg_1226[0]_i_36_n_2 ;
  wire \or_ln118_reg_1226[0]_i_37_n_2 ;
  wire \or_ln118_reg_1226[0]_i_4_n_2 ;
  wire \or_ln118_reg_1226[0]_i_5_n_2 ;
  wire \or_ln118_reg_1226[0]_i_6_n_2 ;
  wire \or_ln118_reg_1226[0]_i_7_n_2 ;
  wire \or_ln118_reg_1226[0]_i_8_n_2 ;
  wire \or_ln118_reg_1226[0]_i_9_n_2 ;
  wire \or_ln118_reg_1226_reg[0]_i_12_n_2 ;
  wire \or_ln118_reg_1226_reg[0]_i_12_n_3 ;
  wire \or_ln118_reg_1226_reg[0]_i_12_n_4 ;
  wire \or_ln118_reg_1226_reg[0]_i_12_n_5 ;
  wire \or_ln118_reg_1226_reg[0]_i_21_n_2 ;
  wire \or_ln118_reg_1226_reg[0]_i_21_n_3 ;
  wire \or_ln118_reg_1226_reg[0]_i_21_n_4 ;
  wire \or_ln118_reg_1226_reg[0]_i_21_n_5 ;
  wire [31:0]\or_ln118_reg_1226_reg[0]_i_2_0 ;
  wire \or_ln118_reg_1226_reg[0]_i_2_n_3 ;
  wire \or_ln118_reg_1226_reg[0]_i_2_n_4 ;
  wire \or_ln118_reg_1226_reg[0]_i_2_n_5 ;
  wire \or_ln118_reg_1226_reg[0]_i_3_n_2 ;
  wire \or_ln118_reg_1226_reg[0]_i_3_n_3 ;
  wire \or_ln118_reg_1226_reg[0]_i_3_n_4 ;
  wire \or_ln118_reg_1226_reg[0]_i_3_n_5 ;
  wire [31:0]r_V_3_fu_536_p2;
  wire [31:0]r_V_fu_541_p2;
  wire rev_reg_1133;
  wire tmp_product_i_10__0_n_2;
  wire tmp_product_i_10__2_n_2;
  wire tmp_product_i_11__0_n_2;
  wire tmp_product_i_11__2_n_2;
  wire tmp_product_i_12__0_n_2;
  wire tmp_product_i_12__2_n_2;
  wire tmp_product_i_13__0_n_2;
  wire tmp_product_i_13__2_n_2;
  wire tmp_product_i_14__0_n_2;
  wire tmp_product_i_14__1_n_2;
  wire tmp_product_i_15__0_n_2;
  wire tmp_product_i_15__1_n_2;
  wire tmp_product_i_16__1_n_2;
  wire tmp_product_i_16__2_n_2;
  wire tmp_product_i_17__1_n_2;
  wire tmp_product_i_17__2_n_2;
  wire tmp_product_i_18__1_n_2;
  wire tmp_product_i_18__2_n_2;
  wire tmp_product_i_19__1_n_2;
  wire tmp_product_i_19__2_n_2;
  wire tmp_product_i_1__1_n_2;
  wire tmp_product_i_1__1_n_3;
  wire tmp_product_i_1__1_n_4;
  wire tmp_product_i_1__1_n_5;
  wire tmp_product_i_1__2_n_2;
  wire tmp_product_i_1__2_n_3;
  wire tmp_product_i_1__2_n_4;
  wire tmp_product_i_1__2_n_5;
  wire tmp_product_i_20__1_n_2;
  wire tmp_product_i_20__2_n_2;
  wire tmp_product_i_21__0_n_2;
  wire tmp_product_i_21__2_n_2;
  wire tmp_product_i_22__0_n_2;
  wire tmp_product_i_22__1_n_2;
  wire tmp_product_i_23__0_n_2;
  wire tmp_product_i_23_n_2;
  wire tmp_product_i_24__0_n_2;
  wire tmp_product_i_24_n_2;
  wire tmp_product_i_25__0_n_2;
  wire tmp_product_i_25__1_n_2;
  wire tmp_product_i_26__0_n_2;
  wire tmp_product_i_26__1_n_2;
  wire tmp_product_i_27__0_n_2;
  wire tmp_product_i_27__1_n_2;
  wire tmp_product_i_28__0_n_2;
  wire tmp_product_i_28__1_n_2;
  wire tmp_product_i_29__0_n_2;
  wire tmp_product_i_29__1_n_2;
  wire tmp_product_i_2__1_n_2;
  wire tmp_product_i_2__1_n_3;
  wire tmp_product_i_2__1_n_4;
  wire tmp_product_i_2__1_n_5;
  wire tmp_product_i_2__2_n_2;
  wire tmp_product_i_2__2_n_3;
  wire tmp_product_i_2__2_n_4;
  wire tmp_product_i_2__2_n_5;
  wire tmp_product_i_30__0_n_2;
  wire tmp_product_i_30__1_n_2;
  wire tmp_product_i_31__0_n_2;
  wire tmp_product_i_31__1_n_2;
  wire tmp_product_i_32__0_n_2;
  wire tmp_product_i_32__1_n_2;
  wire tmp_product_i_33__0_n_2;
  wire tmp_product_i_33__1_n_2;
  wire tmp_product_i_34__0_n_2;
  wire tmp_product_i_34__1_n_2;
  wire tmp_product_i_35__0_n_2;
  wire tmp_product_i_35__1_n_2;
  wire tmp_product_i_36__0_n_2;
  wire tmp_product_i_36__1_n_2;
  wire tmp_product_i_37__0_n_2;
  wire tmp_product_i_37__1_n_2;
  wire tmp_product_i_38__0_n_2;
  wire tmp_product_i_38__1_n_2;
  wire tmp_product_i_39__0_n_2;
  wire tmp_product_i_39__1_n_2;
  wire tmp_product_i_3__1_n_2;
  wire tmp_product_i_3__1_n_3;
  wire tmp_product_i_3__1_n_4;
  wire tmp_product_i_3__1_n_5;
  wire tmp_product_i_3__2_n_2;
  wire tmp_product_i_3__2_n_3;
  wire tmp_product_i_3__2_n_4;
  wire tmp_product_i_3__2_n_5;
  wire tmp_product_i_40__0_n_2;
  wire tmp_product_i_40__1_n_2;
  wire tmp_product_i_41__0_n_2;
  wire tmp_product_i_41__1_n_2;
  wire tmp_product_i_42__0_n_2;
  wire tmp_product_i_42_n_2;
  wire tmp_product_i_43__0_n_2;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_44__0_n_2;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_45__1_n_2;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_4__1_n_2;
  wire tmp_product_i_4__1_n_3;
  wire tmp_product_i_4__1_n_4;
  wire tmp_product_i_4__1_n_5;
  wire tmp_product_i_4__2_n_2;
  wire tmp_product_i_4__2_n_3;
  wire tmp_product_i_4__2_n_4;
  wire tmp_product_i_4__2_n_5;
  wire tmp_product_i_5__1_n_2;
  wire tmp_product_i_5__1_n_3;
  wire tmp_product_i_5__1_n_4;
  wire tmp_product_i_5__1_n_5;
  wire tmp_product_i_5__2_n_2;
  wire tmp_product_i_5__2_n_3;
  wire tmp_product_i_5__2_n_4;
  wire tmp_product_i_5__2_n_5;
  wire tmp_product_i_6__0_n_2;
  wire tmp_product_i_6__1_n_2;
  wire tmp_product_i_7__0_n_2;
  wire tmp_product_i_7__1_n_2;
  wire tmp_product_i_8__0_n_2;
  wire tmp_product_i_8__1_n_2;
  wire tmp_product_i_9__0_n_2;
  wire tmp_product_i_9__1_n_2;
  wire [3:3]NLW_dout_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_dout_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln116_reg_1211_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln116_reg_1211_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln116_reg_1211_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln116_reg_1211_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln118_reg_1226_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln118_reg_1226_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln118_reg_1226_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln118_reg_1226_reg[0]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_2 ),
        .D(INPUT_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(INPUT_r_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(B_V_data_1_sel_rd_i_1_n_2));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep_i_1_n_2),
        .Q(B_V_data_1_sel_rd_reg_rep_n_2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__0_i_1_n_2),
        .Q(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_rep__0_i_1
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(B_V_data_1_sel_rd_rep__0_i_1_n_2));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_rep_i_1
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(B_V_data_1_sel_rd_rep_i_1_n_2));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(INPUT_r_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(INPUT_r_TVALID),
        .I3(ack_in),
        .I4(INPUT_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hDDFD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(ack_in),
        .I3(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_2 ),
        .Q(INPUT_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_2 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(INPUT_r_TVALID_int_regslice),
        .O(D));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_1
       (.CI(dout_reg_i_2_n_2),
        .CO({NLW_dout_reg_i_1_CO_UNCONNECTED[3],dout_reg_i_1_n_3,dout_reg_i_1_n_4,dout_reg_i_1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_i_4_n_2,dout_reg_i_5_n_2,dout_reg_i_6_n_2}),
        .O(r_V_fu_541_p2[31:28]),
        .S({dout_reg_i_7_n_2,dout_reg_i_8_n_2,dout_reg_i_9_n_2,dout_reg_i_10_n_2}));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_10
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[28]),
        .O(dout_reg_i_10_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_10__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_payload_B[28]),
        .I3(Q[28]),
        .O(dout_reg_i_10__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_11
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_11_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_11__0
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_11__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_12
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_12_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_12__0
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_12__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_13
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_13_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_13__0
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_13__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_14
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_14_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_14__0
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_14__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_15
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[27]),
        .O(dout_reg_i_15_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_15__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_payload_B[27]),
        .I3(Q[27]),
        .O(dout_reg_i_15__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_16
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[26]),
        .O(dout_reg_i_16_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_16__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_payload_B[26]),
        .I3(Q[26]),
        .O(dout_reg_i_16__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_17
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[25]),
        .O(dout_reg_i_17_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_17__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_payload_B[25]),
        .I3(Q[25]),
        .O(dout_reg_i_17__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_18
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[24]),
        .O(dout_reg_i_18_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_18__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_payload_B[24]),
        .I3(Q[24]),
        .O(dout_reg_i_18__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_19
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_19_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_19__0
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_19__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_1__0
       (.CI(dout_reg_i_2__0_n_2),
        .CO({NLW_dout_reg_i_1__0_CO_UNCONNECTED[3],dout_reg_i_1__0_n_3,dout_reg_i_1__0_n_4,dout_reg_i_1__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_i_4__0_n_2,dout_reg_i_5__0_n_2,dout_reg_i_6__0_n_2}),
        .O(r_V_3_fu_536_p2[31:28]),
        .S({dout_reg_i_7__0_n_2,dout_reg_i_8__0_n_2,dout_reg_i_9__0_n_2,dout_reg_i_10__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_2
       (.CI(dout_reg_i_3_n_2),
        .CO({dout_reg_i_2_n_2,dout_reg_i_2_n_3,dout_reg_i_2_n_4,dout_reg_i_2_n_5}),
        .CYINIT(1'b0),
        .DI({dout_reg_i_11_n_2,dout_reg_i_12_n_2,dout_reg_i_13_n_2,dout_reg_i_14_n_2}),
        .O(r_V_fu_541_p2[27:24]),
        .S({dout_reg_i_15_n_2,dout_reg_i_16_n_2,dout_reg_i_17_n_2,dout_reg_i_18_n_2}));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_20
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_20_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_20__0
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_20__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_21
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_21_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_21__0
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_21__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_22
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_22_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_22__0
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_22__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_23
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[23]),
        .O(dout_reg_i_23_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_23__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_payload_B[23]),
        .I3(Q[23]),
        .O(dout_reg_i_23__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_24
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[22]),
        .O(dout_reg_i_24_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_24__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_payload_B[22]),
        .I3(Q[22]),
        .O(dout_reg_i_24__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_25
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[21]),
        .O(dout_reg_i_25_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_25__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_payload_B[21]),
        .I3(Q[21]),
        .O(dout_reg_i_25__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_26
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[20]),
        .O(dout_reg_i_26_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_26__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_payload_B[20]),
        .I3(Q[20]),
        .O(dout_reg_i_26__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_2__0
       (.CI(dout_reg_i_3__0_n_2),
        .CO({dout_reg_i_2__0_n_2,dout_reg_i_2__0_n_3,dout_reg_i_2__0_n_4,dout_reg_i_2__0_n_5}),
        .CYINIT(1'b0),
        .DI({dout_reg_i_11__0_n_2,dout_reg_i_12__0_n_2,dout_reg_i_13__0_n_2,dout_reg_i_14__0_n_2}),
        .O(r_V_3_fu_536_p2[27:24]),
        .S({dout_reg_i_15__0_n_2,dout_reg_i_16__0_n_2,dout_reg_i_17__0_n_2,dout_reg_i_18__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_3
       (.CI(tmp_product_i_1__1_n_2),
        .CO({dout_reg_i_3_n_2,dout_reg_i_3_n_3,dout_reg_i_3_n_4,dout_reg_i_3_n_5}),
        .CYINIT(1'b0),
        .DI({dout_reg_i_19_n_2,dout_reg_i_20_n_2,dout_reg_i_21_n_2,dout_reg_i_22_n_2}),
        .O(r_V_fu_541_p2[23:20]),
        .S({dout_reg_i_23_n_2,dout_reg_i_24_n_2,dout_reg_i_25_n_2,dout_reg_i_26_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_reg_i_3__0
       (.CI(tmp_product_i_1__2_n_2),
        .CO({dout_reg_i_3__0_n_2,dout_reg_i_3__0_n_3,dout_reg_i_3__0_n_4,dout_reg_i_3__0_n_5}),
        .CYINIT(1'b0),
        .DI({dout_reg_i_19__0_n_2,dout_reg_i_20__0_n_2,dout_reg_i_21__0_n_2,dout_reg_i_22__0_n_2}),
        .O(r_V_3_fu_536_p2[23:20]),
        .S({dout_reg_i_23__0_n_2,dout_reg_i_24__0_n_2,dout_reg_i_25__0_n_2,dout_reg_i_26__0_n_2}));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_4
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_4_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_4__0
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_4__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_5
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_5_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_5__0
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_5__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_6
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(dout_reg_i_6_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_reg_i_6__0
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(dout_reg_i_6__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_7
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[31]),
        .O(dout_reg_i_7_n_2));
  LUT4 #(
    .INIT(16'hA965)) 
    dout_reg_i_7__0
       (.I0(Q[31]),
        .I1(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I2(B_V_data_1_payload_A[31]),
        .I3(B_V_data_1_payload_B[31]),
        .O(dout_reg_i_7__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_8
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[30]),
        .O(dout_reg_i_8_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_8__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_payload_B[30]),
        .I3(Q[30]),
        .O(dout_reg_i_8__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    dout_reg_i_9
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[29]),
        .O(dout_reg_i_9_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    dout_reg_i_9__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_payload_B[29]),
        .I3(Q[29]),
        .O(dout_reg_i_9__0_n_2));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_10 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(Q[24]),
        .I4(INPUT_r_TDATA_int_regslice[25]),
        .I5(Q[25]),
        .O(\icmp_ln116_reg_1211[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_12 
       (.I0(INPUT_r_TDATA_int_regslice[23]),
        .I1(Q[23]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[22]),
        .I4(B_V_data_1_payload_B[22]),
        .I5(Q[22]),
        .O(\icmp_ln116_reg_1211[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_13 
       (.I0(INPUT_r_TDATA_int_regslice[21]),
        .I1(Q[21]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[20]),
        .I4(B_V_data_1_payload_B[20]),
        .I5(Q[20]),
        .O(\icmp_ln116_reg_1211[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_14 
       (.I0(INPUT_r_TDATA_int_regslice[19]),
        .I1(Q[19]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[18]),
        .I4(B_V_data_1_payload_B[18]),
        .I5(Q[18]),
        .O(\icmp_ln116_reg_1211[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_15 
       (.I0(INPUT_r_TDATA_int_regslice[17]),
        .I1(Q[17]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[16]),
        .I4(B_V_data_1_payload_B[16]),
        .I5(Q[16]),
        .O(\icmp_ln116_reg_1211[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_16 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(Q[22]),
        .I4(INPUT_r_TDATA_int_regslice[23]),
        .I5(Q[23]),
        .O(\icmp_ln116_reg_1211[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_17 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(Q[20]),
        .I4(INPUT_r_TDATA_int_regslice[21]),
        .I5(Q[21]),
        .O(\icmp_ln116_reg_1211[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_18 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(Q[18]),
        .I4(INPUT_r_TDATA_int_regslice[19]),
        .I5(Q[19]),
        .O(\icmp_ln116_reg_1211[0]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_19 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(Q[16]),
        .I4(INPUT_r_TDATA_int_regslice[17]),
        .I5(Q[17]),
        .O(\icmp_ln116_reg_1211[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_21 
       (.I0(INPUT_r_TDATA_int_regslice[15]),
        .I1(Q[15]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[14]),
        .I4(B_V_data_1_payload_B[14]),
        .I5(Q[14]),
        .O(\icmp_ln116_reg_1211[0]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_22 
       (.I0(INPUT_r_TDATA_int_regslice[13]),
        .I1(Q[13]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[12]),
        .I4(B_V_data_1_payload_B[12]),
        .I5(Q[12]),
        .O(\icmp_ln116_reg_1211[0]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_23 
       (.I0(INPUT_r_TDATA_int_regslice[11]),
        .I1(Q[11]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[10]),
        .I4(B_V_data_1_payload_B[10]),
        .I5(Q[10]),
        .O(\icmp_ln116_reg_1211[0]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_24 
       (.I0(INPUT_r_TDATA_int_regslice[9]),
        .I1(Q[9]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[8]),
        .I4(B_V_data_1_payload_B[8]),
        .I5(Q[8]),
        .O(\icmp_ln116_reg_1211[0]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_25 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(Q[14]),
        .I4(INPUT_r_TDATA_int_regslice[15]),
        .I5(Q[15]),
        .O(\icmp_ln116_reg_1211[0]_i_25_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_26 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(Q[12]),
        .I4(INPUT_r_TDATA_int_regslice[13]),
        .I5(Q[13]),
        .O(\icmp_ln116_reg_1211[0]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_27 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(Q[10]),
        .I4(INPUT_r_TDATA_int_regslice[11]),
        .I5(Q[11]),
        .O(\icmp_ln116_reg_1211[0]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_28 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(Q[8]),
        .I4(INPUT_r_TDATA_int_regslice[9]),
        .I5(Q[9]),
        .O(\icmp_ln116_reg_1211[0]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_29 
       (.I0(INPUT_r_TDATA_int_regslice[7]),
        .I1(Q[7]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[6]),
        .I4(B_V_data_1_payload_B[6]),
        .I5(Q[6]),
        .O(\icmp_ln116_reg_1211[0]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'h028A028AABEF028A)) 
    \icmp_ln116_reg_1211[0]_i_3 
       (.I0(Q[31]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[31]),
        .I3(B_V_data_1_payload_B[31]),
        .I4(INPUT_r_TDATA_int_regslice[30]),
        .I5(Q[30]),
        .O(\icmp_ln116_reg_1211[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_30 
       (.I0(INPUT_r_TDATA_int_regslice[5]),
        .I1(Q[5]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[4]),
        .I4(B_V_data_1_payload_B[4]),
        .I5(Q[4]),
        .O(\icmp_ln116_reg_1211[0]_i_30_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_31 
       (.I0(INPUT_r_TDATA_int_regslice[3]),
        .I1(Q[3]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[2]),
        .I4(B_V_data_1_payload_B[2]),
        .I5(Q[2]),
        .O(\icmp_ln116_reg_1211[0]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_32 
       (.I0(INPUT_r_TDATA_int_regslice[1]),
        .I1(Q[1]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[0]),
        .I4(B_V_data_1_payload_B[0]),
        .I5(Q[0]),
        .O(\icmp_ln116_reg_1211[0]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_33 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(Q[6]),
        .I4(INPUT_r_TDATA_int_regslice[7]),
        .I5(Q[7]),
        .O(\icmp_ln116_reg_1211[0]_i_33_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_34 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(Q[4]),
        .I4(INPUT_r_TDATA_int_regslice[5]),
        .I5(Q[5]),
        .O(\icmp_ln116_reg_1211[0]_i_34_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_35 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(Q[2]),
        .I4(INPUT_r_TDATA_int_regslice[3]),
        .I5(Q[3]),
        .O(\icmp_ln116_reg_1211[0]_i_35_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_36 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(Q[0]),
        .I4(INPUT_r_TDATA_int_regslice[1]),
        .I5(Q[1]),
        .O(\icmp_ln116_reg_1211[0]_i_36_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_4 
       (.I0(INPUT_r_TDATA_int_regslice[29]),
        .I1(Q[29]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[28]),
        .I4(B_V_data_1_payload_B[28]),
        .I5(Q[28]),
        .O(\icmp_ln116_reg_1211[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_5 
       (.I0(INPUT_r_TDATA_int_regslice[27]),
        .I1(Q[27]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[26]),
        .I4(B_V_data_1_payload_B[26]),
        .I5(Q[26]),
        .O(\icmp_ln116_reg_1211[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    \icmp_ln116_reg_1211[0]_i_6 
       (.I0(INPUT_r_TDATA_int_regslice[25]),
        .I1(Q[25]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[24]),
        .I4(B_V_data_1_payload_B[24]),
        .I5(Q[24]),
        .O(\icmp_ln116_reg_1211[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h9090990009090099)) 
    \icmp_ln116_reg_1211[0]_i_7 
       (.I0(INPUT_r_TDATA_int_regslice[30]),
        .I1(Q[30]),
        .I2(B_V_data_1_payload_B[31]),
        .I3(B_V_data_1_payload_A[31]),
        .I4(B_V_data_1_sel),
        .I5(Q[31]),
        .O(\icmp_ln116_reg_1211[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_8 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(Q[28]),
        .I4(INPUT_r_TDATA_int_regslice[29]),
        .I5(Q[29]),
        .O(\icmp_ln116_reg_1211[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \icmp_ln116_reg_1211[0]_i_9 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(Q[26]),
        .I4(INPUT_r_TDATA_int_regslice[27]),
        .I5(Q[27]),
        .O(\icmp_ln116_reg_1211[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln116_reg_1211_reg[0]_i_1 
       (.CI(\icmp_ln116_reg_1211_reg[0]_i_2_n_2 ),
        .CO({CO,\icmp_ln116_reg_1211_reg[0]_i_1_n_3 ,\icmp_ln116_reg_1211_reg[0]_i_1_n_4 ,\icmp_ln116_reg_1211_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln116_reg_1211[0]_i_3_n_2 ,\icmp_ln116_reg_1211[0]_i_4_n_2 ,\icmp_ln116_reg_1211[0]_i_5_n_2 ,\icmp_ln116_reg_1211[0]_i_6_n_2 }),
        .O(\NLW_icmp_ln116_reg_1211_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln116_reg_1211[0]_i_7_n_2 ,\icmp_ln116_reg_1211[0]_i_8_n_2 ,\icmp_ln116_reg_1211[0]_i_9_n_2 ,\icmp_ln116_reg_1211[0]_i_10_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln116_reg_1211_reg[0]_i_11 
       (.CI(\icmp_ln116_reg_1211_reg[0]_i_20_n_2 ),
        .CO({\icmp_ln116_reg_1211_reg[0]_i_11_n_2 ,\icmp_ln116_reg_1211_reg[0]_i_11_n_3 ,\icmp_ln116_reg_1211_reg[0]_i_11_n_4 ,\icmp_ln116_reg_1211_reg[0]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln116_reg_1211[0]_i_21_n_2 ,\icmp_ln116_reg_1211[0]_i_22_n_2 ,\icmp_ln116_reg_1211[0]_i_23_n_2 ,\icmp_ln116_reg_1211[0]_i_24_n_2 }),
        .O(\NLW_icmp_ln116_reg_1211_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln116_reg_1211[0]_i_25_n_2 ,\icmp_ln116_reg_1211[0]_i_26_n_2 ,\icmp_ln116_reg_1211[0]_i_27_n_2 ,\icmp_ln116_reg_1211[0]_i_28_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln116_reg_1211_reg[0]_i_2 
       (.CI(\icmp_ln116_reg_1211_reg[0]_i_11_n_2 ),
        .CO({\icmp_ln116_reg_1211_reg[0]_i_2_n_2 ,\icmp_ln116_reg_1211_reg[0]_i_2_n_3 ,\icmp_ln116_reg_1211_reg[0]_i_2_n_4 ,\icmp_ln116_reg_1211_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln116_reg_1211[0]_i_12_n_2 ,\icmp_ln116_reg_1211[0]_i_13_n_2 ,\icmp_ln116_reg_1211[0]_i_14_n_2 ,\icmp_ln116_reg_1211[0]_i_15_n_2 }),
        .O(\NLW_icmp_ln116_reg_1211_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln116_reg_1211[0]_i_16_n_2 ,\icmp_ln116_reg_1211[0]_i_17_n_2 ,\icmp_ln116_reg_1211[0]_i_18_n_2 ,\icmp_ln116_reg_1211[0]_i_19_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln116_reg_1211_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln116_reg_1211_reg[0]_i_20_n_2 ,\icmp_ln116_reg_1211_reg[0]_i_20_n_3 ,\icmp_ln116_reg_1211_reg[0]_i_20_n_4 ,\icmp_ln116_reg_1211_reg[0]_i_20_n_5 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln116_reg_1211[0]_i_29_n_2 ,\icmp_ln116_reg_1211[0]_i_30_n_2 ,\icmp_ln116_reg_1211[0]_i_31_n_2 ,\icmp_ln116_reg_1211[0]_i_32_n_2 }),
        .O(\NLW_icmp_ln116_reg_1211_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln116_reg_1211[0]_i_33_n_2 ,\icmp_ln116_reg_1211[0]_i_34_n_2 ,\icmp_ln116_reg_1211[0]_i_35_n_2 ,\icmp_ln116_reg_1211[0]_i_36_n_2 }));
  LUT3 #(
    .INIT(8'hF1)) 
    \or_ln118_reg_1226[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln118_fu_552_p2),
        .I2(rev_reg_1133),
        .O(or_ln118_fu_569_p2));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_10 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [27]),
        .I1(INPUT_r_TDATA_int_regslice[27]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [26]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[26]),
        .I5(B_V_data_1_payload_B[26]),
        .O(\or_ln118_reg_1226[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_11 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [25]),
        .I1(INPUT_r_TDATA_int_regslice[25]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [24]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[24]),
        .I5(B_V_data_1_payload_B[24]),
        .O(\or_ln118_reg_1226[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_13 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [23]),
        .I1(INPUT_r_TDATA_int_regslice[23]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [22]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[22]),
        .I5(B_V_data_1_payload_B[22]),
        .O(\or_ln118_reg_1226[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_14 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [21]),
        .I1(INPUT_r_TDATA_int_regslice[21]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [20]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[20]),
        .I5(B_V_data_1_payload_B[20]),
        .O(\or_ln118_reg_1226[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_15 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [19]),
        .I1(INPUT_r_TDATA_int_regslice[19]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [18]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[18]),
        .I5(B_V_data_1_payload_B[18]),
        .O(\or_ln118_reg_1226[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_16 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [17]),
        .I1(INPUT_r_TDATA_int_regslice[17]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [16]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[16]),
        .I5(B_V_data_1_payload_B[16]),
        .O(\or_ln118_reg_1226[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_17 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [23]),
        .I1(INPUT_r_TDATA_int_regslice[23]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [22]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[22]),
        .I5(B_V_data_1_payload_B[22]),
        .O(\or_ln118_reg_1226[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_18 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [21]),
        .I1(INPUT_r_TDATA_int_regslice[21]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [20]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[20]),
        .I5(B_V_data_1_payload_B[20]),
        .O(\or_ln118_reg_1226[0]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_19 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [19]),
        .I1(INPUT_r_TDATA_int_regslice[19]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [18]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[18]),
        .I5(B_V_data_1_payload_B[18]),
        .O(\or_ln118_reg_1226[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_20 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [17]),
        .I1(INPUT_r_TDATA_int_regslice[17]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [16]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[16]),
        .I5(B_V_data_1_payload_B[16]),
        .O(\or_ln118_reg_1226[0]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_22 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [15]),
        .I1(INPUT_r_TDATA_int_regslice[15]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [14]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[14]),
        .I5(B_V_data_1_payload_B[14]),
        .O(\or_ln118_reg_1226[0]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_23 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [13]),
        .I1(INPUT_r_TDATA_int_regslice[13]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [12]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[12]),
        .I5(B_V_data_1_payload_B[12]),
        .O(\or_ln118_reg_1226[0]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_24 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [11]),
        .I1(INPUT_r_TDATA_int_regslice[11]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [10]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[10]),
        .I5(B_V_data_1_payload_B[10]),
        .O(\or_ln118_reg_1226[0]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_25 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [9]),
        .I1(INPUT_r_TDATA_int_regslice[9]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [8]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[8]),
        .I5(B_V_data_1_payload_B[8]),
        .O(\or_ln118_reg_1226[0]_i_25_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_26 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [15]),
        .I1(INPUT_r_TDATA_int_regslice[15]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [14]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[14]),
        .I5(B_V_data_1_payload_B[14]),
        .O(\or_ln118_reg_1226[0]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_27 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [13]),
        .I1(INPUT_r_TDATA_int_regslice[13]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [12]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[12]),
        .I5(B_V_data_1_payload_B[12]),
        .O(\or_ln118_reg_1226[0]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_28 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [11]),
        .I1(INPUT_r_TDATA_int_regslice[11]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [10]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[10]),
        .I5(B_V_data_1_payload_B[10]),
        .O(\or_ln118_reg_1226[0]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_29 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [9]),
        .I1(INPUT_r_TDATA_int_regslice[9]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [8]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[8]),
        .I5(B_V_data_1_payload_B[8]),
        .O(\or_ln118_reg_1226[0]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_30 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [7]),
        .I1(INPUT_r_TDATA_int_regslice[7]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [6]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[6]),
        .I5(B_V_data_1_payload_B[6]),
        .O(\or_ln118_reg_1226[0]_i_30_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_31 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [5]),
        .I1(INPUT_r_TDATA_int_regslice[5]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [4]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[4]),
        .I5(B_V_data_1_payload_B[4]),
        .O(\or_ln118_reg_1226[0]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_32 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [3]),
        .I1(INPUT_r_TDATA_int_regslice[3]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [2]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[2]),
        .I5(B_V_data_1_payload_B[2]),
        .O(\or_ln118_reg_1226[0]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_33 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [1]),
        .I1(INPUT_r_TDATA_int_regslice[1]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [0]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[0]),
        .I5(B_V_data_1_payload_B[0]),
        .O(\or_ln118_reg_1226[0]_i_33_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_34 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [7]),
        .I1(INPUT_r_TDATA_int_regslice[7]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [6]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[6]),
        .I5(B_V_data_1_payload_B[6]),
        .O(\or_ln118_reg_1226[0]_i_34_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_35 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [5]),
        .I1(INPUT_r_TDATA_int_regslice[5]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [4]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[4]),
        .I5(B_V_data_1_payload_B[4]),
        .O(\or_ln118_reg_1226[0]_i_35_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_36 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [3]),
        .I1(INPUT_r_TDATA_int_regslice[3]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [2]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[2]),
        .I5(B_V_data_1_payload_B[2]),
        .O(\or_ln118_reg_1226[0]_i_36_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_37 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [1]),
        .I1(INPUT_r_TDATA_int_regslice[1]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [0]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[0]),
        .I5(B_V_data_1_payload_B[0]),
        .O(\or_ln118_reg_1226[0]_i_37_n_2 ));
  LUT6 #(
    .INIT(64'h00E400E4E4FF00E4)) 
    \or_ln118_reg_1226[0]_i_4 
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_payload_B[31]),
        .I3(\or_ln118_reg_1226_reg[0]_i_2_0 [31]),
        .I4(\or_ln118_reg_1226_reg[0]_i_2_0 [30]),
        .I5(INPUT_r_TDATA_int_regslice[30]),
        .O(\or_ln118_reg_1226[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_5 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [29]),
        .I1(INPUT_r_TDATA_int_regslice[29]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [28]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[28]),
        .I5(B_V_data_1_payload_B[28]),
        .O(\or_ln118_reg_1226[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_6 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [27]),
        .I1(INPUT_r_TDATA_int_regslice[27]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [26]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[26]),
        .I5(B_V_data_1_payload_B[26]),
        .O(\or_ln118_reg_1226[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h222222B2B222B2B2)) 
    \or_ln118_reg_1226[0]_i_7 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [25]),
        .I1(INPUT_r_TDATA_int_regslice[25]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [24]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[24]),
        .I5(B_V_data_1_payload_B[24]),
        .O(\or_ln118_reg_1226[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hA96500000000A965)) 
    \or_ln118_reg_1226[0]_i_8 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [31]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[31]),
        .I3(B_V_data_1_payload_B[31]),
        .I4(\or_ln118_reg_1226_reg[0]_i_2_0 [30]),
        .I5(INPUT_r_TDATA_int_regslice[30]),
        .O(\or_ln118_reg_1226[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    \or_ln118_reg_1226[0]_i_9 
       (.I0(\or_ln118_reg_1226_reg[0]_i_2_0 [29]),
        .I1(INPUT_r_TDATA_int_regslice[29]),
        .I2(\or_ln118_reg_1226_reg[0]_i_2_0 [28]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[28]),
        .I5(B_V_data_1_payload_B[28]),
        .O(\or_ln118_reg_1226[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \or_ln118_reg_1226_reg[0]_i_12 
       (.CI(\or_ln118_reg_1226_reg[0]_i_21_n_2 ),
        .CO({\or_ln118_reg_1226_reg[0]_i_12_n_2 ,\or_ln118_reg_1226_reg[0]_i_12_n_3 ,\or_ln118_reg_1226_reg[0]_i_12_n_4 ,\or_ln118_reg_1226_reg[0]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI({\or_ln118_reg_1226[0]_i_22_n_2 ,\or_ln118_reg_1226[0]_i_23_n_2 ,\or_ln118_reg_1226[0]_i_24_n_2 ,\or_ln118_reg_1226[0]_i_25_n_2 }),
        .O(\NLW_or_ln118_reg_1226_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_ln118_reg_1226[0]_i_26_n_2 ,\or_ln118_reg_1226[0]_i_27_n_2 ,\or_ln118_reg_1226[0]_i_28_n_2 ,\or_ln118_reg_1226[0]_i_29_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \or_ln118_reg_1226_reg[0]_i_2 
       (.CI(\or_ln118_reg_1226_reg[0]_i_3_n_2 ),
        .CO({icmp_ln118_fu_552_p2,\or_ln118_reg_1226_reg[0]_i_2_n_3 ,\or_ln118_reg_1226_reg[0]_i_2_n_4 ,\or_ln118_reg_1226_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\or_ln118_reg_1226[0]_i_4_n_2 ,\or_ln118_reg_1226[0]_i_5_n_2 ,\or_ln118_reg_1226[0]_i_6_n_2 ,\or_ln118_reg_1226[0]_i_7_n_2 }),
        .O(\NLW_or_ln118_reg_1226_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_ln118_reg_1226[0]_i_8_n_2 ,\or_ln118_reg_1226[0]_i_9_n_2 ,\or_ln118_reg_1226[0]_i_10_n_2 ,\or_ln118_reg_1226[0]_i_11_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \or_ln118_reg_1226_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\or_ln118_reg_1226_reg[0]_i_21_n_2 ,\or_ln118_reg_1226_reg[0]_i_21_n_3 ,\or_ln118_reg_1226_reg[0]_i_21_n_4 ,\or_ln118_reg_1226_reg[0]_i_21_n_5 }),
        .CYINIT(1'b0),
        .DI({\or_ln118_reg_1226[0]_i_30_n_2 ,\or_ln118_reg_1226[0]_i_31_n_2 ,\or_ln118_reg_1226[0]_i_32_n_2 ,\or_ln118_reg_1226[0]_i_33_n_2 }),
        .O(\NLW_or_ln118_reg_1226_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_ln118_reg_1226[0]_i_34_n_2 ,\or_ln118_reg_1226[0]_i_35_n_2 ,\or_ln118_reg_1226[0]_i_36_n_2 ,\or_ln118_reg_1226[0]_i_37_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \or_ln118_reg_1226_reg[0]_i_3 
       (.CI(\or_ln118_reg_1226_reg[0]_i_12_n_2 ),
        .CO({\or_ln118_reg_1226_reg[0]_i_3_n_2 ,\or_ln118_reg_1226_reg[0]_i_3_n_3 ,\or_ln118_reg_1226_reg[0]_i_3_n_4 ,\or_ln118_reg_1226_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\or_ln118_reg_1226[0]_i_13_n_2 ,\or_ln118_reg_1226[0]_i_14_n_2 ,\or_ln118_reg_1226[0]_i_15_n_2 ,\or_ln118_reg_1226[0]_i_16_n_2 }),
        .O(\NLW_or_ln118_reg_1226_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_ln118_reg_1226[0]_i_17_n_2 ,\or_ln118_reg_1226[0]_i_18_n_2 ,\or_ln118_reg_1226[0]_i_19_n_2 ,\or_ln118_reg_1226[0]_i_20_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_1_reg_1177[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(INPUT_r_TDATA_int_regslice[9]));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_10__0
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[19]),
        .O(tmp_product_i_10__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_10__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_payload_B[19]),
        .I3(Q[19]),
        .O(tmp_product_i_10__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_11__0
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[18]),
        .O(tmp_product_i_11__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_11__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_payload_B[18]),
        .I3(Q[18]),
        .O(tmp_product_i_11__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_12__0
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[17]),
        .O(tmp_product_i_12__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_12__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_payload_B[17]),
        .I3(Q[17]),
        .O(tmp_product_i_12__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_13__0
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[16]),
        .O(tmp_product_i_13__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_13__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_payload_B[16]),
        .I3(Q[16]),
        .O(tmp_product_i_13__2_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__0
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_14__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_14__1
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_14__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__0
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_15__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_15__1
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_15__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_16__1
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_16__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_16__2
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_16__2_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_17__1
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_17__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_17__2
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_17__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_18__1
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[15]),
        .O(tmp_product_i_18__1_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_18__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_payload_B[15]),
        .I3(Q[15]),
        .O(tmp_product_i_18__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_19__1
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[14]),
        .O(tmp_product_i_19__1_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_19__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_payload_B[14]),
        .I3(Q[14]),
        .O(tmp_product_i_19__2_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__1
       (.CI(tmp_product_i_2__1_n_2),
        .CO({tmp_product_i_1__1_n_2,tmp_product_i_1__1_n_3,tmp_product_i_1__1_n_4,tmp_product_i_1__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_6__0_n_2,tmp_product_i_7__0_n_2,tmp_product_i_8__0_n_2,tmp_product_i_9__0_n_2}),
        .O(r_V_fu_541_p2[19:16]),
        .S({tmp_product_i_10__0_n_2,tmp_product_i_11__0_n_2,tmp_product_i_12__0_n_2,tmp_product_i_13__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__2
       (.CI(tmp_product_i_2__2_n_2),
        .CO({tmp_product_i_1__2_n_2,tmp_product_i_1__2_n_3,tmp_product_i_1__2_n_4,tmp_product_i_1__2_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_6__1_n_2,tmp_product_i_7__1_n_2,tmp_product_i_8__1_n_2,tmp_product_i_9__1_n_2}),
        .O(r_V_3_fu_536_p2[19:16]),
        .S({tmp_product_i_10__2_n_2,tmp_product_i_11__2_n_2,tmp_product_i_12__2_n_2,tmp_product_i_13__2_n_2}));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_20__1
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[13]),
        .O(tmp_product_i_20__1_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_20__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_payload_B[13]),
        .I3(Q[13]),
        .O(tmp_product_i_20__2_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_21__0
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[12]),
        .O(tmp_product_i_21__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_21__2
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_payload_B[12]),
        .I3(Q[12]),
        .O(tmp_product_i_21__2_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_22__0
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_22__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_22__1
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_22__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_23
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_23_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_23__0
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_23__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_24
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_24_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_24__0
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_24__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_25__0
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_25__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_25__1
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_25__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_26__0
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[11]),
        .O(tmp_product_i_26__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_26__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_payload_B[11]),
        .I3(Q[11]),
        .O(tmp_product_i_26__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_27__0
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[10]),
        .O(tmp_product_i_27__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_27__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_payload_B[10]),
        .I3(Q[10]),
        .O(tmp_product_i_27__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_28__0
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[9]),
        .O(tmp_product_i_28__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_28__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_payload_B[9]),
        .I3(Q[9]),
        .O(tmp_product_i_28__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_29__0
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[8]),
        .O(tmp_product_i_29__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_29__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_payload_B[8]),
        .I3(Q[8]),
        .O(tmp_product_i_29__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__1
       (.CI(tmp_product_i_3__1_n_2),
        .CO({tmp_product_i_2__1_n_2,tmp_product_i_2__1_n_3,tmp_product_i_2__1_n_4,tmp_product_i_2__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_14__0_n_2,tmp_product_i_15__0_n_2,tmp_product_i_16__1_n_2,tmp_product_i_17__1_n_2}),
        .O(r_V_fu_541_p2[15:12]),
        .S({tmp_product_i_18__1_n_2,tmp_product_i_19__1_n_2,tmp_product_i_20__1_n_2,tmp_product_i_21__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__2
       (.CI(tmp_product_i_3__2_n_2),
        .CO({tmp_product_i_2__2_n_2,tmp_product_i_2__2_n_3,tmp_product_i_2__2_n_4,tmp_product_i_2__2_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_14__1_n_2,tmp_product_i_15__1_n_2,tmp_product_i_16__2_n_2,tmp_product_i_17__2_n_2}),
        .O(r_V_3_fu_536_p2[15:12]),
        .S({tmp_product_i_18__2_n_2,tmp_product_i_19__2_n_2,tmp_product_i_20__2_n_2,tmp_product_i_21__2_n_2}));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_30__0
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_30__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_30__1
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_30__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_31__0
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_31__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_31__1
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_31__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_32__0
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_32__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_32__1
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_32__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_33__0
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_33__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_33__1
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_33__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_34__0
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[7]),
        .O(tmp_product_i_34__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_34__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_payload_B[7]),
        .I3(Q[7]),
        .O(tmp_product_i_34__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_35__0
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[6]),
        .O(tmp_product_i_35__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_35__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_payload_B[6]),
        .I3(Q[6]),
        .O(tmp_product_i_35__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_36__0
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[5]),
        .O(tmp_product_i_36__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_36__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_payload_B[5]),
        .I3(Q[5]),
        .O(tmp_product_i_36__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_37__0
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[4]),
        .O(tmp_product_i_37__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_37__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_payload_B[4]),
        .I3(Q[4]),
        .O(tmp_product_i_37__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_38__0
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_38__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_38__1
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_38__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_39__0
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_39__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_39__1
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_39__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__1
       (.CI(tmp_product_i_4__1_n_2),
        .CO({tmp_product_i_3__1_n_2,tmp_product_i_3__1_n_3,tmp_product_i_3__1_n_4,tmp_product_i_3__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_22__0_n_2,tmp_product_i_23_n_2,tmp_product_i_24_n_2,tmp_product_i_25__0_n_2}),
        .O(r_V_fu_541_p2[11:8]),
        .S({tmp_product_i_26__0_n_2,tmp_product_i_27__0_n_2,tmp_product_i_28__0_n_2,tmp_product_i_29__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__2
       (.CI(tmp_product_i_4__2_n_2),
        .CO({tmp_product_i_3__2_n_2,tmp_product_i_3__2_n_3,tmp_product_i_3__2_n_4,tmp_product_i_3__2_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_22__1_n_2,tmp_product_i_23__0_n_2,tmp_product_i_24__0_n_2,tmp_product_i_25__1_n_2}),
        .O(r_V_3_fu_536_p2[11:8]),
        .S({tmp_product_i_26__1_n_2,tmp_product_i_27__1_n_2,tmp_product_i_28__1_n_2,tmp_product_i_29__1_n_2}));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_40__0
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_40__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_40__1
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_40__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_41__0
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_41__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_41__1
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_41__1_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_42
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[3]),
        .O(tmp_product_i_42_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_42__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_payload_B[3]),
        .I3(Q[3]),
        .O(tmp_product_i_42__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_43
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[2]),
        .O(tmp_product_i_43_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_43__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_payload_B[2]),
        .I3(Q[2]),
        .O(tmp_product_i_43__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_44
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[1]),
        .O(tmp_product_i_44_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_44__0
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_payload_B[1]),
        .I3(Q[1]),
        .O(tmp_product_i_44__0_n_2));
  LUT4 #(
    .INIT(16'h53AC)) 
    tmp_product_i_45
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .I3(Q[0]),
        .O(tmp_product_i_45_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    tmp_product_i_45__1
       (.I0(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_payload_B[0]),
        .I3(Q[0]),
        .O(tmp_product_i_45__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__1
       (.CI(tmp_product_i_5__1_n_2),
        .CO({tmp_product_i_4__1_n_2,tmp_product_i_4__1_n_3,tmp_product_i_4__1_n_4,tmp_product_i_4__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30__0_n_2,tmp_product_i_31__0_n_2,tmp_product_i_32__0_n_2,tmp_product_i_33__0_n_2}),
        .O(r_V_fu_541_p2[7:4]),
        .S({tmp_product_i_34__0_n_2,tmp_product_i_35__0_n_2,tmp_product_i_36__0_n_2,tmp_product_i_37__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__2
       (.CI(tmp_product_i_5__2_n_2),
        .CO({tmp_product_i_4__2_n_2,tmp_product_i_4__2_n_3,tmp_product_i_4__2_n_4,tmp_product_i_4__2_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30__1_n_2,tmp_product_i_31__1_n_2,tmp_product_i_32__1_n_2,tmp_product_i_33__1_n_2}),
        .O(r_V_3_fu_536_p2[7:4]),
        .S({tmp_product_i_34__1_n_2,tmp_product_i_35__1_n_2,tmp_product_i_36__1_n_2,tmp_product_i_37__1_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__1
       (.CI(1'b0),
        .CO({tmp_product_i_5__1_n_2,tmp_product_i_5__1_n_3,tmp_product_i_5__1_n_4,tmp_product_i_5__1_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_38__0_n_2,tmp_product_i_39__0_n_2,tmp_product_i_40__0_n_2,tmp_product_i_41__0_n_2}),
        .O(r_V_fu_541_p2[3:0]),
        .S({tmp_product_i_42_n_2,tmp_product_i_43_n_2,tmp_product_i_44_n_2,tmp_product_i_45_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__2
       (.CI(1'b0),
        .CO({tmp_product_i_5__2_n_2,tmp_product_i_5__2_n_3,tmp_product_i_5__2_n_4,tmp_product_i_5__2_n_5}),
        .CYINIT(1'b1),
        .DI({tmp_product_i_38__1_n_2,tmp_product_i_39__1_n_2,tmp_product_i_40__1_n_2,tmp_product_i_41__1_n_2}),
        .O(r_V_3_fu_536_p2[3:0]),
        .S({tmp_product_i_42__0_n_2,tmp_product_i_43__0_n_2,tmp_product_i_44__0_n_2,tmp_product_i_45__1_n_2}));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__0
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_6__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_6__1
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_6__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__0
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_7__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_7__1
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_7__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__0
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_8__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_8__1
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_8__1_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__0
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel_rd_reg_rep_n_2),
        .O(tmp_product_i_9__0_n_2));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp_product_i_9__1
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_2),
        .O(tmp_product_i_9__1_n_2));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both_4
   (\empty_38_reg_365_reg[2] ,
    tmp_int_reg_375,
    D,
    ack_in,
    \B_V_data_1_state_reg[0]_0 ,
    E,
    delay_buffer_ce0,
    \ap_CS_fsm_reg[95] ,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    OUTPUT_r_TDATA,
    empty_38_reg_365,
    Q,
    \empty_38_reg_365_reg[2]_0 ,
    \ap_CS_fsm_reg[0] ,
    tmp_2_reg_1147,
    OUTPUT_r_TREADY,
    tmp_last_V_reg_1197,
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output \empty_38_reg_365_reg[2] ;
  output tmp_int_reg_375;
  output [3:0]D;
  output ack_in;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]E;
  output delay_buffer_ce0;
  output [0:0]\ap_CS_fsm_reg[95] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[1]_1 ;
  output [31:0]OUTPUT_r_TDATA;
  input [0:0]empty_38_reg_365;
  input [0:0]Q;
  input \empty_38_reg_365_reg[2]_0 ;
  input [6:0]\ap_CS_fsm_reg[0] ;
  input tmp_2_reg_1147;
  input OUTPUT_r_TREADY;
  input tmp_last_V_reg_1197;
  input grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  input [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_2 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_2;
  wire \B_V_data_1_state[0]_i_1__6_n_2 ;
  wire \B_V_data_1_state[1]_i_1__5_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [3:0]D;
  wire [0:0]E;
  wire [31:0]OUTPUT_r_TDATA;
  wire OUTPUT_r_TREADY;
  wire [0:0]Q;
  wire ack_in;
  wire [6:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[95] ;
  wire ap_clk;
  wire [31:0]ap_phi_mux_tmp_int_phi_fu_379_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire delay_buffer_ce0;
  wire [0:0]empty_38_reg_365;
  wire \empty_38_reg_365_reg[2] ;
  wire \empty_38_reg_365_reg[2]_0 ;
  wire grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg;
  wire tmp_2_reg_1147;
  wire tmp_int_reg_375;
  wire tmp_last_V_reg_1197;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [0]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [10]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [11]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [12]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [13]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [14]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [15]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [16]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [17]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [18]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[18]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [19]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[19]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[1]_i_1__1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [1]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [20]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [21]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [22]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [23]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [24]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [24]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[24]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [25]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [25]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[25]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [26]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [26]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[26]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [27]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [27]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[27]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [28]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [28]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[28]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [29]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [29]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[29]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [2]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [30]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [30]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[30]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [31]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [31]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [3]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [4]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [5]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [6]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [7]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [8]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .I1(tmp_2_reg_1147),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(\B_V_data_1_payload_B_reg[31]_1 [9]),
        .O(ap_phi_mux_tmp_int_phi_fu_379_p4[9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_2 ),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(ap_phi_mux_tmp_int_phi_fu_379_p4[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(ack_in),
        .I1(\ap_CS_fsm_reg[0] [4]),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA2AA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[0] [4]),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[0] [4]),
        .I3(ack_in),
        .O(\B_V_data_1_state[1]_i_1__5_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_2 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(OUTPUT_r_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0] [6]),
        .I1(ack_in),
        .I2(OUTPUT_r_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h505C5F5C)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(tmp_2_reg_1147),
        .I1(\ap_CS_fsm_reg[0] [3]),
        .I2(\ap_CS_fsm_reg[0] [1]),
        .I3(\ap_CS_fsm_reg[0] [4]),
        .I4(ack_in),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(tmp_last_V_reg_1197),
        .I1(\ap_CS_fsm_reg[0] [4]),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[0] [5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F2F2F2FF0000000)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[0] [4]),
        .I4(tmp_last_V_reg_1197),
        .I5(\ap_CS_fsm_reg[0] [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCCCCFCCAAAAAAAA)) 
    \empty_38_reg_365[2]_i_1 
       (.I0(empty_38_reg_365),
        .I1(Q),
        .I2(\empty_38_reg_365_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[0] [1]),
        .I4(tmp_2_reg_1147),
        .I5(tmp_int_reg_375),
        .O(\empty_38_reg_365_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \empty_fu_160[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0] [4]),
        .I1(ack_in),
        .I2(tmp_last_V_reg_1197),
        .O(\ap_CS_fsm_reg[95] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_axilite_out[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0] [4]),
        .I1(ack_in),
        .I2(tmp_last_V_reg_1197),
        .O(E));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    ram_reg_0_0_i_1
       (.I0(ack_in),
        .I1(\ap_CS_fsm_reg[0] [4]),
        .I2(\ap_CS_fsm_reg[0] [2]),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(\B_V_data_1_state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    ram_reg_0_17_i_1
       (.I0(ack_in),
        .I1(\ap_CS_fsm_reg[0] [4]),
        .I2(\ap_CS_fsm_reg[0] [2]),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(delay_buffer_ce0));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    ram_reg_0_8_i_1
       (.I0(ack_in),
        .I1(\ap_CS_fsm_reg[0] [4]),
        .I2(\ap_CS_fsm_reg[0] [2]),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \tmp_int_reg_375[31]_i_1 
       (.I0(\ap_CS_fsm_reg[0] [4]),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[0] [1]),
        .I3(tmp_2_reg_1147),
        .O(tmp_int_reg_375));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0
   (D,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TKEEP,
    ap_rst_n);
  output [3:0]D;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]INPUT_r_TKEEP;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__0_n_2 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_2;
  wire \B_V_data_1_state[0]_i_1__0_n_2 ;
  wire \B_V_data_1_state[1]_i_1_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [3:0]D;
  wire [3:0]INPUT_r_TKEEP;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_2 ),
        .D(INPUT_r_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_2 ),
        .D(INPUT_r_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_2 ),
        .D(INPUT_r_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_2 ),
        .D(INPUT_r_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1182[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1182[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1182[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1182[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_3
   (D,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TSTRB,
    ap_rst_n);
  output [3:0]D;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]INPUT_r_TSTRB;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__1_n_2 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_2;
  wire \B_V_data_1_state[0]_i_1__1_n_2 ;
  wire \B_V_data_1_state[1]_i_1__0_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [3:0]D;
  wire [3:0]INPUT_r_TSTRB;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_2 ),
        .D(INPUT_r_TSTRB[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_2 ),
        .D(INPUT_r_TSTRB[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_2 ),
        .D(INPUT_r_TSTRB[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_2 ),
        .D(INPUT_r_TSTRB[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TSTRB[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TSTRB[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TSTRB[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TSTRB[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1187[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1187[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1187[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1187[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_7
   (OUTPUT_r_TKEEP,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]OUTPUT_r_TKEEP;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__2_n_2 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_2;
  wire \B_V_data_1_state[0]_i_1__7_n_2 ;
  wire \B_V_data_1_state[1]_i_1__6_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [3:0]OUTPUT_r_TKEEP;
  wire OUTPUT_r_TREADY;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__6_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(OUTPUT_r_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(OUTPUT_r_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TKEEP[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(OUTPUT_r_TKEEP[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TKEEP[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(OUTPUT_r_TKEEP[3]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized0_9
   (OUTPUT_r_TSTRB,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]OUTPUT_r_TSTRB;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__3_n_2 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_2;
  wire \B_V_data_1_state[0]_i_1__8_n_2 ;
  wire \B_V_data_1_state[1]_i_1__7_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire OUTPUT_r_TREADY;
  wire [3:0]OUTPUT_r_TSTRB;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__3_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__3_n_2 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__7_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(OUTPUT_r_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(OUTPUT_r_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TSTRB[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(OUTPUT_r_TSTRB[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TSTRB[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(OUTPUT_r_TSTRB[3]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized1
   (D,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TUSER,
    ap_rst_n);
  output [1:0]D;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]INPUT_r_TUSER;
  input ap_rst_n;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_2 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_2 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_2 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_2;
  wire \B_V_data_1_state[0]_i_1__2_n_2 ;
  wire \B_V_data_1_state[1]_i_1__1_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [1:0]D;
  wire [1:0]INPUT_r_TUSER;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(INPUT_r_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(INPUT_r_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_2 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(INPUT_r_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(INPUT_r_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_2 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_1192[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_1192[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized1_10
   (OUTPUT_r_TUSER,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[1]_0 ,
    ap_rst_n);
  output [1:0]OUTPUT_r_TUSER;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]\B_V_data_1_payload_A_reg[1]_0 ;
  input ap_rst_n;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_2 ;
  wire \B_V_data_1_payload_A[1]_i_1__0_n_2 ;
  wire [1:0]\B_V_data_1_payload_A_reg[1]_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_2 ;
  wire \B_V_data_1_payload_B[1]_i_1__0_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_2;
  wire \B_V_data_1_state[0]_i_1__9_n_2 ;
  wire \B_V_data_1_state[1]_i_1__8_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire OUTPUT_r_TREADY;
  wire [1:0]OUTPUT_r_TUSER;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[1]_i_1__0 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__8_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(OUTPUT_r_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TUSER[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(OUTPUT_r_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized2
   (INPUT_r_TLAST_int_regslice,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    INPUT_r_TLAST);
  output INPUT_r_TLAST_int_regslice;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]INPUT_r_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_2;
  wire \B_V_data_1_state[0]_i_1__3_n_2 ;
  wire \B_V_data_1_state[1]_i_1__2_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]INPUT_r_TLAST;
  wire INPUT_r_TLAST_int_regslice;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(INPUT_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(INPUT_r_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_1197[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(INPUT_r_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized2_8
   (OUTPUT_r_TLAST,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    tmp_last_V_reg_1197);
  output [0:0]OUTPUT_r_TLAST;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input tmp_last_V_reg_1197;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_2;
  wire \B_V_data_1_state[0]_i_1__10_n_2 ;
  wire \B_V_data_1_state[1]_i_1__9_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]OUTPUT_r_TLAST;
  wire OUTPUT_r_TREADY;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire tmp_last_V_reg_1197;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(tmp_last_V_reg_1197),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(tmp_last_V_reg_1197),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__9_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(OUTPUT_r_TLAST));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized3
   (D,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TID,
    ap_rst_n);
  output [4:0]D;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]INPUT_r_TID;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[4]_i_1__0_n_2 ;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_2;
  wire \B_V_data_1_state[0]_i_1__4_n_2 ;
  wire \B_V_data_1_state[1]_i_1__3_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [4:0]D;
  wire [4:0]INPUT_r_TID;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[4]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_2 ),
        .D(INPUT_r_TID[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_2 ),
        .D(INPUT_r_TID[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_2 ),
        .D(INPUT_r_TID[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_2 ),
        .D(INPUT_r_TID[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__0_n_2 ),
        .D(INPUT_r_TID[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TID[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TID[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TID[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TID[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TID[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1201[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1201[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1201[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1201[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1201[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized3_6
   (OUTPUT_r_TID,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[4]_0 ,
    ap_rst_n);
  output [4:0]OUTPUT_r_TID;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]\B_V_data_1_payload_A_reg[4]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[4]_i_1__1_n_2 ;
  wire [4:0]\B_V_data_1_payload_A_reg[4]_0 ;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_2;
  wire \B_V_data_1_state[0]_i_1__11_n_2 ;
  wire \B_V_data_1_state[1]_i_1__10_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [4:0]OUTPUT_r_TID;
  wire OUTPUT_r_TREADY;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[4]_i_1__1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[4]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[4]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[4]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__10_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(OUTPUT_r_TID[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TID[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(OUTPUT_r_TID[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TID[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(OUTPUT_r_TID[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TID[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(OUTPUT_r_TID[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TID[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(OUTPUT_r_TID[4]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized4
   (D,
    INPUT_r_TVALID_int_regslice,
    Q,
    INPUT_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    INPUT_r_TDEST,
    ap_rst_n);
  output [5:0]D;
  input INPUT_r_TVALID_int_regslice;
  input [0:0]Q;
  input INPUT_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]INPUT_r_TDEST;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[5]_i_1__0_n_2 ;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_2;
  wire \B_V_data_1_state[0]_i_1__5_n_2 ;
  wire \B_V_data_1_state[1]_i_1__4_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [5:0]D;
  wire [5:0]INPUT_r_TDEST;
  wire INPUT_r_TVALID;
  wire INPUT_r_TVALID_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[5]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__0_n_2 ),
        .D(INPUT_r_TDEST[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(INPUT_r_TDEST[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(INPUT_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(INPUT_r_TVALID_int_regslice),
        .I3(INPUT_r_TVALID),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_2 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(INPUT_r_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(INPUT_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1206[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "guitar_effects_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_regslice_both__parameterized4_5
   (OUTPUT_r_TDEST,
    OUTPUT_r_TREADY,
    Q,
    ack_in,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[5]_0 ,
    ap_rst_n);
  output [5:0]OUTPUT_r_TDEST;
  input OUTPUT_r_TREADY;
  input [0:0]Q;
  input ack_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]\B_V_data_1_payload_A_reg[5]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[5]_i_1__1_n_2 ;
  wire [5:0]\B_V_data_1_payload_A_reg[5]_0 ;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__12_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__12_n_2;
  wire \B_V_data_1_state[0]_i_1__12_n_2 ;
  wire \B_V_data_1_state[1]_i_1__11_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [5:0]OUTPUT_r_TDEST;
  wire OUTPUT_r_TREADY;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_2_[0] ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[5]_i_1__1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[5]_i_1__1_n_2 ),
        .D(\B_V_data_1_payload_A_reg[5]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[5]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__12
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__12_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__12_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__12
       (.I0(ack_in),
        .I1(Q),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__12_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__12_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(ap_rst_n),
        .I1(OUTPUT_r_TREADY),
        .I2(ack_in),
        .I3(Q),
        .I4(\B_V_data_1_state_reg_n_2_[1] ),
        .I5(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_2 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(OUTPUT_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(Q),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__11_n_2 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__11_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(OUTPUT_r_TDEST[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(OUTPUT_r_TDEST[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(OUTPUT_r_TDEST[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(OUTPUT_r_TDEST[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(OUTPUT_r_TDEST[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_r_TDEST[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(OUTPUT_r_TDEST[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1
   (done0,
    p_1_in,
    O52,
    ap_rst_n_inv,
    ap_clk,
    sign_i,
    D,
    \r_stage_reg[17] ,
    compression_max_threshold_read_reg_1103,
    \divisor0_reg[31]_inv );
  output done0;
  output p_1_in;
  output [18:0]O52;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]sign_i;
  input [0:0]D;
  input \r_stage_reg[17] ;
  input [11:0]compression_max_threshold_read_reg_1103;
  input [31:0]\divisor0_reg[31]_inv ;

  wire [0:0]D;
  wire [18:0]O52;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [11:0]compression_max_threshold_read_reg_1103;
  wire \dividend0[12]_i_3__0_n_2 ;
  wire \dividend0[12]_i_4__0_n_2 ;
  wire \dividend0[12]_i_5__0_n_2 ;
  wire \dividend0[12]_i_6__0_n_2 ;
  wire \dividend0[16]_i_3__0_n_2 ;
  wire \dividend0[16]_i_4__0_n_2 ;
  wire \dividend0[16]_i_5__0_n_2 ;
  wire \dividend0[16]_i_6__0_n_2 ;
  wire \dividend0[8]_i_3__0_n_2 ;
  wire \dividend0[8]_i_4__0_n_2 ;
  wire \dividend0[8]_i_5__0_n_2 ;
  wire \dividend0[8]_i_6__0_n_2 ;
  wire \dividend0[8]_i_7__0_n_2 ;
  wire \dividend0_reg[12]_i_2__0_n_2 ;
  wire \dividend0_reg[12]_i_2__0_n_3 ;
  wire \dividend0_reg[12]_i_2__0_n_4 ;
  wire \dividend0_reg[12]_i_2__0_n_5 ;
  wire \dividend0_reg[16]_i_2__0_n_3 ;
  wire \dividend0_reg[16]_i_2__0_n_4 ;
  wire \dividend0_reg[16]_i_2__0_n_5 ;
  wire \dividend0_reg[8]_i_2__0_n_2 ;
  wire \dividend0_reg[8]_i_2__0_n_3 ;
  wire \dividend0_reg[8]_i_2__0_n_4 ;
  wire \dividend0_reg[8]_i_2__0_n_5 ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [16:5]dividend_u0;
  wire [31:0]\divisor0_reg[31]_inv ;
  wire done0;
  wire p_1_in;
  wire \r_stage_reg[17] ;
  wire [0:0]sign_i;
  wire start0;
  wire [3:3]\NLW_dividend0_reg[16]_i_2__0_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_3__0 
       (.I0(\dividend0_reg_n_2_[12] ),
        .O(\dividend0[12]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_4__0 
       (.I0(\dividend0_reg_n_2_[11] ),
        .O(\dividend0[12]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_5__0 
       (.I0(\dividend0_reg_n_2_[10] ),
        .O(\dividend0[12]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_6__0 
       (.I0(\dividend0_reg_n_2_[9] ),
        .O(\dividend0[12]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_3__0 
       (.I0(p_1_in),
        .O(\dividend0[16]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_4__0 
       (.I0(p_1_in),
        .O(\dividend0[16]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_5__0 
       (.I0(\dividend0_reg_n_2_[14] ),
        .O(\dividend0[16]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_6__0 
       (.I0(\dividend0_reg_n_2_[13] ),
        .O(\dividend0[16]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3__0 
       (.I0(\dividend0_reg_n_2_[4] ),
        .O(\dividend0[8]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4__0 
       (.I0(\dividend0_reg_n_2_[8] ),
        .O(\dividend0[8]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5__0 
       (.I0(\dividend0_reg_n_2_[7] ),
        .O(\dividend0[8]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6__0 
       (.I0(\dividend0_reg_n_2_[6] ),
        .O(\dividend0[8]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_7__0 
       (.I0(\dividend0_reg_n_2_[5] ),
        .O(\dividend0[8]_i_7__0_n_2 ));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[6]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[7]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[8]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_2__0 
       (.CI(\dividend0_reg[8]_i_2__0_n_2 ),
        .CO({\dividend0_reg[12]_i_2__0_n_2 ,\dividend0_reg[12]_i_2__0_n_3 ,\dividend0_reg[12]_i_2__0_n_4 ,\dividend0_reg[12]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\dividend0[12]_i_3__0_n_2 ,\dividend0[12]_i_4__0_n_2 ,\dividend0[12]_i_5__0_n_2 ,\dividend0[12]_i_6__0_n_2 }));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[9]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[10]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[11]),
        .Q(p_1_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_2__0 
       (.CI(\dividend0_reg[12]_i_2__0_n_2 ),
        .CO({\NLW_dividend0_reg[16]_i_2__0_CO_UNCONNECTED [3],\dividend0_reg[16]_i_2__0_n_3 ,\dividend0_reg[16]_i_2__0_n_4 ,\dividend0_reg[16]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend0[16]_i_3__0_n_2 ,\dividend0[16]_i_4__0_n_2 ,\dividend0[16]_i_5__0_n_2 ,\dividend0[16]_i_6__0_n_2 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[0]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[1]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[2]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[3]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[4]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[8]_i_2__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[8]_i_2__0_n_2 ,\dividend0_reg[8]_i_2__0_n_3 ,\dividend0_reg[8]_i_2__0_n_4 ,\dividend0_reg[8]_i_2__0_n_5 }),
        .CYINIT(\dividend0[8]_i_3__0_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_4__0_n_2 ,\dividend0[8]_i_5__0_n_2 ,\dividend0[8]_i_6__0_n_2 ,\dividend0[8]_i_7__0_n_2 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_max_threshold_read_reg_1103[5]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12 guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u
       (.D(\dividend0_reg_n_2_[4] ),
        .E(start0),
        .O52(O52),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[10]_0 (\dividend0_reg_n_2_[10] ),
        .\dividend0_reg[11]_0 (\dividend0_reg_n_2_[11] ),
        .\dividend0_reg[12]_0 (\dividend0_reg_n_2_[12] ),
        .\dividend0_reg[13]_0 (\dividend0_reg_n_2_[13] ),
        .\dividend0_reg[14]_0 (\dividend0_reg_n_2_[14] ),
        .\dividend0_reg[15]_0 (p_1_in),
        .\dividend0_reg[5]_0 (\dividend0_reg_n_2_[5] ),
        .\dividend0_reg[6]_0 (\dividend0_reg_n_2_[6] ),
        .\dividend0_reg[7]_0 (\dividend0_reg_n_2_[7] ),
        .\dividend0_reg[8]_0 (\dividend0_reg_n_2_[8] ),
        .\dividend0_reg[9]_0 (\dividend0_reg_n_2_[9] ),
        .dividend_u0(dividend_u0),
        .\divisor0_reg[31]_inv_0 (\divisor0_reg[31]_inv ),
        .done0(done0),
        .\r_stage_reg[17]_0 (\r_stage_reg[17] ),
        .sign_i(sign_i));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "guitar_effects_sdiv_17s_32ns_32_21_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11
   (\divisor0_reg[31]_0 ,
    done0,
    sign_i,
    O52,
    D,
    ap_clk,
    \r_stage_reg[17] ,
    ap_rst_n_inv,
    p_1_in,
    compression_min_threshold_read_reg_1108,
    start0_reg_0);
  output [31:0]\divisor0_reg[31]_0 ;
  output done0;
  output [0:0]sign_i;
  output [18:0]O52;
  input [31:0]D;
  input ap_clk;
  input \r_stage_reg[17] ;
  input ap_rst_n_inv;
  input p_1_in;
  input [11:0]compression_min_threshold_read_reg_1108;
  input [0:0]start0_reg_0;

  wire [31:0]D;
  wire [18:0]O52;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [11:0]compression_min_threshold_read_reg_1108;
  wire \dividend0[12]_i_3_n_2 ;
  wire \dividend0[12]_i_4_n_2 ;
  wire \dividend0[12]_i_5_n_2 ;
  wire \dividend0[12]_i_6_n_2 ;
  wire \dividend0[16]_i_3_n_2 ;
  wire \dividend0[16]_i_4_n_2 ;
  wire \dividend0[16]_i_5_n_2 ;
  wire \dividend0[16]_i_6_n_2 ;
  wire \dividend0[8]_i_3_n_2 ;
  wire \dividend0[8]_i_4_n_2 ;
  wire \dividend0[8]_i_5_n_2 ;
  wire \dividend0[8]_i_6_n_2 ;
  wire \dividend0[8]_i_7_n_2 ;
  wire \dividend0_reg[12]_i_2_n_2 ;
  wire \dividend0_reg[12]_i_2_n_3 ;
  wire \dividend0_reg[12]_i_2_n_4 ;
  wire \dividend0_reg[12]_i_2_n_5 ;
  wire \dividend0_reg[16]_i_2_n_3 ;
  wire \dividend0_reg[16]_i_2_n_4 ;
  wire \dividend0_reg[16]_i_2_n_5 ;
  wire \dividend0_reg[8]_i_2_n_2 ;
  wire \dividend0_reg[8]_i_2_n_3 ;
  wire \dividend0_reg[8]_i_2_n_4 ;
  wire \dividend0_reg[8]_i_2_n_5 ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [16:5]dividend_u0;
  wire [31:0]\divisor0_reg[31]_0 ;
  wire \divisor0_reg_n_2_[10] ;
  wire \divisor0_reg_n_2_[11] ;
  wire \divisor0_reg_n_2_[12] ;
  wire \divisor0_reg_n_2_[13] ;
  wire \divisor0_reg_n_2_[14] ;
  wire \divisor0_reg_n_2_[15] ;
  wire \divisor0_reg_n_2_[16] ;
  wire \divisor0_reg_n_2_[17] ;
  wire \divisor0_reg_n_2_[18] ;
  wire \divisor0_reg_n_2_[19] ;
  wire \divisor0_reg_n_2_[1] ;
  wire \divisor0_reg_n_2_[20] ;
  wire \divisor0_reg_n_2_[21] ;
  wire \divisor0_reg_n_2_[22] ;
  wire \divisor0_reg_n_2_[23] ;
  wire \divisor0_reg_n_2_[24] ;
  wire \divisor0_reg_n_2_[25] ;
  wire \divisor0_reg_n_2_[26] ;
  wire \divisor0_reg_n_2_[27] ;
  wire \divisor0_reg_n_2_[28] ;
  wire \divisor0_reg_n_2_[29] ;
  wire \divisor0_reg_n_2_[2] ;
  wire \divisor0_reg_n_2_[30] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire \divisor0_reg_n_2_[6] ;
  wire \divisor0_reg_n_2_[7] ;
  wire \divisor0_reg_n_2_[8] ;
  wire \divisor0_reg_n_2_[9] ;
  wire done0;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in_0;
  wire \r_stage_reg[17] ;
  wire [0:0]sign_i;
  wire start0;
  wire [0:0]start0_reg_0;
  wire [3:3]\NLW_dividend0_reg[16]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_3 
       (.I0(\dividend0_reg_n_2_[12] ),
        .O(\dividend0[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_4 
       (.I0(\dividend0_reg_n_2_[11] ),
        .O(\dividend0[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_5 
       (.I0(\dividend0_reg_n_2_[10] ),
        .O(\dividend0[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_6 
       (.I0(\dividend0_reg_n_2_[9] ),
        .O(\dividend0[12]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_3 
       (.I0(p_1_in_0),
        .O(\dividend0[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_4 
       (.I0(p_1_in_0),
        .O(\dividend0[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_5 
       (.I0(\dividend0_reg_n_2_[14] ),
        .O(\dividend0[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_6 
       (.I0(\dividend0_reg_n_2_[13] ),
        .O(\dividend0[16]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3 
       (.I0(\dividend0_reg_n_2_[4] ),
        .O(\dividend0[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4 
       (.I0(\dividend0_reg_n_2_[8] ),
        .O(\dividend0[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5 
       (.I0(\dividend0_reg_n_2_[7] ),
        .O(\dividend0[8]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6 
       (.I0(\dividend0_reg_n_2_[6] ),
        .O(\dividend0[8]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_7 
       (.I0(\dividend0_reg_n_2_[5] ),
        .O(\dividend0[8]_i_7_n_2 ));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[6]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[7]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[8]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_2 
       (.CI(\dividend0_reg[8]_i_2_n_2 ),
        .CO({\dividend0_reg[12]_i_2_n_2 ,\dividend0_reg[12]_i_2_n_3 ,\dividend0_reg[12]_i_2_n_4 ,\dividend0_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\dividend0[12]_i_3_n_2 ,\dividend0[12]_i_4_n_2 ,\dividend0[12]_i_5_n_2 ,\dividend0[12]_i_6_n_2 }));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[9]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[10]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[11]),
        .Q(p_1_in_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_2 
       (.CI(\dividend0_reg[12]_i_2_n_2 ),
        .CO({\NLW_dividend0_reg[16]_i_2_CO_UNCONNECTED [3],\dividend0_reg[16]_i_2_n_3 ,\dividend0_reg[16]_i_2_n_4 ,\dividend0_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend0[16]_i_3_n_2 ,\dividend0[16]_i_4_n_2 ,\dividend0[16]_i_5_n_2 ,\dividend0[16]_i_6_n_2 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[0]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[1]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[2]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[3]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[4]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\dividend0_reg[8]_i_2_n_2 ,\dividend0_reg[8]_i_2_n_3 ,\dividend0_reg[8]_i_2_n_4 ,\dividend0_reg[8]_i_2_n_5 }),
        .CYINIT(\dividend0[8]_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_4_n_2 ,\dividend0[8]_i_5_n_2 ,\dividend0[8]_i_6_n_2 ,\dividend0[8]_i_7_n_2 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(compression_min_threshold_read_reg_1108[5]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\divisor0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\divisor0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\divisor0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\divisor0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\divisor0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\divisor0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\divisor0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\divisor0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\divisor0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\divisor0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\divisor0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\divisor0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\divisor0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\divisor0_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\divisor0_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\divisor0_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\divisor0_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\divisor0_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\divisor0_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\divisor0_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\divisor0_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\divisor0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\divisor0_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\divisor0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\divisor0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\divisor0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\divisor0_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u
       (.D(\dividend0_reg_n_2_[4] ),
        .E(start0),
        .O52(O52),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[10]_0 (\dividend0_reg_n_2_[10] ),
        .\dividend0_reg[11]_0 (\dividend0_reg_n_2_[11] ),
        .\dividend0_reg[12]_0 (\dividend0_reg_n_2_[12] ),
        .\dividend0_reg[13]_0 (\dividend0_reg_n_2_[13] ),
        .\dividend0_reg[14]_0 (\dividend0_reg_n_2_[14] ),
        .\dividend0_reg[5]_0 (\dividend0_reg_n_2_[5] ),
        .\dividend0_reg[6]_0 (\dividend0_reg_n_2_[6] ),
        .\dividend0_reg[7]_0 (\dividend0_reg_n_2_[7] ),
        .\dividend0_reg[8]_0 (\dividend0_reg_n_2_[8] ),
        .\dividend0_reg[9]_0 (\dividend0_reg_n_2_[9] ),
        .dividend_u0(dividend_u0),
        .\divisor0_reg[0]_0 (\divisor0_reg[31]_0 [0]),
        .\divisor0_reg[10]_0 (\divisor0_reg_n_2_[10] ),
        .\divisor0_reg[11]_0 (\divisor0_reg_n_2_[11] ),
        .\divisor0_reg[12]_0 (\divisor0_reg_n_2_[12] ),
        .\divisor0_reg[13]_0 (\divisor0_reg_n_2_[13] ),
        .\divisor0_reg[14]_0 (\divisor0_reg_n_2_[14] ),
        .\divisor0_reg[15]_0 (\divisor0_reg_n_2_[15] ),
        .\divisor0_reg[16]_0 (\divisor0_reg_n_2_[16] ),
        .\divisor0_reg[17]_inv_0 (\divisor0_reg_n_2_[17] ),
        .\divisor0_reg[18]_inv_0 (\divisor0_reg_n_2_[18] ),
        .\divisor0_reg[19]_inv_0 (\divisor0_reg_n_2_[19] ),
        .\divisor0_reg[1]_0 (\divisor0_reg_n_2_[1] ),
        .\divisor0_reg[20]_inv_0 (\divisor0_reg_n_2_[20] ),
        .\divisor0_reg[21]_inv_0 (\divisor0_reg_n_2_[21] ),
        .\divisor0_reg[22]_inv_0 (\divisor0_reg_n_2_[22] ),
        .\divisor0_reg[23]_inv_0 (\divisor0_reg_n_2_[23] ),
        .\divisor0_reg[24]_inv_0 (\divisor0_reg_n_2_[24] ),
        .\divisor0_reg[25]_inv_0 (\divisor0_reg_n_2_[25] ),
        .\divisor0_reg[26]_inv_0 (\divisor0_reg_n_2_[26] ),
        .\divisor0_reg[27]_inv_0 (\divisor0_reg_n_2_[27] ),
        .\divisor0_reg[28]_inv_0 (\divisor0_reg_n_2_[28] ),
        .\divisor0_reg[29]_inv_0 (\divisor0_reg_n_2_[29] ),
        .\divisor0_reg[2]_0 (\divisor0_reg_n_2_[2] ),
        .\divisor0_reg[30]_inv_0 (\divisor0_reg_n_2_[30] ),
        .\divisor0_reg[31] (\divisor0_reg[31]_0 [31:1]),
        .\divisor0_reg[3]_0 (\divisor0_reg_n_2_[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg_n_2_[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg_n_2_[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg_n_2_[6] ),
        .\divisor0_reg[7]_0 (\divisor0_reg_n_2_[7] ),
        .\divisor0_reg[8]_0 (\divisor0_reg_n_2_[8] ),
        .\divisor0_reg[9]_0 (\divisor0_reg_n_2_[9] ),
        .done0(done0),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .p_1_in_0(p_1_in_0),
        .\r_stage_reg[17]_0 (\r_stage_reg[17] ),
        .sign_i(sign_i));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start0_reg_0),
        .Q(start0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq
   (done0,
    sign_i,
    O52,
    \divisor0_reg[31] ,
    ap_clk,
    \r_stage_reg[17]_0 ,
    ap_rst_n_inv,
    E,
    p_0_in,
    p_1_in,
    \divisor0_reg[30]_inv_0 ,
    \divisor0_reg[29]_inv_0 ,
    \divisor0_reg[28]_inv_0 ,
    \divisor0_reg[27]_inv_0 ,
    \divisor0_reg[26]_inv_0 ,
    \divisor0_reg[25]_inv_0 ,
    \divisor0_reg[24]_inv_0 ,
    \divisor0_reg[23]_inv_0 ,
    \divisor0_reg[22]_inv_0 ,
    \divisor0_reg[21]_inv_0 ,
    \divisor0_reg[20]_inv_0 ,
    \divisor0_reg[19]_inv_0 ,
    \divisor0_reg[18]_inv_0 ,
    \divisor0_reg[17]_inv_0 ,
    \divisor0_reg[16]_0 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[14]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[0]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[1]_0 ,
    p_1_in_0,
    D,
    dividend_u0,
    \dividend0_reg[5]_0 ,
    \dividend0_reg[6]_0 ,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 );
  output done0;
  output [0:0]sign_i;
  output [18:0]O52;
  output [30:0]\divisor0_reg[31] ;
  input ap_clk;
  input \r_stage_reg[17]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input p_0_in;
  input p_1_in;
  input \divisor0_reg[30]_inv_0 ;
  input \divisor0_reg[29]_inv_0 ;
  input \divisor0_reg[28]_inv_0 ;
  input \divisor0_reg[27]_inv_0 ;
  input \divisor0_reg[26]_inv_0 ;
  input \divisor0_reg[25]_inv_0 ;
  input \divisor0_reg[24]_inv_0 ;
  input \divisor0_reg[23]_inv_0 ;
  input \divisor0_reg[22]_inv_0 ;
  input \divisor0_reg[21]_inv_0 ;
  input \divisor0_reg[20]_inv_0 ;
  input \divisor0_reg[19]_inv_0 ;
  input \divisor0_reg[18]_inv_0 ;
  input \divisor0_reg[17]_inv_0 ;
  input \divisor0_reg[16]_0 ;
  input \divisor0_reg[15]_0 ;
  input \divisor0_reg[14]_0 ;
  input \divisor0_reg[13]_0 ;
  input \divisor0_reg[12]_0 ;
  input \divisor0_reg[11]_0 ;
  input \divisor0_reg[10]_0 ;
  input \divisor0_reg[9]_0 ;
  input \divisor0_reg[8]_0 ;
  input \divisor0_reg[7]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[5]_0 ;
  input [0:0]\divisor0_reg[0]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[1]_0 ;
  input p_1_in_0;
  input [0:0]D;
  input [11:0]dividend_u0;
  input \dividend0_reg[5]_0 ;
  input \dividend0_reg[6]_0 ;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [18:0]O52;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5__1_n_2;
  wire cal_tmp_carry__0_i_6_n_2;
  wire cal_tmp_carry__0_i_7_n_2;
  wire cal_tmp_carry__0_i_8_n_2;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_5__1_n_2;
  wire cal_tmp_carry__1_i_6__1_n_2;
  wire cal_tmp_carry__1_i_7_n_2;
  wire cal_tmp_carry__1_i_8_n_2;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5_n_2;
  wire cal_tmp_carry__2_i_6__1_n_2;
  wire cal_tmp_carry__2_i_7_n_2;
  wire cal_tmp_carry__2_i_8_n_2;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_2__1_n_2;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry_i_5__1_n_2;
  wire cal_tmp_carry_i_6_n_2;
  wire cal_tmp_carry_i_7_n_2;
  wire cal_tmp_carry_i_8_n_2;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[5]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [16:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_2 ;
  wire \dividend_tmp[11]_i_1_n_2 ;
  wire \dividend_tmp[12]_i_1_n_2 ;
  wire \dividend_tmp[13]_i_1_n_2 ;
  wire \dividend_tmp[14]_i_1_n_2 ;
  wire \dividend_tmp[15]_i_1_n_2 ;
  wire \dividend_tmp[16]_i_1_n_2 ;
  wire \dividend_tmp[1]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1_n_2 ;
  wire \dividend_tmp[3]_i_1_n_2 ;
  wire \dividend_tmp[4]_i_1_n_2 ;
  wire \dividend_tmp[5]_i_1_n_2 ;
  wire \dividend_tmp[6]_i_1_n_2 ;
  wire \dividend_tmp[7]_i_1_n_2 ;
  wire \dividend_tmp[8]_i_1_n_2 ;
  wire \dividend_tmp[9]_i_1_n_2 ;
  wire [16:5]dividend_u;
  wire [11:0]dividend_u0;
  wire \divisor0[12]_i_3__0_n_2 ;
  wire \divisor0[12]_i_3_n_2 ;
  wire \divisor0[12]_i_4__0_n_2 ;
  wire \divisor0[12]_i_4_n_2 ;
  wire \divisor0[12]_i_5__0_n_2 ;
  wire \divisor0[12]_i_5_n_2 ;
  wire \divisor0[12]_i_6__0_n_2 ;
  wire \divisor0[12]_i_6_n_2 ;
  wire \divisor0[16]_i_3__0_n_2 ;
  wire \divisor0[16]_i_3_n_2 ;
  wire \divisor0[16]_i_4__0_n_2 ;
  wire \divisor0[16]_i_4_n_2 ;
  wire \divisor0[16]_i_5__0_n_2 ;
  wire \divisor0[16]_i_5_n_2 ;
  wire \divisor0[16]_i_6__0_n_2 ;
  wire \divisor0[16]_i_6_n_2 ;
  wire \divisor0[20]_inv_i_3__0_n_2 ;
  wire \divisor0[20]_inv_i_3_n_2 ;
  wire \divisor0[20]_inv_i_4__0_n_2 ;
  wire \divisor0[20]_inv_i_4_n_2 ;
  wire \divisor0[20]_inv_i_5__0_n_2 ;
  wire \divisor0[20]_inv_i_5_n_2 ;
  wire \divisor0[20]_inv_i_6__0_n_2 ;
  wire \divisor0[20]_inv_i_6_n_2 ;
  wire \divisor0[24]_inv_i_3__0_n_2 ;
  wire \divisor0[24]_inv_i_3_n_2 ;
  wire \divisor0[24]_inv_i_4__0_n_2 ;
  wire \divisor0[24]_inv_i_4_n_2 ;
  wire \divisor0[24]_inv_i_5__0_n_2 ;
  wire \divisor0[24]_inv_i_5_n_2 ;
  wire \divisor0[24]_inv_i_6__0_n_2 ;
  wire \divisor0[24]_inv_i_6_n_2 ;
  wire \divisor0[28]_inv_i_3__0_n_2 ;
  wire \divisor0[28]_inv_i_3_n_2 ;
  wire \divisor0[28]_inv_i_4__0_n_2 ;
  wire \divisor0[28]_inv_i_4_n_2 ;
  wire \divisor0[28]_inv_i_5__0_n_2 ;
  wire \divisor0[28]_inv_i_5_n_2 ;
  wire \divisor0[28]_inv_i_6__0_n_2 ;
  wire \divisor0[28]_inv_i_6_n_2 ;
  wire \divisor0[31]_inv_i_3__0_n_2 ;
  wire \divisor0[31]_inv_i_3_n_2 ;
  wire \divisor0[31]_inv_i_4__0_n_2 ;
  wire \divisor0[31]_inv_i_4_n_2 ;
  wire \divisor0[31]_inv_i_5__0_n_2 ;
  wire \divisor0[31]_inv_i_5_n_2 ;
  wire \divisor0[4]_i_3__0_n_2 ;
  wire \divisor0[4]_i_3_n_2 ;
  wire \divisor0[4]_i_4__0_n_2 ;
  wire \divisor0[4]_i_4_n_2 ;
  wire \divisor0[4]_i_5__0_n_2 ;
  wire \divisor0[4]_i_5_n_2 ;
  wire \divisor0[4]_i_6__0_n_2 ;
  wire \divisor0[4]_i_6_n_2 ;
  wire \divisor0[4]_i_7_n_2 ;
  wire \divisor0[8]_i_3__0_n_2 ;
  wire \divisor0[8]_i_3_n_2 ;
  wire \divisor0[8]_i_4__0_n_2 ;
  wire \divisor0[8]_i_4_n_2 ;
  wire \divisor0[8]_i_5__0_n_2 ;
  wire \divisor0[8]_i_5_n_2 ;
  wire \divisor0[8]_i_6__0_n_2 ;
  wire \divisor0[8]_i_6_n_2 ;
  wire [0:0]\divisor0_reg[0]_0 ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[12]_i_2__0_n_2 ;
  wire \divisor0_reg[12]_i_2__0_n_3 ;
  wire \divisor0_reg[12]_i_2__0_n_4 ;
  wire \divisor0_reg[12]_i_2__0_n_5 ;
  wire \divisor0_reg[12]_i_2_n_2 ;
  wire \divisor0_reg[12]_i_2_n_3 ;
  wire \divisor0_reg[12]_i_2_n_4 ;
  wire \divisor0_reg[12]_i_2_n_5 ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[15]_0 ;
  wire \divisor0_reg[16]_0 ;
  wire \divisor0_reg[16]_i_2__0_n_2 ;
  wire \divisor0_reg[16]_i_2__0_n_3 ;
  wire \divisor0_reg[16]_i_2__0_n_4 ;
  wire \divisor0_reg[16]_i_2__0_n_5 ;
  wire \divisor0_reg[16]_i_2_n_2 ;
  wire \divisor0_reg[16]_i_2_n_3 ;
  wire \divisor0_reg[16]_i_2_n_4 ;
  wire \divisor0_reg[16]_i_2_n_5 ;
  wire \divisor0_reg[17]_inv_0 ;
  wire \divisor0_reg[18]_inv_0 ;
  wire \divisor0_reg[19]_inv_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[20]_inv_0 ;
  wire \divisor0_reg[20]_inv_i_2__0_n_2 ;
  wire \divisor0_reg[20]_inv_i_2__0_n_3 ;
  wire \divisor0_reg[20]_inv_i_2__0_n_4 ;
  wire \divisor0_reg[20]_inv_i_2__0_n_5 ;
  wire \divisor0_reg[20]_inv_i_2_n_2 ;
  wire \divisor0_reg[20]_inv_i_2_n_3 ;
  wire \divisor0_reg[20]_inv_i_2_n_4 ;
  wire \divisor0_reg[20]_inv_i_2_n_5 ;
  wire \divisor0_reg[21]_inv_0 ;
  wire \divisor0_reg[22]_inv_0 ;
  wire \divisor0_reg[23]_inv_0 ;
  wire \divisor0_reg[24]_inv_0 ;
  wire \divisor0_reg[24]_inv_i_2__0_n_2 ;
  wire \divisor0_reg[24]_inv_i_2__0_n_3 ;
  wire \divisor0_reg[24]_inv_i_2__0_n_4 ;
  wire \divisor0_reg[24]_inv_i_2__0_n_5 ;
  wire \divisor0_reg[24]_inv_i_2_n_2 ;
  wire \divisor0_reg[24]_inv_i_2_n_3 ;
  wire \divisor0_reg[24]_inv_i_2_n_4 ;
  wire \divisor0_reg[24]_inv_i_2_n_5 ;
  wire \divisor0_reg[25]_inv_0 ;
  wire \divisor0_reg[26]_inv_0 ;
  wire \divisor0_reg[27]_inv_0 ;
  wire \divisor0_reg[28]_inv_0 ;
  wire \divisor0_reg[28]_inv_i_2__0_n_2 ;
  wire \divisor0_reg[28]_inv_i_2__0_n_3 ;
  wire \divisor0_reg[28]_inv_i_2__0_n_4 ;
  wire \divisor0_reg[28]_inv_i_2__0_n_5 ;
  wire \divisor0_reg[28]_inv_i_2_n_2 ;
  wire \divisor0_reg[28]_inv_i_2_n_3 ;
  wire \divisor0_reg[28]_inv_i_2_n_4 ;
  wire \divisor0_reg[28]_inv_i_2_n_5 ;
  wire \divisor0_reg[29]_inv_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[30]_inv_0 ;
  wire [30:0]\divisor0_reg[31] ;
  wire \divisor0_reg[31]_inv_i_2__0_n_4 ;
  wire \divisor0_reg[31]_inv_i_2__0_n_5 ;
  wire \divisor0_reg[31]_inv_i_2_n_4 ;
  wire \divisor0_reg[31]_inv_i_2_n_5 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[4]_i_2__0_n_2 ;
  wire \divisor0_reg[4]_i_2__0_n_3 ;
  wire \divisor0_reg[4]_i_2__0_n_4 ;
  wire \divisor0_reg[4]_i_2__0_n_5 ;
  wire \divisor0_reg[4]_i_2_n_2 ;
  wire \divisor0_reg[4]_i_2_n_3 ;
  wire \divisor0_reg[4]_i_2_n_4 ;
  wire \divisor0_reg[4]_i_2_n_5 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[8]_i_2__0_n_2 ;
  wire \divisor0_reg[8]_i_2__0_n_3 ;
  wire \divisor0_reg[8]_i_2__0_n_4 ;
  wire \divisor0_reg[8]_i_2__0_n_5 ;
  wire \divisor0_reg[8]_i_2_n_2 ;
  wire \divisor0_reg[8]_i_2_n_3 ;
  wire \divisor0_reg[8]_i_2_n_4 ;
  wire \divisor0_reg[8]_i_2_n_5 ;
  wire \divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_2_[0] ;
  wire \divisor0_reg_n_2_[10] ;
  wire \divisor0_reg_n_2_[11] ;
  wire \divisor0_reg_n_2_[12] ;
  wire \divisor0_reg_n_2_[13] ;
  wire \divisor0_reg_n_2_[14] ;
  wire \divisor0_reg_n_2_[15] ;
  wire \divisor0_reg_n_2_[16] ;
  wire \divisor0_reg_n_2_[1] ;
  wire \divisor0_reg_n_2_[2] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire \divisor0_reg_n_2_[6] ;
  wire \divisor0_reg_n_2_[7] ;
  wire \divisor0_reg_n_2_[8] ;
  wire \divisor0_reg_n_2_[9] ;
  wire [31:1]divisor_u;
  wire [31:1]divisor_u0;
  wire done0;
  wire p_0_in;
  wire p_0_in_0;
  wire [31:17]p_0_in__0;
  wire p_1_in;
  wire p_1_in0;
  wire p_1_in_0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ;
  wire \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ;
  wire \r_stage_reg[17]_0 ;
  wire r_stage_reg_gate_n_2;
  wire \r_stage_reg_n_2_[0] ;
  wire [15:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [15:0]remd_tmp_mux;
  wire [31:1]\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 ;
  wire [0:0]sign_i;
  wire [1:1]sign_i_1;
  wire tmp_product_i_10_n_2;
  wire tmp_product_i_11_n_2;
  wire tmp_product_i_12_n_2;
  wire tmp_product_i_13_n_2;
  wire tmp_product_i_14_n_2;
  wire tmp_product_i_15_n_2;
  wire tmp_product_i_16_n_2;
  wire tmp_product_i_17_n_2;
  wire tmp_product_i_18_n_2;
  wire tmp_product_i_19_n_2;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_20_n_2;
  wire tmp_product_i_21_n_2;
  wire tmp_product_i_22_n_2;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_6_n_2;
  wire tmp_product_i_7_n_2;
  wire tmp_product_i_8_n_2;
  wire tmp_product_i_9_n_2;
  wire [3:0]NLW_cal_tmp_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire [3:2]\NLW_divisor0_reg[31]_inv_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_divisor0_reg[31]_inv_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_divisor0_reg[31]_inv_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_divisor0_reg[31]_inv_i_2__0_O_UNCONNECTED ;
  wire [3:2]NLW_tmp_product_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .S({cal_tmp_carry_i_5__1_n_2,cal_tmp_carry_i_6_n_2,cal_tmp_carry_i_7_n_2,cal_tmp_carry_i_8_n_2}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .S({cal_tmp_carry__0_i_5__1_n_2,cal_tmp_carry__0_i_6_n_2,cal_tmp_carry__0_i_7_n_2,cal_tmp_carry__0_i_8_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[7] ),
        .O(cal_tmp_carry__0_i_5__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_2_[6] ),
        .O(cal_tmp_carry__0_i_6_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_2_[5] ),
        .O(cal_tmp_carry__0_i_7_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_2_[4] ),
        .O(cal_tmp_carry__0_i_8_n_2));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .S({cal_tmp_carry__1_i_5__1_n_2,cal_tmp_carry__1_i_6__1_n_2,cal_tmp_carry__1_i_7_n_2,cal_tmp_carry__1_i_8_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_2_[11] ),
        .O(cal_tmp_carry__1_i_5__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__1_i_6__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[9] ),
        .O(cal_tmp_carry__1_i_7_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[8] ),
        .O(cal_tmp_carry__1_i_8_n_2));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CO({cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .S({cal_tmp_carry__2_i_5_n_2,cal_tmp_carry__2_i_6__1_n_2,cal_tmp_carry__2_i_7_n_2,cal_tmp_carry__2_i_8_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_2_[15] ),
        .O(cal_tmp_carry__2_i_5_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_2_[14] ),
        .O(cal_tmp_carry__2_i_6__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_2_[13] ),
        .O(cal_tmp_carry__2_i_7_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_2_[12] ),
        .O(cal_tmp_carry__2_i_8_n_2));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_2),
        .CO({cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,remd_tmp_mux[15]}),
        .O(NLW_cal_tmp_carry__3_O_UNCONNECTED[3:0]),
        .S({p_0_in__0[19:17],cal_tmp_carry__3_i_2__1_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_2__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[15]),
        .I2(\divisor0_reg_n_2_[16] ),
        .O(cal_tmp_carry__3_i_2__1_n_2));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_2),
        .CO({cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__4_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[23:20]));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_2),
        .CO({cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__5_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[27:24]));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_2),
        .CO({p_2_out,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__6_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[31:28]));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in_0}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_2_[3] ),
        .O(cal_tmp_carry_i_5__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_2_[2] ),
        .O(cal_tmp_carry_i_6_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_2_[1] ),
        .O(cal_tmp_carry_i_7_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(dividend_tmp[16]),
        .I2(\dividend0_reg_n_2_[16] ),
        .I3(\divisor0_reg_n_2_[0] ),
        .O(cal_tmp_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[10]_i_1 
       (.I0(dividend_u0[5]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[10]_0 ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[11]_i_1 
       (.I0(dividend_u0[6]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[11]_0 ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[12]_i_1 
       (.I0(dividend_u0[7]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[12]_0 ),
        .O(dividend_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[13]_i_1 
       (.I0(dividend_u0[8]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[13]_0 ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[14]_i_1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[14]_0 ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[15]_i_1 
       (.I0(p_1_in_0),
        .I1(dividend_u0[10]),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[16]_i_1 
       (.I0(p_1_in_0),
        .I1(dividend_u0[11]),
        .O(dividend_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1 
       (.I0(dividend_u0[0]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[5]_0 ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1 
       (.I0(dividend_u0[1]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[6]_0 ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1 
       (.I0(dividend_u0[2]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[7]_0 ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1 
       (.I0(dividend_u0[3]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[8]_0 ),
        .O(dividend_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1 
       (.I0(dividend_u0[4]),
        .I1(p_1_in_0),
        .I2(\dividend0_reg[9]_0 ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_2_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_2_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_2_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_2_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_2_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_2_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_2_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_2_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_2_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_2_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_2_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_2_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[9]_i_1_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_2 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_2 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_2 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_2 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_2 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_2 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_2 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_2 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_2 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_2 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_2 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_2 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_2 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_2 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_2 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_2 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg[10]_0 ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [10]),
        .I1(p_0_in),
        .I2(\divisor0_reg[10]_0 ),
        .O(\divisor0_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg[11]_0 ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [11]),
        .I1(p_0_in),
        .I2(\divisor0_reg[11]_0 ),
        .O(\divisor0_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg[12]_0 ),
        .O(divisor_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [12]),
        .I1(p_0_in),
        .I2(\divisor0_reg[12]_0 ),
        .O(\divisor0_reg[31] [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_3 
       (.I0(\divisor0_reg[12]_0 ),
        .O(\divisor0[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_3__0 
       (.I0(\divisor0_reg[12]_0 ),
        .O(\divisor0[12]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_4 
       (.I0(\divisor0_reg[11]_0 ),
        .O(\divisor0[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_4__0 
       (.I0(\divisor0_reg[11]_0 ),
        .O(\divisor0[12]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_5 
       (.I0(\divisor0_reg[10]_0 ),
        .O(\divisor0[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_5__0 
       (.I0(\divisor0_reg[10]_0 ),
        .O(\divisor0[12]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_6 
       (.I0(\divisor0_reg[9]_0 ),
        .O(\divisor0[12]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_6__0 
       (.I0(\divisor0_reg[9]_0 ),
        .O(\divisor0[12]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg[13]_0 ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [13]),
        .I1(p_0_in),
        .I2(\divisor0_reg[13]_0 ),
        .O(\divisor0_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in),
        .I2(\divisor0_reg[14]_0 ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [14]),
        .I1(p_0_in),
        .I2(\divisor0_reg[14]_0 ),
        .O(\divisor0_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1 
       (.I0(divisor_u0[15]),
        .I1(p_0_in),
        .I2(\divisor0_reg[15]_0 ),
        .O(divisor_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [15]),
        .I1(p_0_in),
        .I2(\divisor0_reg[15]_0 ),
        .O(\divisor0_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[16]_i_1 
       (.I0(divisor_u0[16]),
        .I1(p_0_in),
        .I2(\divisor0_reg[16]_0 ),
        .O(divisor_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[16]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [16]),
        .I1(p_0_in),
        .I2(\divisor0_reg[16]_0 ),
        .O(\divisor0_reg[31] [15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_3 
       (.I0(\divisor0_reg[16]_0 ),
        .O(\divisor0[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_3__0 
       (.I0(\divisor0_reg[16]_0 ),
        .O(\divisor0[16]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_4 
       (.I0(\divisor0_reg[15]_0 ),
        .O(\divisor0[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_4__0 
       (.I0(\divisor0_reg[15]_0 ),
        .O(\divisor0[16]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_5 
       (.I0(\divisor0_reg[14]_0 ),
        .O(\divisor0[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_5__0 
       (.I0(\divisor0_reg[14]_0 ),
        .O(\divisor0[16]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_6 
       (.I0(\divisor0_reg[13]_0 ),
        .O(\divisor0[16]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_6__0 
       (.I0(\divisor0_reg[13]_0 ),
        .O(\divisor0[16]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[17]_inv_i_1 
       (.I0(divisor_u0[17]),
        .I1(p_0_in),
        .I2(\divisor0_reg[17]_inv_0 ),
        .O(divisor_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[17]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [17]),
        .I1(p_0_in),
        .I2(\divisor0_reg[17]_inv_0 ),
        .O(\divisor0_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[18]_inv_i_1 
       (.I0(divisor_u0[18]),
        .I1(p_0_in),
        .I2(\divisor0_reg[18]_inv_0 ),
        .O(divisor_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[18]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [18]),
        .I1(p_0_in),
        .I2(\divisor0_reg[18]_inv_0 ),
        .O(\divisor0_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[19]_inv_i_1 
       (.I0(divisor_u0[19]),
        .I1(p_0_in),
        .I2(\divisor0_reg[19]_inv_0 ),
        .O(divisor_u[19]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[19]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [19]),
        .I1(p_0_in),
        .I2(\divisor0_reg[19]_inv_0 ),
        .O(\divisor0_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in),
        .I2(\divisor0_reg[1]_0 ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [1]),
        .I1(p_0_in),
        .I2(\divisor0_reg[1]_0 ),
        .O(\divisor0_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[20]_inv_i_1 
       (.I0(divisor_u0[20]),
        .I1(p_0_in),
        .I2(\divisor0_reg[20]_inv_0 ),
        .O(divisor_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[20]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [20]),
        .I1(p_0_in),
        .I2(\divisor0_reg[20]_inv_0 ),
        .O(\divisor0_reg[31] [19]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_3 
       (.I0(\divisor0_reg[20]_inv_0 ),
        .O(\divisor0[20]_inv_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_3__0 
       (.I0(\divisor0_reg[20]_inv_0 ),
        .O(\divisor0[20]_inv_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_4 
       (.I0(\divisor0_reg[19]_inv_0 ),
        .O(\divisor0[20]_inv_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_4__0 
       (.I0(\divisor0_reg[19]_inv_0 ),
        .O(\divisor0[20]_inv_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_5 
       (.I0(\divisor0_reg[18]_inv_0 ),
        .O(\divisor0[20]_inv_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_5__0 
       (.I0(\divisor0_reg[18]_inv_0 ),
        .O(\divisor0[20]_inv_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_6 
       (.I0(\divisor0_reg[17]_inv_0 ),
        .O(\divisor0[20]_inv_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[20]_inv_i_6__0 
       (.I0(\divisor0_reg[17]_inv_0 ),
        .O(\divisor0[20]_inv_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[21]_inv_i_1 
       (.I0(divisor_u0[21]),
        .I1(p_0_in),
        .I2(\divisor0_reg[21]_inv_0 ),
        .O(divisor_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[21]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [21]),
        .I1(p_0_in),
        .I2(\divisor0_reg[21]_inv_0 ),
        .O(\divisor0_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[22]_inv_i_1 
       (.I0(divisor_u0[22]),
        .I1(p_0_in),
        .I2(\divisor0_reg[22]_inv_0 ),
        .O(divisor_u[22]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[22]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [22]),
        .I1(p_0_in),
        .I2(\divisor0_reg[22]_inv_0 ),
        .O(\divisor0_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[23]_inv_i_1 
       (.I0(divisor_u0[23]),
        .I1(p_0_in),
        .I2(\divisor0_reg[23]_inv_0 ),
        .O(divisor_u[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[23]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [23]),
        .I1(p_0_in),
        .I2(\divisor0_reg[23]_inv_0 ),
        .O(\divisor0_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[24]_inv_i_1 
       (.I0(divisor_u0[24]),
        .I1(p_0_in),
        .I2(\divisor0_reg[24]_inv_0 ),
        .O(divisor_u[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[24]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [24]),
        .I1(p_0_in),
        .I2(\divisor0_reg[24]_inv_0 ),
        .O(\divisor0_reg[31] [23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_3 
       (.I0(\divisor0_reg[24]_inv_0 ),
        .O(\divisor0[24]_inv_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_3__0 
       (.I0(\divisor0_reg[24]_inv_0 ),
        .O(\divisor0[24]_inv_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_4 
       (.I0(\divisor0_reg[23]_inv_0 ),
        .O(\divisor0[24]_inv_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_4__0 
       (.I0(\divisor0_reg[23]_inv_0 ),
        .O(\divisor0[24]_inv_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_5 
       (.I0(\divisor0_reg[22]_inv_0 ),
        .O(\divisor0[24]_inv_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_5__0 
       (.I0(\divisor0_reg[22]_inv_0 ),
        .O(\divisor0[24]_inv_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_6 
       (.I0(\divisor0_reg[21]_inv_0 ),
        .O(\divisor0[24]_inv_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[24]_inv_i_6__0 
       (.I0(\divisor0_reg[21]_inv_0 ),
        .O(\divisor0[24]_inv_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[25]_inv_i_1 
       (.I0(divisor_u0[25]),
        .I1(p_0_in),
        .I2(\divisor0_reg[25]_inv_0 ),
        .O(divisor_u[25]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[25]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [25]),
        .I1(p_0_in),
        .I2(\divisor0_reg[25]_inv_0 ),
        .O(\divisor0_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[26]_inv_i_1 
       (.I0(divisor_u0[26]),
        .I1(p_0_in),
        .I2(\divisor0_reg[26]_inv_0 ),
        .O(divisor_u[26]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[26]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [26]),
        .I1(p_0_in),
        .I2(\divisor0_reg[26]_inv_0 ),
        .O(\divisor0_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[27]_inv_i_1 
       (.I0(divisor_u0[27]),
        .I1(p_0_in),
        .I2(\divisor0_reg[27]_inv_0 ),
        .O(divisor_u[27]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[27]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [27]),
        .I1(p_0_in),
        .I2(\divisor0_reg[27]_inv_0 ),
        .O(\divisor0_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[28]_inv_i_1 
       (.I0(divisor_u0[28]),
        .I1(p_0_in),
        .I2(\divisor0_reg[28]_inv_0 ),
        .O(divisor_u[28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[28]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [28]),
        .I1(p_0_in),
        .I2(\divisor0_reg[28]_inv_0 ),
        .O(\divisor0_reg[31] [27]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_3 
       (.I0(\divisor0_reg[28]_inv_0 ),
        .O(\divisor0[28]_inv_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_3__0 
       (.I0(\divisor0_reg[28]_inv_0 ),
        .O(\divisor0[28]_inv_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_4 
       (.I0(\divisor0_reg[27]_inv_0 ),
        .O(\divisor0[28]_inv_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_4__0 
       (.I0(\divisor0_reg[27]_inv_0 ),
        .O(\divisor0[28]_inv_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_5 
       (.I0(\divisor0_reg[26]_inv_0 ),
        .O(\divisor0[28]_inv_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_5__0 
       (.I0(\divisor0_reg[26]_inv_0 ),
        .O(\divisor0[28]_inv_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_6 
       (.I0(\divisor0_reg[25]_inv_0 ),
        .O(\divisor0[28]_inv_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[28]_inv_i_6__0 
       (.I0(\divisor0_reg[25]_inv_0 ),
        .O(\divisor0[28]_inv_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[29]_inv_i_1 
       (.I0(divisor_u0[29]),
        .I1(p_0_in),
        .I2(\divisor0_reg[29]_inv_0 ),
        .O(divisor_u[29]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[29]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [29]),
        .I1(p_0_in),
        .I2(\divisor0_reg[29]_inv_0 ),
        .O(\divisor0_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in),
        .I2(\divisor0_reg[2]_0 ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [2]),
        .I1(p_0_in),
        .I2(\divisor0_reg[2]_0 ),
        .O(\divisor0_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[30]_inv_i_1 
       (.I0(divisor_u0[30]),
        .I1(p_0_in),
        .I2(\divisor0_reg[30]_inv_0 ),
        .O(divisor_u[30]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \divisor0[30]_inv_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [30]),
        .I1(p_0_in),
        .I2(\divisor0_reg[30]_inv_0 ),
        .O(\divisor0_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \divisor0[31]_inv_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[31]),
        .O(divisor_u[31]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \divisor0[31]_inv_i_1__0 
       (.I0(p_0_in),
        .I1(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [31]),
        .O(\divisor0_reg[31] [30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_3 
       (.I0(p_0_in),
        .O(\divisor0[31]_inv_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_3__0 
       (.I0(p_0_in),
        .O(\divisor0[31]_inv_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_4 
       (.I0(\divisor0_reg[30]_inv_0 ),
        .O(\divisor0[31]_inv_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_4__0 
       (.I0(\divisor0_reg[30]_inv_0 ),
        .O(\divisor0[31]_inv_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_5 
       (.I0(\divisor0_reg[29]_inv_0 ),
        .O(\divisor0[31]_inv_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[31]_inv_i_5__0 
       (.I0(\divisor0_reg[29]_inv_0 ),
        .O(\divisor0[31]_inv_i_5__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg[3]_0 ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [3]),
        .I1(p_0_in),
        .I2(\divisor0_reg[3]_0 ),
        .O(\divisor0_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg[4]_0 ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [4]),
        .I1(p_0_in),
        .I2(\divisor0_reg[4]_0 ),
        .O(\divisor0_reg[31] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_3 
       (.I0(\divisor0_reg[0]_0 ),
        .O(\divisor0[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_3__0 
       (.I0(\divisor0_reg[4]_0 ),
        .O(\divisor0[4]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_4 
       (.I0(\divisor0_reg[3]_0 ),
        .O(\divisor0[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_4__0 
       (.I0(\divisor0_reg[4]_0 ),
        .O(\divisor0[4]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_5 
       (.I0(\divisor0_reg[2]_0 ),
        .O(\divisor0[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_5__0 
       (.I0(\divisor0_reg[3]_0 ),
        .O(\divisor0[4]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_6 
       (.I0(\divisor0_reg[1]_0 ),
        .O(\divisor0[4]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_6__0 
       (.I0(\divisor0_reg[2]_0 ),
        .O(\divisor0[4]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_7 
       (.I0(\divisor0_reg[1]_0 ),
        .O(\divisor0[4]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg[5]_0 ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [5]),
        .I1(p_0_in),
        .I2(\divisor0_reg[5]_0 ),
        .O(\divisor0_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg[6]_0 ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [6]),
        .I1(p_0_in),
        .I2(\divisor0_reg[6]_0 ),
        .O(\divisor0_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg[7]_0 ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [7]),
        .I1(p_0_in),
        .I2(\divisor0_reg[7]_0 ),
        .O(\divisor0_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg[8]_0 ),
        .O(divisor_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [8]),
        .I1(p_0_in),
        .I2(\divisor0_reg[8]_0 ),
        .O(\divisor0_reg[31] [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_3 
       (.I0(\divisor0_reg[8]_0 ),
        .O(\divisor0[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_3__0 
       (.I0(\divisor0_reg[8]_0 ),
        .O(\divisor0[8]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_4 
       (.I0(\divisor0_reg[7]_0 ),
        .O(\divisor0[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_4__0 
       (.I0(\divisor0_reg[7]_0 ),
        .O(\divisor0[8]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_5 
       (.I0(\divisor0_reg[6]_0 ),
        .O(\divisor0[8]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_5__0 
       (.I0(\divisor0_reg[6]_0 ),
        .O(\divisor0[8]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_6 
       (.I0(\divisor0_reg[5]_0 ),
        .O(\divisor0[8]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_6__0 
       (.I0(\divisor0_reg[5]_0 ),
        .O(\divisor0[8]_i_6__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg[9]_0 ),
        .O(divisor_u[9]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1__0 
       (.I0(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [9]),
        .I1(p_0_in),
        .I2(\divisor0_reg[9]_0 ),
        .O(\divisor0_reg[31] [8]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[0]_0 ),
        .Q(\divisor0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[10]),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[11]),
        .Q(\divisor0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[12]),
        .Q(\divisor0_reg_n_2_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[12]_i_2 
       (.CI(\divisor0_reg[8]_i_2_n_2 ),
        .CO({\divisor0_reg[12]_i_2_n_2 ,\divisor0_reg[12]_i_2_n_3 ,\divisor0_reg[12]_i_2_n_4 ,\divisor0_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[12:9]),
        .S({\divisor0[12]_i_3__0_n_2 ,\divisor0[12]_i_4__0_n_2 ,\divisor0[12]_i_5__0_n_2 ,\divisor0[12]_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[12]_i_2__0 
       (.CI(\divisor0_reg[8]_i_2__0_n_2 ),
        .CO({\divisor0_reg[12]_i_2__0_n_2 ,\divisor0_reg[12]_i_2__0_n_3 ,\divisor0_reg[12]_i_2__0_n_4 ,\divisor0_reg[12]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [12:9]),
        .S({\divisor0[12]_i_3_n_2 ,\divisor0[12]_i_4_n_2 ,\divisor0[12]_i_5_n_2 ,\divisor0[12]_i_6_n_2 }));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[13]),
        .Q(\divisor0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[14]),
        .Q(\divisor0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[15]),
        .Q(\divisor0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[16]),
        .Q(\divisor0_reg_n_2_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[16]_i_2 
       (.CI(\divisor0_reg[12]_i_2_n_2 ),
        .CO({\divisor0_reg[16]_i_2_n_2 ,\divisor0_reg[16]_i_2_n_3 ,\divisor0_reg[16]_i_2_n_4 ,\divisor0_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[16:13]),
        .S({\divisor0[16]_i_3__0_n_2 ,\divisor0[16]_i_4__0_n_2 ,\divisor0[16]_i_5__0_n_2 ,\divisor0[16]_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[16]_i_2__0 
       (.CI(\divisor0_reg[12]_i_2__0_n_2 ),
        .CO({\divisor0_reg[16]_i_2__0_n_2 ,\divisor0_reg[16]_i_2__0_n_3 ,\divisor0_reg[16]_i_2__0_n_4 ,\divisor0_reg[16]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [16:13]),
        .S({\divisor0[16]_i_3_n_2 ,\divisor0[16]_i_4_n_2 ,\divisor0[16]_i_5_n_2 ,\divisor0[16]_i_6_n_2 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[17]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[17]),
        .Q(p_0_in__0[17]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[18]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[18]),
        .Q(p_0_in__0[18]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[19]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[19]),
        .Q(p_0_in__0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[1]),
        .Q(\divisor0_reg_n_2_[1] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[20]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[20]),
        .Q(p_0_in__0[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[20]_inv_i_2 
       (.CI(\divisor0_reg[16]_i_2_n_2 ),
        .CO({\divisor0_reg[20]_inv_i_2_n_2 ,\divisor0_reg[20]_inv_i_2_n_3 ,\divisor0_reg[20]_inv_i_2_n_4 ,\divisor0_reg[20]_inv_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[20:17]),
        .S({\divisor0[20]_inv_i_3__0_n_2 ,\divisor0[20]_inv_i_4__0_n_2 ,\divisor0[20]_inv_i_5__0_n_2 ,\divisor0[20]_inv_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[20]_inv_i_2__0 
       (.CI(\divisor0_reg[16]_i_2__0_n_2 ),
        .CO({\divisor0_reg[20]_inv_i_2__0_n_2 ,\divisor0_reg[20]_inv_i_2__0_n_3 ,\divisor0_reg[20]_inv_i_2__0_n_4 ,\divisor0_reg[20]_inv_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [20:17]),
        .S({\divisor0[20]_inv_i_3_n_2 ,\divisor0[20]_inv_i_4_n_2 ,\divisor0[20]_inv_i_5_n_2 ,\divisor0[20]_inv_i_6_n_2 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[21]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[21]),
        .Q(p_0_in__0[21]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[22]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[22]),
        .Q(p_0_in__0[22]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[23]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[23]),
        .Q(p_0_in__0[23]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[24]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[24]),
        .Q(p_0_in__0[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[24]_inv_i_2 
       (.CI(\divisor0_reg[20]_inv_i_2_n_2 ),
        .CO({\divisor0_reg[24]_inv_i_2_n_2 ,\divisor0_reg[24]_inv_i_2_n_3 ,\divisor0_reg[24]_inv_i_2_n_4 ,\divisor0_reg[24]_inv_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[24:21]),
        .S({\divisor0[24]_inv_i_3__0_n_2 ,\divisor0[24]_inv_i_4__0_n_2 ,\divisor0[24]_inv_i_5__0_n_2 ,\divisor0[24]_inv_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[24]_inv_i_2__0 
       (.CI(\divisor0_reg[20]_inv_i_2__0_n_2 ),
        .CO({\divisor0_reg[24]_inv_i_2__0_n_2 ,\divisor0_reg[24]_inv_i_2__0_n_3 ,\divisor0_reg[24]_inv_i_2__0_n_4 ,\divisor0_reg[24]_inv_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [24:21]),
        .S({\divisor0[24]_inv_i_3_n_2 ,\divisor0[24]_inv_i_4_n_2 ,\divisor0[24]_inv_i_5_n_2 ,\divisor0[24]_inv_i_6_n_2 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[25]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[25]),
        .Q(p_0_in__0[25]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[26]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[26]),
        .Q(p_0_in__0[26]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[27]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[27]),
        .Q(p_0_in__0[27]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[28]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[28]),
        .Q(p_0_in__0[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[28]_inv_i_2 
       (.CI(\divisor0_reg[24]_inv_i_2_n_2 ),
        .CO({\divisor0_reg[28]_inv_i_2_n_2 ,\divisor0_reg[28]_inv_i_2_n_3 ,\divisor0_reg[28]_inv_i_2_n_4 ,\divisor0_reg[28]_inv_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[28:25]),
        .S({\divisor0[28]_inv_i_3__0_n_2 ,\divisor0[28]_inv_i_4__0_n_2 ,\divisor0[28]_inv_i_5__0_n_2 ,\divisor0[28]_inv_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[28]_inv_i_2__0 
       (.CI(\divisor0_reg[24]_inv_i_2__0_n_2 ),
        .CO({\divisor0_reg[28]_inv_i_2__0_n_2 ,\divisor0_reg[28]_inv_i_2__0_n_3 ,\divisor0_reg[28]_inv_i_2__0_n_4 ,\divisor0_reg[28]_inv_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [28:25]),
        .S({\divisor0[28]_inv_i_3_n_2 ,\divisor0[28]_inv_i_4_n_2 ,\divisor0[28]_inv_i_5_n_2 ,\divisor0[28]_inv_i_6_n_2 }));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[29]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[29]),
        .Q(p_0_in__0[29]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[2]),
        .Q(\divisor0_reg_n_2_[2] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[30]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[30]),
        .Q(p_0_in__0[30]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[31]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[31]),
        .Q(p_0_in__0[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[31]_inv_i_2 
       (.CI(\divisor0_reg[28]_inv_i_2_n_2 ),
        .CO({\NLW_divisor0_reg[31]_inv_i_2_CO_UNCONNECTED [3:2],\divisor0_reg[31]_inv_i_2_n_4 ,\divisor0_reg[31]_inv_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor0_reg[31]_inv_i_2_O_UNCONNECTED [3],divisor_u0[31:29]}),
        .S({1'b0,\divisor0[31]_inv_i_3__0_n_2 ,\divisor0[31]_inv_i_4__0_n_2 ,\divisor0[31]_inv_i_5__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[31]_inv_i_2__0 
       (.CI(\divisor0_reg[28]_inv_i_2__0_n_2 ),
        .CO({\NLW_divisor0_reg[31]_inv_i_2__0_CO_UNCONNECTED [3:2],\divisor0_reg[31]_inv_i_2__0_n_4 ,\divisor0_reg[31]_inv_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor0_reg[31]_inv_i_2__0_O_UNCONNECTED [3],\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [31:29]}),
        .S({1'b0,\divisor0[31]_inv_i_3_n_2 ,\divisor0[31]_inv_i_4_n_2 ,\divisor0[31]_inv_i_5_n_2 }));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[3]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[4]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\divisor0_reg[4]_i_2_n_2 ,\divisor0_reg[4]_i_2_n_3 ,\divisor0_reg[4]_i_2_n_4 ,\divisor0_reg[4]_i_2_n_5 }),
        .CYINIT(\divisor0[4]_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[4:1]),
        .S({\divisor0[4]_i_4__0_n_2 ,\divisor0[4]_i_5__0_n_2 ,\divisor0[4]_i_6__0_n_2 ,\divisor0[4]_i_7_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\divisor0_reg[4]_i_2__0_n_2 ,\divisor0_reg[4]_i_2__0_n_3 ,\divisor0_reg[4]_i_2__0_n_4 ,\divisor0_reg[4]_i_2__0_n_5 }),
        .CYINIT(\divisor0[4]_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [4:1]),
        .S({\divisor0[4]_i_3__0_n_2 ,\divisor0[4]_i_4_n_2 ,\divisor0[4]_i_5_n_2 ,\divisor0[4]_i_6_n_2 }));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[5]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[6]),
        .Q(\divisor0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[7]),
        .Q(\divisor0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[8]),
        .Q(\divisor0_reg_n_2_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[8]_i_2 
       (.CI(\divisor0_reg[4]_i_2_n_2 ),
        .CO({\divisor0_reg[8]_i_2_n_2 ,\divisor0_reg[8]_i_2_n_3 ,\divisor0_reg[8]_i_2_n_4 ,\divisor0_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:5]),
        .S({\divisor0[8]_i_3__0_n_2 ,\divisor0[8]_i_4__0_n_2 ,\divisor0[8]_i_5__0_n_2 ,\divisor0[8]_i_6__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[8]_i_2__0 
       (.CI(\divisor0_reg[4]_i_2__0_n_2 ),
        .CO({\divisor0_reg[8]_i_2__0_n_2 ,\divisor0_reg[8]_i_2__0_n_3 ,\divisor0_reg[8]_i_2__0_n_4 ,\divisor0_reg[8]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0 [8:5]),
        .S({\divisor0[8]_i_3_n_2 ,\divisor0[8]_i_4_n_2 ,\divisor0[8]_i_5_n_2 ,\divisor0[8]_i_6_n_2 }));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[9]),
        .Q(\divisor0_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\sdiv_17s_32ns_32_21_seq_1_U9/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\sdiv_17s_32ns_32_21_seq_1_U9/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 " *) 
  SRL16E \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_2_[0] ),
        .Q(\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ));
  FDRE \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ),
        .Q(\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(done0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ),
        .I1(\r_stage_reg[17]_0 ),
        .O(r_stage_reg_gate_n_2));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_2_[0] ),
        .I3(p_0_in_0),
        .I4(cal_tmp_carry_n_9),
        .O(\remd_tmp[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1 
       (.I0(p_0_in),
        .I1(p_1_in_0),
        .O(sign_i_1));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1__0 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(sign_i));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sign_i_1),
        .Q(p_2_out0),
        .R(1'b0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_2),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3:2],tmp_product_i_1_n_4,tmp_product_i_1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_tmp_product_i_1_O_UNCONNECTED[3],O52[18:16]}),
        .S({1'b0,1'b1,p_2_out0,tmp_product_i_6_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10
       (.I0(p_2_out0),
        .I1(dividend_tmp[12]),
        .O(tmp_product_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11
       (.I0(p_2_out0),
        .I1(dividend_tmp[11]),
        .O(tmp_product_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12
       (.I0(p_2_out0),
        .I1(dividend_tmp[10]),
        .O(tmp_product_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13
       (.I0(p_2_out0),
        .I1(dividend_tmp[9]),
        .O(tmp_product_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14
       (.I0(p_2_out0),
        .I1(dividend_tmp[8]),
        .O(tmp_product_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15
       (.I0(p_2_out0),
        .I1(dividend_tmp[7]),
        .O(tmp_product_i_15_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16
       (.I0(p_2_out0),
        .I1(dividend_tmp[6]),
        .O(tmp_product_i_16_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17
       (.I0(p_2_out0),
        .I1(dividend_tmp[5]),
        .O(tmp_product_i_17_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18
       (.I0(p_2_out0),
        .I1(dividend_tmp[4]),
        .O(tmp_product_i_18_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19
       (.I0(p_2_out0),
        .I1(dividend_tmp[3]),
        .O(tmp_product_i_19_n_2));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_2),
        .CO({tmp_product_i_2_n_2,tmp_product_i_2_n_3,tmp_product_i_2_n_4,tmp_product_i_2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[15:12]),
        .S({tmp_product_i_7_n_2,tmp_product_i_8_n_2,tmp_product_i_9_n_2,tmp_product_i_10_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_20
       (.I0(p_2_out0),
        .I1(dividend_tmp[2]),
        .O(tmp_product_i_20_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_21
       (.I0(p_2_out0),
        .I1(dividend_tmp[1]),
        .O(tmp_product_i_21_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_product_i_22
       (.I0(dividend_tmp[0]),
        .O(tmp_product_i_22_n_2));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_2),
        .CO({tmp_product_i_3_n_2,tmp_product_i_3_n_3,tmp_product_i_3_n_4,tmp_product_i_3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[11:8]),
        .S({tmp_product_i_11_n_2,tmp_product_i_12_n_2,tmp_product_i_13_n_2,tmp_product_i_14_n_2}));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_2),
        .CO({tmp_product_i_4_n_2,tmp_product_i_4_n_3,tmp_product_i_4_n_4,tmp_product_i_4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[7:4]),
        .S({tmp_product_i_15_n_2,tmp_product_i_16_n_2,tmp_product_i_17_n_2,tmp_product_i_18_n_2}));
  CARRY4 tmp_product_i_5
       (.CI(1'b0),
        .CO({tmp_product_i_5_n_2,tmp_product_i_5_n_3,tmp_product_i_5_n_4,tmp_product_i_5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_2_out0}),
        .O(O52[3:0]),
        .S({tmp_product_i_19_n_2,tmp_product_i_20_n_2,tmp_product_i_21_n_2,tmp_product_i_22_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(p_2_out0),
        .I1(dividend_tmp[16]),
        .O(tmp_product_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(p_2_out0),
        .I1(dividend_tmp[15]),
        .O(tmp_product_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(p_2_out0),
        .I1(dividend_tmp[14]),
        .O(tmp_product_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9
       (.I0(p_2_out0),
        .I1(dividend_tmp[13]),
        .O(tmp_product_i_9_n_2));
endmodule

(* ORIG_REF_NAME = "guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12
   (done0,
    O52,
    ap_rst_n_inv,
    E,
    ap_clk,
    sign_i,
    \r_stage_reg[17]_0 ,
    D,
    \divisor0_reg[31]_inv_0 ,
    dividend_u0,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[5]_0 ,
    \dividend0_reg[6]_0 ,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 );
  output done0;
  output [18:0]O52;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input [0:0]sign_i;
  input \r_stage_reg[17]_0 ;
  input [0:0]D;
  input [31:0]\divisor0_reg[31]_inv_0 ;
  input [11:0]dividend_u0;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[5]_0 ;
  input \dividend0_reg[6]_0 ;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [18:0]O52;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5__2_n_2;
  wire cal_tmp_carry__0_i_6__0_n_2;
  wire cal_tmp_carry__0_i_7__0_n_2;
  wire cal_tmp_carry__0_i_8__0_n_2;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_5__2_n_2;
  wire cal_tmp_carry__1_i_6__2_n_2;
  wire cal_tmp_carry__1_i_7__0_n_2;
  wire cal_tmp_carry__1_i_8__0_n_2;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5__0_n_2;
  wire cal_tmp_carry__2_i_6__2_n_2;
  wire cal_tmp_carry__2_i_7__0_n_2;
  wire cal_tmp_carry__2_i_8__0_n_2;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_2__2_n_2;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry_i_5__2_n_2;
  wire cal_tmp_carry_i_6__0_n_2;
  wire cal_tmp_carry_i_7__0_n_2;
  wire cal_tmp_carry_i_8__0_n_2;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[5]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [16:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_2 ;
  wire \dividend_tmp[11]_i_1__0_n_2 ;
  wire \dividend_tmp[12]_i_1__0_n_2 ;
  wire \dividend_tmp[13]_i_1__0_n_2 ;
  wire \dividend_tmp[14]_i_1__0_n_2 ;
  wire \dividend_tmp[15]_i_1__0_n_2 ;
  wire \dividend_tmp[16]_i_1__0_n_2 ;
  wire \dividend_tmp[1]_i_1__0_n_2 ;
  wire \dividend_tmp[2]_i_1__0_n_2 ;
  wire \dividend_tmp[3]_i_1__0_n_2 ;
  wire \dividend_tmp[4]_i_1__0_n_2 ;
  wire \dividend_tmp[5]_i_1__0_n_2 ;
  wire \dividend_tmp[6]_i_1__0_n_2 ;
  wire \dividend_tmp[7]_i_1__0_n_2 ;
  wire \dividend_tmp[8]_i_1__0_n_2 ;
  wire \dividend_tmp[9]_i_1__0_n_2 ;
  wire [16:5]dividend_u;
  wire [11:0]dividend_u0;
  wire [31:0]\divisor0_reg[31]_inv_0 ;
  wire \divisor0_reg_n_2_[0] ;
  wire \divisor0_reg_n_2_[10] ;
  wire \divisor0_reg_n_2_[11] ;
  wire \divisor0_reg_n_2_[12] ;
  wire \divisor0_reg_n_2_[13] ;
  wire \divisor0_reg_n_2_[14] ;
  wire \divisor0_reg_n_2_[15] ;
  wire \divisor0_reg_n_2_[16] ;
  wire \divisor0_reg_n_2_[1] ;
  wire \divisor0_reg_n_2_[2] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire \divisor0_reg_n_2_[6] ;
  wire \divisor0_reg_n_2_[7] ;
  wire \divisor0_reg_n_2_[8] ;
  wire \divisor0_reg_n_2_[9] ;
  wire done0;
  wire p_0_in;
  wire [31:17]p_0_in__0;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ;
  wire \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ;
  wire \r_stage_reg[17]_0 ;
  wire r_stage_reg_gate_n_2;
  wire \r_stage_reg_n_2_[0] ;
  wire [15:0]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_2 ;
  wire \remd_tmp[10]_i_1__0_n_2 ;
  wire \remd_tmp[11]_i_1__0_n_2 ;
  wire \remd_tmp[12]_i_1__0_n_2 ;
  wire \remd_tmp[13]_i_1__0_n_2 ;
  wire \remd_tmp[14]_i_1__0_n_2 ;
  wire \remd_tmp[15]_i_1__0_n_2 ;
  wire \remd_tmp[1]_i_1__0_n_2 ;
  wire \remd_tmp[2]_i_1__0_n_2 ;
  wire \remd_tmp[3]_i_1__0_n_2 ;
  wire \remd_tmp[4]_i_1__0_n_2 ;
  wire \remd_tmp[5]_i_1__0_n_2 ;
  wire \remd_tmp[6]_i_1__0_n_2 ;
  wire \remd_tmp[7]_i_1__0_n_2 ;
  wire \remd_tmp[8]_i_1__0_n_2 ;
  wire \remd_tmp[9]_i_1__0_n_2 ;
  wire [15:0]remd_tmp_mux;
  wire [0:0]sign_i;
  wire tmp_product_i_16__0_n_4;
  wire tmp_product_i_16__0_n_5;
  wire tmp_product_i_17__0_n_2;
  wire tmp_product_i_17__0_n_3;
  wire tmp_product_i_17__0_n_4;
  wire tmp_product_i_17__0_n_5;
  wire tmp_product_i_18__0_n_2;
  wire tmp_product_i_18__0_n_3;
  wire tmp_product_i_18__0_n_4;
  wire tmp_product_i_18__0_n_5;
  wire tmp_product_i_19__0_n_2;
  wire tmp_product_i_19__0_n_3;
  wire tmp_product_i_19__0_n_4;
  wire tmp_product_i_19__0_n_5;
  wire tmp_product_i_20__0_n_2;
  wire tmp_product_i_20__0_n_3;
  wire tmp_product_i_20__0_n_4;
  wire tmp_product_i_20__0_n_5;
  wire tmp_product_i_25_n_2;
  wire tmp_product_i_26_n_2;
  wire tmp_product_i_27_n_2;
  wire tmp_product_i_28_n_2;
  wire tmp_product_i_29_n_2;
  wire tmp_product_i_30_n_2;
  wire tmp_product_i_31_n_2;
  wire tmp_product_i_32_n_2;
  wire tmp_product_i_33_n_2;
  wire tmp_product_i_34_n_2;
  wire tmp_product_i_35_n_2;
  wire tmp_product_i_36_n_2;
  wire tmp_product_i_37_n_2;
  wire tmp_product_i_38_n_2;
  wire tmp_product_i_39_n_2;
  wire tmp_product_i_40_n_2;
  wire tmp_product_i_41_n_2;
  wire [3:0]NLW_cal_tmp_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_16__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_16__0_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .S({cal_tmp_carry_i_5__2_n_2,cal_tmp_carry_i_6__0_n_2,cal_tmp_carry_i_7__0_n_2,cal_tmp_carry_i_8__0_n_2}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .S({cal_tmp_carry__0_i_5__2_n_2,cal_tmp_carry__0_i_6__0_n_2,cal_tmp_carry__0_i_7__0_n_2,cal_tmp_carry__0_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__0
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[7] ),
        .O(cal_tmp_carry__0_i_5__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_2_[6] ),
        .O(cal_tmp_carry__0_i_6__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_2_[5] ),
        .O(cal_tmp_carry__0_i_7__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_2_[4] ),
        .O(cal_tmp_carry__0_i_8__0_n_2));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .S({cal_tmp_carry__1_i_5__2_n_2,cal_tmp_carry__1_i_6__2_n_2,cal_tmp_carry__1_i_7__0_n_2,cal_tmp_carry__1_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__0
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__0
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3__0
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4__0
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_2_[11] ),
        .O(cal_tmp_carry__1_i_5__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__1_i_6__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[9] ),
        .O(cal_tmp_carry__1_i_7__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[8] ),
        .O(cal_tmp_carry__1_i_8__0_n_2));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CO({cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .S({cal_tmp_carry__2_i_5__0_n_2,cal_tmp_carry__2_i_6__2_n_2,cal_tmp_carry__2_i_7__0_n_2,cal_tmp_carry__2_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1__0
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2__0
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3__0
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4__0
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_2_[15] ),
        .O(cal_tmp_carry__2_i_5__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_2_[14] ),
        .O(cal_tmp_carry__2_i_6__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_2_[13] ),
        .O(cal_tmp_carry__2_i_7__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_2_[12] ),
        .O(cal_tmp_carry__2_i_8__0_n_2));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_2),
        .CO({cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,remd_tmp_mux[15]}),
        .O(NLW_cal_tmp_carry__3_O_UNCONNECTED[3:0]),
        .S({p_0_in__0[19:17],cal_tmp_carry__3_i_2__2_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1__0
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_2__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[15]),
        .I2(\divisor0_reg_n_2_[16] ),
        .O(cal_tmp_carry__3_i_2__2_n_2));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_2),
        .CO({cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__4_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[23:20]));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_2),
        .CO({cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__5_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[27:24]));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_2),
        .CO({p_2_out,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__6_O_UNCONNECTED[3:0]),
        .S(p_0_in__0[31:28]));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__0
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_2_[3] ),
        .O(cal_tmp_carry_i_5__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_2_[2] ),
        .O(cal_tmp_carry_i_6__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_2_[1] ),
        .O(cal_tmp_carry_i_7__0_n_2));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8__0
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(dividend_tmp[16]),
        .I2(\dividend0_reg_n_2_[16] ),
        .I3(\divisor0_reg_n_2_[0] ),
        .O(cal_tmp_carry_i_8__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[10]_i_1__0 
       (.I0(dividend_u0[5]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[10]_0 ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[11]_i_1__0 
       (.I0(dividend_u0[6]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[11]_0 ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[12]_i_1__0 
       (.I0(dividend_u0[7]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[12]_0 ),
        .O(dividend_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[13]_i_1__0 
       (.I0(dividend_u0[8]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[13]_0 ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[14]_i_1__0 
       (.I0(dividend_u0[9]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[14]_0 ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[15]_i_1__0 
       (.I0(\dividend0_reg[15]_0 ),
        .I1(dividend_u0[10]),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[16]_i_1__0 
       (.I0(\dividend0_reg[15]_0 ),
        .I1(dividend_u0[11]),
        .O(dividend_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1__0 
       (.I0(dividend_u0[0]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[5]_0 ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1__0 
       (.I0(dividend_u0[1]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[6]_0 ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1__0 
       (.I0(dividend_u0[2]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[7]_0 ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1__0 
       (.I0(dividend_u0[3]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[8]_0 ),
        .O(dividend_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1__0 
       (.I0(dividend_u0[4]),
        .I1(\dividend0_reg[15]_0 ),
        .I2(\dividend0_reg[9]_0 ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(\dividend0_reg_n_2_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(\dividend0_reg_n_2_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(\dividend0_reg_n_2_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(\dividend0_reg_n_2_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(\dividend0_reg_n_2_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(\dividend0_reg_n_2_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(\dividend0_reg_n_2_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(\dividend0_reg_n_2_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(\dividend0_reg_n_2_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(\dividend0_reg_n_2_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(\dividend0_reg_n_2_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(\dividend0_reg_n_2_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[9]_i_1__0_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_2 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_2 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_2 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_2 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_2 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_2 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_2 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_2 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_2 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_2 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_2 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_2 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_2 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_2 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_2 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_2 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [0]),
        .Q(\divisor0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [10]),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [11]),
        .Q(\divisor0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [12]),
        .Q(\divisor0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [13]),
        .Q(\divisor0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [14]),
        .Q(\divisor0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [15]),
        .Q(\divisor0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [16]),
        .Q(\divisor0_reg_n_2_[16] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[17]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [17]),
        .Q(p_0_in__0[17]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[18]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [18]),
        .Q(p_0_in__0[18]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[19]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [19]),
        .Q(p_0_in__0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [1]),
        .Q(\divisor0_reg_n_2_[1] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[20]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [20]),
        .Q(p_0_in__0[20]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[21]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [21]),
        .Q(p_0_in__0[21]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[22]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [22]),
        .Q(p_0_in__0[22]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[23]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [23]),
        .Q(p_0_in__0[23]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[24]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [24]),
        .Q(p_0_in__0[24]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[25]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [25]),
        .Q(p_0_in__0[25]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[26]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [26]),
        .Q(p_0_in__0[26]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[27]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [27]),
        .Q(p_0_in__0[27]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[28]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [28]),
        .Q(p_0_in__0[28]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[29]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [29]),
        .Q(p_0_in__0[29]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [2]),
        .Q(\divisor0_reg_n_2_[2] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[30]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [30]),
        .Q(p_0_in__0[30]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[31]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [31]),
        .Q(p_0_in__0[31]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [3]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [4]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [5]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [6]),
        .Q(\divisor0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [7]),
        .Q(\divisor0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [8]),
        .Q(\divisor0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[31]_inv_0 [9]),
        .Q(\divisor0_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\sdiv_17s_32ns_32_21_seq_1_U10/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\sdiv_17s_32ns_32_21_seq_1_U10/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 " *) 
  SRL16E \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_2_[0] ),
        .Q(\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ));
  FDRE \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2 ),
        .Q(\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(done0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2 ),
        .I1(\r_stage_reg[17]_0 ),
        .O(r_stage_reg_gate_n_2));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_2_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_9),
        .O(\remd_tmp[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[9]_i_1__0_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_2 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_2 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_2 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_2 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_2 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_2 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_2 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_2 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_2 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_2 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_2 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_2 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sign_i),
        .Q(p_2_out0),
        .R(1'b0));
  CARRY4 tmp_product_i_16__0
       (.CI(tmp_product_i_17__0_n_2),
        .CO({NLW_tmp_product_i_16__0_CO_UNCONNECTED[3:2],tmp_product_i_16__0_n_4,tmp_product_i_16__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_tmp_product_i_16__0_O_UNCONNECTED[3],O52[18:16]}),
        .S({1'b0,1'b1,p_2_out0,tmp_product_i_25_n_2}));
  CARRY4 tmp_product_i_17__0
       (.CI(tmp_product_i_18__0_n_2),
        .CO({tmp_product_i_17__0_n_2,tmp_product_i_17__0_n_3,tmp_product_i_17__0_n_4,tmp_product_i_17__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[15:12]),
        .S({tmp_product_i_26_n_2,tmp_product_i_27_n_2,tmp_product_i_28_n_2,tmp_product_i_29_n_2}));
  CARRY4 tmp_product_i_18__0
       (.CI(tmp_product_i_19__0_n_2),
        .CO({tmp_product_i_18__0_n_2,tmp_product_i_18__0_n_3,tmp_product_i_18__0_n_4,tmp_product_i_18__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[11:8]),
        .S({tmp_product_i_30_n_2,tmp_product_i_31_n_2,tmp_product_i_32_n_2,tmp_product_i_33_n_2}));
  CARRY4 tmp_product_i_19__0
       (.CI(tmp_product_i_20__0_n_2),
        .CO({tmp_product_i_19__0_n_2,tmp_product_i_19__0_n_3,tmp_product_i_19__0_n_4,tmp_product_i_19__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O52[7:4]),
        .S({tmp_product_i_34_n_2,tmp_product_i_35_n_2,tmp_product_i_36_n_2,tmp_product_i_37_n_2}));
  CARRY4 tmp_product_i_20__0
       (.CI(1'b0),
        .CO({tmp_product_i_20__0_n_2,tmp_product_i_20__0_n_3,tmp_product_i_20__0_n_4,tmp_product_i_20__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_2_out0}),
        .O(O52[3:0]),
        .S({tmp_product_i_38_n_2,tmp_product_i_39_n_2,tmp_product_i_40_n_2,tmp_product_i_41_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_25
       (.I0(p_2_out0),
        .I1(dividend_tmp[16]),
        .O(tmp_product_i_25_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_26
       (.I0(p_2_out0),
        .I1(dividend_tmp[15]),
        .O(tmp_product_i_26_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_27
       (.I0(p_2_out0),
        .I1(dividend_tmp[14]),
        .O(tmp_product_i_27_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_28
       (.I0(p_2_out0),
        .I1(dividend_tmp[13]),
        .O(tmp_product_i_28_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_29
       (.I0(p_2_out0),
        .I1(dividend_tmp[12]),
        .O(tmp_product_i_29_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_30
       (.I0(p_2_out0),
        .I1(dividend_tmp[11]),
        .O(tmp_product_i_30_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_31
       (.I0(p_2_out0),
        .I1(dividend_tmp[10]),
        .O(tmp_product_i_31_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_32
       (.I0(p_2_out0),
        .I1(dividend_tmp[9]),
        .O(tmp_product_i_32_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_33
       (.I0(p_2_out0),
        .I1(dividend_tmp[8]),
        .O(tmp_product_i_33_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_34
       (.I0(p_2_out0),
        .I1(dividend_tmp[7]),
        .O(tmp_product_i_34_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_35
       (.I0(p_2_out0),
        .I1(dividend_tmp[6]),
        .O(tmp_product_i_35_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_36
       (.I0(p_2_out0),
        .I1(dividend_tmp[5]),
        .O(tmp_product_i_36_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_37
       (.I0(p_2_out0),
        .I1(dividend_tmp[4]),
        .O(tmp_product_i_37_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_38
       (.I0(p_2_out0),
        .I1(dividend_tmp[3]),
        .O(tmp_product_i_38_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_39
       (.I0(p_2_out0),
        .I1(dividend_tmp[2]),
        .O(tmp_product_i_39_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_40
       (.I0(p_2_out0),
        .I1(dividend_tmp[1]),
        .O(tmp_product_i_40_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_product_i_41
       (.I0(dividend_tmp[0]),
        .O(tmp_product_i_41_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_16_36_seq_1
   (E,
    \ap_CS_fsm_reg[32] ,
    \r_stage_reg[0] ,
    r_stage_reg_r_14,
    \r_stage_reg[32] ,
    S,
    \r_stage_reg[0]_0 ,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    \r_stage_reg[0]_3 ,
    \r_stage_reg[0]_4 ,
    \r_stage_reg[0]_5 ,
    \r_stage_reg[0]_6 ,
    dout,
    ap_clk,
    ap_rst_n_inv,
    \dividend_tmp_reg[0] ,
    \dividend_tmp_reg[0]_0 ,
    \dividend_tmp_reg[0]_1 ,
    \dividend_tmp_reg[0]_2 ,
    cal_tmp_carry__5,
    cal_tmp_carry__5_0,
    cal_tmp_carry__5_1,
    cal_tmp_carry__5_2,
    cal_tmp_carry__4,
    cal_tmp_carry__4_0,
    cal_tmp_carry__4_1,
    cal_tmp_carry__4_2,
    cal_tmp_carry__3,
    cal_tmp_carry__3_0,
    cal_tmp_carry__3_1,
    cal_tmp_carry__3_2,
    cal_tmp_carry__2,
    cal_tmp_carry__2_0,
    cal_tmp_carry__1,
    cal_tmp_carry__1_0,
    cal_tmp_carry__0,
    cal_tmp_carry__0_0,
    cal_tmp_carry__0_1,
    cal_tmp_carry,
    cal_tmp_carry_0,
    Q,
    tmp_2_reg_1147,
    \dividend0_reg[31]_0 ,
    \dividend0_reg[31]_1 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output \r_stage_reg[0] ;
  output r_stage_reg_r_14;
  output [0:0]\r_stage_reg[32] ;
  output [3:0]S;
  output [3:0]\r_stage_reg[0]_0 ;
  output [3:0]\r_stage_reg[0]_1 ;
  output [3:0]\r_stage_reg[0]_2 ;
  output [1:0]\r_stage_reg[0]_3 ;
  output [1:0]\r_stage_reg[0]_4 ;
  output [2:0]\r_stage_reg[0]_5 ;
  output [1:0]\r_stage_reg[0]_6 ;
  output [15:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input \dividend_tmp_reg[0] ;
  input \dividend_tmp_reg[0]_0 ;
  input \dividend_tmp_reg[0]_1 ;
  input \dividend_tmp_reg[0]_2 ;
  input cal_tmp_carry__5;
  input cal_tmp_carry__5_0;
  input cal_tmp_carry__5_1;
  input cal_tmp_carry__5_2;
  input cal_tmp_carry__4;
  input cal_tmp_carry__4_0;
  input cal_tmp_carry__4_1;
  input cal_tmp_carry__4_2;
  input cal_tmp_carry__3;
  input cal_tmp_carry__3_0;
  input cal_tmp_carry__3_1;
  input cal_tmp_carry__3_2;
  input cal_tmp_carry__2;
  input cal_tmp_carry__2_0;
  input cal_tmp_carry__1;
  input cal_tmp_carry__1_0;
  input cal_tmp_carry__0;
  input cal_tmp_carry__0_0;
  input cal_tmp_carry__0_1;
  input cal_tmp_carry;
  input cal_tmp_carry_0;
  input [0:0]Q;
  input tmp_2_reg_1147;
  input [31:0]\dividend0_reg[31]_0 ;
  input [31:0]\dividend0_reg[31]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry;
  wire cal_tmp_carry_0;
  wire cal_tmp_carry__0;
  wire cal_tmp_carry__0_0;
  wire cal_tmp_carry__0_1;
  wire cal_tmp_carry__1;
  wire cal_tmp_carry__1_0;
  wire cal_tmp_carry__2;
  wire cal_tmp_carry__2_0;
  wire cal_tmp_carry__3;
  wire cal_tmp_carry__3_0;
  wire cal_tmp_carry__3_1;
  wire cal_tmp_carry__3_2;
  wire cal_tmp_carry__4;
  wire cal_tmp_carry__4_0;
  wire cal_tmp_carry__4_1;
  wire cal_tmp_carry__4_2;
  wire cal_tmp_carry__5;
  wire cal_tmp_carry__5_0;
  wire cal_tmp_carry__5_1;
  wire cal_tmp_carry__5_2;
  wire \dividend0[11]_i_2_n_2 ;
  wire \dividend0[11]_i_3_n_2 ;
  wire \dividend0[11]_i_4_n_2 ;
  wire \dividend0[11]_i_5_n_2 ;
  wire \dividend0[12]_i_3__1_n_2 ;
  wire \dividend0[12]_i_4__1_n_2 ;
  wire \dividend0[12]_i_5__1_n_2 ;
  wire \dividend0[12]_i_6__1_n_2 ;
  wire \dividend0[15]_i_2_n_2 ;
  wire \dividend0[15]_i_3_n_2 ;
  wire \dividend0[15]_i_4_n_2 ;
  wire \dividend0[15]_i_5_n_2 ;
  wire \dividend0[16]_i_3__1_n_2 ;
  wire \dividend0[16]_i_4__1_n_2 ;
  wire \dividend0[16]_i_5__1_n_2 ;
  wire \dividend0[16]_i_6__1_n_2 ;
  wire \dividend0[19]_i_2_n_2 ;
  wire \dividend0[19]_i_3_n_2 ;
  wire \dividend0[19]_i_4_n_2 ;
  wire \dividend0[19]_i_5_n_2 ;
  wire \dividend0[20]_i_3_n_2 ;
  wire \dividend0[20]_i_4_n_2 ;
  wire \dividend0[20]_i_5_n_2 ;
  wire \dividend0[20]_i_6_n_2 ;
  wire \dividend0[23]_i_2_n_2 ;
  wire \dividend0[23]_i_3_n_2 ;
  wire \dividend0[23]_i_4_n_2 ;
  wire \dividend0[23]_i_5_n_2 ;
  wire \dividend0[24]_i_3_n_2 ;
  wire \dividend0[24]_i_4_n_2 ;
  wire \dividend0[24]_i_5_n_2 ;
  wire \dividend0[24]_i_6_n_2 ;
  wire \dividend0[27]_i_2_n_2 ;
  wire \dividend0[27]_i_3_n_2 ;
  wire \dividend0[27]_i_4_n_2 ;
  wire \dividend0[27]_i_5_n_2 ;
  wire \dividend0[28]_i_3_n_2 ;
  wire \dividend0[28]_i_4_n_2 ;
  wire \dividend0[28]_i_5_n_2 ;
  wire \dividend0[28]_i_6_n_2 ;
  wire \dividend0[31]_i_2_n_2 ;
  wire \dividend0[31]_i_3__1_n_2 ;
  wire \dividend0[31]_i_3_n_2 ;
  wire \dividend0[31]_i_4__1_n_2 ;
  wire \dividend0[31]_i_4_n_2 ;
  wire \dividend0[31]_i_5__1_n_2 ;
  wire \dividend0[31]_i_5_n_2 ;
  wire \dividend0[3]_i_2_n_2 ;
  wire \dividend0[3]_i_3_n_2 ;
  wire \dividend0[3]_i_4_n_2 ;
  wire \dividend0[3]_i_5_n_2 ;
  wire \dividend0[4]_i_3_n_2 ;
  wire \dividend0[4]_i_4_n_2 ;
  wire \dividend0[4]_i_5_n_2 ;
  wire \dividend0[4]_i_6_n_2 ;
  wire \dividend0[4]_i_7_n_2 ;
  wire \dividend0[7]_i_2_n_2 ;
  wire \dividend0[7]_i_3_n_2 ;
  wire \dividend0[7]_i_4_n_2 ;
  wire \dividend0[7]_i_5_n_2 ;
  wire \dividend0[8]_i_3__1_n_2 ;
  wire \dividend0[8]_i_4__1_n_2 ;
  wire \dividend0[8]_i_5__1_n_2 ;
  wire \dividend0[8]_i_6__1_n_2 ;
  wire \dividend0_reg[11]_i_1_n_2 ;
  wire \dividend0_reg[11]_i_1_n_3 ;
  wire \dividend0_reg[11]_i_1_n_4 ;
  wire \dividend0_reg[11]_i_1_n_5 ;
  wire \dividend0_reg[12]_i_2__1_n_2 ;
  wire \dividend0_reg[12]_i_2__1_n_3 ;
  wire \dividend0_reg[12]_i_2__1_n_4 ;
  wire \dividend0_reg[12]_i_2__1_n_5 ;
  wire \dividend0_reg[15]_i_1_n_2 ;
  wire \dividend0_reg[15]_i_1_n_3 ;
  wire \dividend0_reg[15]_i_1_n_4 ;
  wire \dividend0_reg[15]_i_1_n_5 ;
  wire \dividend0_reg[16]_i_2__1_n_2 ;
  wire \dividend0_reg[16]_i_2__1_n_3 ;
  wire \dividend0_reg[16]_i_2__1_n_4 ;
  wire \dividend0_reg[16]_i_2__1_n_5 ;
  wire \dividend0_reg[19]_i_1_n_2 ;
  wire \dividend0_reg[19]_i_1_n_3 ;
  wire \dividend0_reg[19]_i_1_n_4 ;
  wire \dividend0_reg[19]_i_1_n_5 ;
  wire \dividend0_reg[20]_i_2_n_2 ;
  wire \dividend0_reg[20]_i_2_n_3 ;
  wire \dividend0_reg[20]_i_2_n_4 ;
  wire \dividend0_reg[20]_i_2_n_5 ;
  wire \dividend0_reg[23]_i_1_n_2 ;
  wire \dividend0_reg[23]_i_1_n_3 ;
  wire \dividend0_reg[23]_i_1_n_4 ;
  wire \dividend0_reg[23]_i_1_n_5 ;
  wire \dividend0_reg[24]_i_2_n_2 ;
  wire \dividend0_reg[24]_i_2_n_3 ;
  wire \dividend0_reg[24]_i_2_n_4 ;
  wire \dividend0_reg[24]_i_2_n_5 ;
  wire \dividend0_reg[27]_i_1_n_2 ;
  wire \dividend0_reg[27]_i_1_n_3 ;
  wire \dividend0_reg[27]_i_1_n_4 ;
  wire \dividend0_reg[27]_i_1_n_5 ;
  wire \dividend0_reg[28]_i_2_n_2 ;
  wire \dividend0_reg[28]_i_2_n_3 ;
  wire \dividend0_reg[28]_i_2_n_4 ;
  wire \dividend0_reg[28]_i_2_n_5 ;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire [31:0]\dividend0_reg[31]_1 ;
  wire \dividend0_reg[31]_i_1_n_3 ;
  wire \dividend0_reg[31]_i_1_n_4 ;
  wire \dividend0_reg[31]_i_1_n_5 ;
  wire \dividend0_reg[31]_i_2_n_4 ;
  wire \dividend0_reg[31]_i_2_n_5 ;
  wire \dividend0_reg[3]_i_1_n_2 ;
  wire \dividend0_reg[3]_i_1_n_3 ;
  wire \dividend0_reg[3]_i_1_n_4 ;
  wire \dividend0_reg[3]_i_1_n_5 ;
  wire \dividend0_reg[4]_i_2_n_2 ;
  wire \dividend0_reg[4]_i_2_n_3 ;
  wire \dividend0_reg[4]_i_2_n_4 ;
  wire \dividend0_reg[4]_i_2_n_5 ;
  wire \dividend0_reg[7]_i_1_n_2 ;
  wire \dividend0_reg[7]_i_1_n_3 ;
  wire \dividend0_reg[7]_i_1_n_4 ;
  wire \dividend0_reg[7]_i_1_n_5 ;
  wire \dividend0_reg[8]_i_2__1_n_2 ;
  wire \dividend0_reg[8]_i_2__1_n_3 ;
  wire \dividend0_reg[8]_i_2__1_n_4 ;
  wire \dividend0_reg[8]_i_2__1_n_5 ;
  wire \dividend0_reg_n_2_[0] ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[17] ;
  wire \dividend0_reg_n_2_[18] ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[1] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[22] ;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend0_reg_n_2_[24] ;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend0_reg_n_2_[27] ;
  wire \dividend0_reg_n_2_[28] ;
  wire \dividend0_reg_n_2_[29] ;
  wire \dividend0_reg_n_2_[2] ;
  wire \dividend0_reg_n_2_[30] ;
  wire \dividend0_reg_n_2_[3] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire \dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[0]_1 ;
  wire \dividend_tmp_reg[0]_2 ;
  wire [31:1]dividend_u0;
  wire [15:0]dout;
  wire [31:0]grp_fu_917_p00_out;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44;
  wire guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45;
  wire p_1_in;
  wire \r_stage_reg[0] ;
  wire [3:0]\r_stage_reg[0]_0 ;
  wire [3:0]\r_stage_reg[0]_1 ;
  wire [3:0]\r_stage_reg[0]_2 ;
  wire [1:0]\r_stage_reg[0]_3 ;
  wire [1:0]\r_stage_reg[0]_4 ;
  wire [2:0]\r_stage_reg[0]_5 ;
  wire [1:0]\r_stage_reg[0]_6 ;
  wire [0:0]\r_stage_reg[32] ;
  wire r_stage_reg_r_14;
  wire tmp_2_reg_1147;
  wire [3:3]\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q),
        .I1(tmp_2_reg_1147),
        .O(\ap_CS_fsm_reg[32] ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_2 
       (.I0(\dividend0_reg[31]_0 [11]),
        .I1(\dividend0_reg[31]_1 [11]),
        .O(\dividend0[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_3 
       (.I0(\dividend0_reg[31]_0 [10]),
        .I1(\dividend0_reg[31]_1 [10]),
        .O(\dividend0[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_4 
       (.I0(\dividend0_reg[31]_0 [9]),
        .I1(\dividend0_reg[31]_1 [9]),
        .O(\dividend0[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_5 
       (.I0(\dividend0_reg[31]_0 [8]),
        .I1(\dividend0_reg[31]_1 [8]),
        .O(\dividend0[11]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_3__1 
       (.I0(\dividend0_reg_n_2_[12] ),
        .O(\dividend0[12]_i_3__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_4__1 
       (.I0(\dividend0_reg_n_2_[11] ),
        .O(\dividend0[12]_i_4__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_5__1 
       (.I0(\dividend0_reg_n_2_[10] ),
        .O(\dividend0[12]_i_5__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_6__1 
       (.I0(\dividend0_reg_n_2_[9] ),
        .O(\dividend0[12]_i_6__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[15]_i_2 
       (.I0(\dividend0_reg[31]_0 [15]),
        .I1(\dividend0_reg[31]_1 [15]),
        .O(\dividend0[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[15]_i_3 
       (.I0(\dividend0_reg[31]_0 [14]),
        .I1(\dividend0_reg[31]_1 [14]),
        .O(\dividend0[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[15]_i_4 
       (.I0(\dividend0_reg[31]_0 [13]),
        .I1(\dividend0_reg[31]_1 [13]),
        .O(\dividend0[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[15]_i_5 
       (.I0(\dividend0_reg[31]_0 [12]),
        .I1(\dividend0_reg[31]_1 [12]),
        .O(\dividend0[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_3__1 
       (.I0(\dividend0_reg_n_2_[16] ),
        .O(\dividend0[16]_i_3__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_4__1 
       (.I0(\dividend0_reg_n_2_[15] ),
        .O(\dividend0[16]_i_4__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_5__1 
       (.I0(\dividend0_reg_n_2_[14] ),
        .O(\dividend0[16]_i_5__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_6__1 
       (.I0(\dividend0_reg_n_2_[13] ),
        .O(\dividend0[16]_i_6__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[19]_i_2 
       (.I0(\dividend0_reg[31]_0 [19]),
        .I1(\dividend0_reg[31]_1 [19]),
        .O(\dividend0[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[19]_i_3 
       (.I0(\dividend0_reg[31]_0 [18]),
        .I1(\dividend0_reg[31]_1 [18]),
        .O(\dividend0[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[19]_i_4 
       (.I0(\dividend0_reg[31]_0 [17]),
        .I1(\dividend0_reg[31]_1 [17]),
        .O(\dividend0[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[19]_i_5 
       (.I0(\dividend0_reg[31]_0 [16]),
        .I1(\dividend0_reg[31]_1 [16]),
        .O(\dividend0[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_3 
       (.I0(\dividend0_reg_n_2_[20] ),
        .O(\dividend0[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_4 
       (.I0(\dividend0_reg_n_2_[19] ),
        .O(\dividend0[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_5 
       (.I0(\dividend0_reg_n_2_[18] ),
        .O(\dividend0[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_6 
       (.I0(\dividend0_reg_n_2_[17] ),
        .O(\dividend0[20]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[23]_i_2 
       (.I0(\dividend0_reg[31]_0 [23]),
        .I1(\dividend0_reg[31]_1 [23]),
        .O(\dividend0[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[23]_i_3 
       (.I0(\dividend0_reg[31]_0 [22]),
        .I1(\dividend0_reg[31]_1 [22]),
        .O(\dividend0[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[23]_i_4 
       (.I0(\dividend0_reg[31]_0 [21]),
        .I1(\dividend0_reg[31]_1 [21]),
        .O(\dividend0[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[23]_i_5 
       (.I0(\dividend0_reg[31]_0 [20]),
        .I1(\dividend0_reg[31]_1 [20]),
        .O(\dividend0[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_3 
       (.I0(\dividend0_reg_n_2_[24] ),
        .O(\dividend0[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_4 
       (.I0(\dividend0_reg_n_2_[23] ),
        .O(\dividend0[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_5 
       (.I0(\dividend0_reg_n_2_[22] ),
        .O(\dividend0[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_6 
       (.I0(\dividend0_reg_n_2_[21] ),
        .O(\dividend0[24]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[27]_i_2 
       (.I0(\dividend0_reg[31]_0 [27]),
        .I1(\dividend0_reg[31]_1 [27]),
        .O(\dividend0[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[27]_i_3 
       (.I0(\dividend0_reg[31]_0 [26]),
        .I1(\dividend0_reg[31]_1 [26]),
        .O(\dividend0[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[27]_i_4 
       (.I0(\dividend0_reg[31]_0 [25]),
        .I1(\dividend0_reg[31]_1 [25]),
        .O(\dividend0[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[27]_i_5 
       (.I0(\dividend0_reg[31]_0 [24]),
        .I1(\dividend0_reg[31]_1 [24]),
        .O(\dividend0[27]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_3 
       (.I0(\dividend0_reg_n_2_[28] ),
        .O(\dividend0[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_4 
       (.I0(\dividend0_reg_n_2_[27] ),
        .O(\dividend0[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_5 
       (.I0(\dividend0_reg_n_2_[26] ),
        .O(\dividend0[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_6 
       (.I0(\dividend0_reg_n_2_[25] ),
        .O(\dividend0[28]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[31]_i_2 
       (.I0(\dividend0_reg[31]_0 [31]),
        .I1(\dividend0_reg[31]_1 [31]),
        .O(\dividend0[31]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_3 
       (.I0(p_1_in),
        .O(\dividend0[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[31]_i_3__1 
       (.I0(\dividend0_reg[31]_0 [30]),
        .I1(\dividend0_reg[31]_1 [30]),
        .O(\dividend0[31]_i_3__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_4 
       (.I0(\dividend0_reg_n_2_[30] ),
        .O(\dividend0[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[31]_i_4__1 
       (.I0(\dividend0_reg[31]_0 [29]),
        .I1(\dividend0_reg[31]_1 [29]),
        .O(\dividend0[31]_i_4__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_5 
       (.I0(\dividend0_reg_n_2_[29] ),
        .O(\dividend0[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[31]_i_5__1 
       (.I0(\dividend0_reg[31]_0 [28]),
        .I1(\dividend0_reg[31]_1 [28]),
        .O(\dividend0[31]_i_5__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_2 
       (.I0(\dividend0_reg[31]_0 [3]),
        .I1(\dividend0_reg[31]_1 [3]),
        .O(\dividend0[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_3 
       (.I0(\dividend0_reg[31]_0 [2]),
        .I1(\dividend0_reg[31]_1 [2]),
        .O(\dividend0[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_4 
       (.I0(\dividend0_reg[31]_0 [1]),
        .I1(\dividend0_reg[31]_1 [1]),
        .O(\dividend0[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_5 
       (.I0(\dividend0_reg[31]_0 [0]),
        .I1(\dividend0_reg[31]_1 [0]),
        .O(\dividend0[3]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_3 
       (.I0(\dividend0_reg_n_2_[0] ),
        .O(\dividend0[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_4 
       (.I0(\dividend0_reg_n_2_[4] ),
        .O(\dividend0[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_5 
       (.I0(\dividend0_reg_n_2_[3] ),
        .O(\dividend0[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_6 
       (.I0(\dividend0_reg_n_2_[2] ),
        .O(\dividend0[4]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_7 
       (.I0(\dividend0_reg_n_2_[1] ),
        .O(\dividend0[4]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[7]_i_2 
       (.I0(\dividend0_reg[31]_0 [7]),
        .I1(\dividend0_reg[31]_1 [7]),
        .O(\dividend0[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[7]_i_3 
       (.I0(\dividend0_reg[31]_0 [6]),
        .I1(\dividend0_reg[31]_1 [6]),
        .O(\dividend0[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[7]_i_4 
       (.I0(\dividend0_reg[31]_0 [5]),
        .I1(\dividend0_reg[31]_1 [5]),
        .O(\dividend0[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[7]_i_5 
       (.I0(\dividend0_reg[31]_0 [4]),
        .I1(\dividend0_reg[31]_1 [4]),
        .O(\dividend0[7]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3__1 
       (.I0(\dividend0_reg_n_2_[8] ),
        .O(\dividend0[8]_i_3__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4__1 
       (.I0(\dividend0_reg_n_2_[7] ),
        .O(\dividend0[8]_i_4__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5__1 
       (.I0(\dividend0_reg_n_2_[6] ),
        .O(\dividend0[8]_i_5__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6__1 
       (.I0(\dividend0_reg_n_2_[5] ),
        .O(\dividend0[8]_i_6__1_n_2 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[0]),
        .Q(\dividend0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[11]_i_1 
       (.CI(\dividend0_reg[7]_i_1_n_2 ),
        .CO({\dividend0_reg[11]_i_1_n_2 ,\dividend0_reg[11]_i_1_n_3 ,\dividend0_reg[11]_i_1_n_4 ,\dividend0_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [11:8]),
        .O(grp_fu_917_p00_out[11:8]),
        .S({\dividend0[11]_i_2_n_2 ,\dividend0[11]_i_3_n_2 ,\dividend0[11]_i_4_n_2 ,\dividend0[11]_i_5_n_2 }));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_2__1 
       (.CI(\dividend0_reg[8]_i_2__1_n_2 ),
        .CO({\dividend0_reg[12]_i_2__1_n_2 ,\dividend0_reg[12]_i_2__1_n_3 ,\dividend0_reg[12]_i_2__1_n_4 ,\dividend0_reg[12]_i_2__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\dividend0[12]_i_3__1_n_2 ,\dividend0[12]_i_4__1_n_2 ,\dividend0[12]_i_5__1_n_2 ,\dividend0[12]_i_6__1_n_2 }));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[15]_i_1 
       (.CI(\dividend0_reg[11]_i_1_n_2 ),
        .CO({\dividend0_reg[15]_i_1_n_2 ,\dividend0_reg[15]_i_1_n_3 ,\dividend0_reg[15]_i_1_n_4 ,\dividend0_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [15:12]),
        .O(grp_fu_917_p00_out[15:12]),
        .S({\dividend0[15]_i_2_n_2 ,\dividend0[15]_i_3_n_2 ,\dividend0[15]_i_4_n_2 ,\dividend0[15]_i_5_n_2 }));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_2__1 
       (.CI(\dividend0_reg[12]_i_2__1_n_2 ),
        .CO({\dividend0_reg[16]_i_2__1_n_2 ,\dividend0_reg[16]_i_2__1_n_3 ,\dividend0_reg[16]_i_2__1_n_4 ,\dividend0_reg[16]_i_2__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend0[16]_i_3__1_n_2 ,\dividend0[16]_i_4__1_n_2 ,\dividend0[16]_i_5__1_n_2 ,\dividend0[16]_i_6__1_n_2 }));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[17]),
        .Q(\dividend0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[18]),
        .Q(\dividend0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[19]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[19]_i_1 
       (.CI(\dividend0_reg[15]_i_1_n_2 ),
        .CO({\dividend0_reg[19]_i_1_n_2 ,\dividend0_reg[19]_i_1_n_3 ,\dividend0_reg[19]_i_1_n_4 ,\dividend0_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [19:16]),
        .O(grp_fu_917_p00_out[19:16]),
        .S({\dividend0[19]_i_2_n_2 ,\dividend0[19]_i_3_n_2 ,\dividend0[19]_i_4_n_2 ,\dividend0[19]_i_5_n_2 }));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[1]),
        .Q(\dividend0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[20]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[20]_i_2 
       (.CI(\dividend0_reg[16]_i_2__1_n_2 ),
        .CO({\dividend0_reg[20]_i_2_n_2 ,\dividend0_reg[20]_i_2_n_3 ,\dividend0_reg[20]_i_2_n_4 ,\dividend0_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\dividend0[20]_i_3_n_2 ,\dividend0[20]_i_4_n_2 ,\dividend0[20]_i_5_n_2 ,\dividend0[20]_i_6_n_2 }));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[21]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[22]),
        .Q(\dividend0_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[23]),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[23]_i_1 
       (.CI(\dividend0_reg[19]_i_1_n_2 ),
        .CO({\dividend0_reg[23]_i_1_n_2 ,\dividend0_reg[23]_i_1_n_3 ,\dividend0_reg[23]_i_1_n_4 ,\dividend0_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [23:20]),
        .O(grp_fu_917_p00_out[23:20]),
        .S({\dividend0[23]_i_2_n_2 ,\dividend0[23]_i_3_n_2 ,\dividend0[23]_i_4_n_2 ,\dividend0[23]_i_5_n_2 }));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[24]),
        .Q(\dividend0_reg_n_2_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[24]_i_2 
       (.CI(\dividend0_reg[20]_i_2_n_2 ),
        .CO({\dividend0_reg[24]_i_2_n_2 ,\dividend0_reg[24]_i_2_n_3 ,\dividend0_reg[24]_i_2_n_4 ,\dividend0_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[24:21]),
        .S({\dividend0[24]_i_3_n_2 ,\dividend0[24]_i_4_n_2 ,\dividend0[24]_i_5_n_2 ,\dividend0[24]_i_6_n_2 }));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[25]),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[26]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[27]),
        .Q(\dividend0_reg_n_2_[27] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[27]_i_1 
       (.CI(\dividend0_reg[23]_i_1_n_2 ),
        .CO({\dividend0_reg[27]_i_1_n_2 ,\dividend0_reg[27]_i_1_n_3 ,\dividend0_reg[27]_i_1_n_4 ,\dividend0_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [27:24]),
        .O(grp_fu_917_p00_out[27:24]),
        .S({\dividend0[27]_i_2_n_2 ,\dividend0[27]_i_3_n_2 ,\dividend0[27]_i_4_n_2 ,\dividend0[27]_i_5_n_2 }));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[28]),
        .Q(\dividend0_reg_n_2_[28] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[28]_i_2 
       (.CI(\dividend0_reg[24]_i_2_n_2 ),
        .CO({\dividend0_reg[28]_i_2_n_2 ,\dividend0_reg[28]_i_2_n_3 ,\dividend0_reg[28]_i_2_n_4 ,\dividend0_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[28:25]),
        .S({\dividend0[28]_i_3_n_2 ,\dividend0[28]_i_4_n_2 ,\dividend0[28]_i_5_n_2 ,\dividend0[28]_i_6_n_2 }));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[29]),
        .Q(\dividend0_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[2]),
        .Q(\dividend0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[30]),
        .Q(\dividend0_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[31]),
        .Q(p_1_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[31]_i_1 
       (.CI(\dividend0_reg[27]_i_1_n_2 ),
        .CO({\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED [3],\dividend0_reg[31]_i_1_n_3 ,\dividend0_reg[31]_i_1_n_4 ,\dividend0_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dividend0_reg[31]_0 [30:28]}),
        .O(grp_fu_917_p00_out[31:28]),
        .S({\dividend0[31]_i_2_n_2 ,\dividend0[31]_i_3__1_n_2 ,\dividend0[31]_i_4__1_n_2 ,\dividend0[31]_i_5__1_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[31]_i_2 
       (.CI(\dividend0_reg[28]_i_2_n_2 ),
        .CO({\NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED [3:2],\dividend0_reg[31]_i_2_n_4 ,\dividend0_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_2_O_UNCONNECTED [3],dividend_u0[31:29]}),
        .S({1'b0,\dividend0[31]_i_3_n_2 ,\dividend0[31]_i_4_n_2 ,\dividend0[31]_i_5_n_2 }));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[3]),
        .Q(\dividend0_reg_n_2_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1_n_2 ,\dividend0_reg[3]_i_1_n_3 ,\dividend0_reg[3]_i_1_n_4 ,\dividend0_reg[3]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI(\dividend0_reg[31]_0 [3:0]),
        .O(grp_fu_917_p00_out[3:0]),
        .S({\dividend0[3]_i_2_n_2 ,\dividend0[3]_i_3_n_2 ,\dividend0[3]_i_4_n_2 ,\dividend0[3]_i_5_n_2 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[4]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_2_n_2 ,\dividend0_reg[4]_i_2_n_3 ,\dividend0_reg[4]_i_2_n_4 ,\dividend0_reg[4]_i_2_n_5 }),
        .CYINIT(\dividend0[4]_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\dividend0[4]_i_4_n_2 ,\dividend0[4]_i_5_n_2 ,\dividend0[4]_i_6_n_2 ,\dividend0[4]_i_7_n_2 }));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[7]_i_1 
       (.CI(\dividend0_reg[3]_i_1_n_2 ),
        .CO({\dividend0_reg[7]_i_1_n_2 ,\dividend0_reg[7]_i_1_n_3 ,\dividend0_reg[7]_i_1_n_4 ,\dividend0_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\dividend0_reg[31]_0 [7:4]),
        .O(grp_fu_917_p00_out[7:4]),
        .S({\dividend0[7]_i_2_n_2 ,\dividend0[7]_i_3_n_2 ,\dividend0[7]_i_4_n_2 ,\dividend0[7]_i_5_n_2 }));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[8]_i_2__1 
       (.CI(\dividend0_reg[4]_i_2_n_2 ),
        .CO({\dividend0_reg[8]_i_2__1_n_2 ,\dividend0_reg[8]_i_2__1_n_3 ,\dividend0_reg[8]_i_2__1_n_4 ,\dividend0_reg[8]_i_2__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_3__1_n_2 ,\dividend0[8]_i_4__1_n_2 ,\dividend0[8]_i_5__1_n_2 ,\dividend0[8]_i_6__1_n_2 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_917_p00_out[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u
       (.D(\dividend0_reg_n_2_[0] ),
        .E(E),
        .O56({guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44,guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45}),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cal_tmp_carry_0(cal_tmp_carry),
        .cal_tmp_carry_1(cal_tmp_carry_0),
        .cal_tmp_carry__0_0(cal_tmp_carry__0),
        .cal_tmp_carry__0_1(cal_tmp_carry__0_0),
        .cal_tmp_carry__0_2(cal_tmp_carry__0_1),
        .cal_tmp_carry__1_0(cal_tmp_carry__1),
        .cal_tmp_carry__1_1(cal_tmp_carry__1_0),
        .cal_tmp_carry__2_0(cal_tmp_carry__2),
        .cal_tmp_carry__2_1(cal_tmp_carry__2_0),
        .cal_tmp_carry__3_0(cal_tmp_carry__3),
        .cal_tmp_carry__3_1(cal_tmp_carry__3_0),
        .cal_tmp_carry__3_2(cal_tmp_carry__3_1),
        .cal_tmp_carry__3_3(cal_tmp_carry__3_2),
        .cal_tmp_carry__4_0(cal_tmp_carry__4),
        .cal_tmp_carry__4_1(cal_tmp_carry__4_0),
        .cal_tmp_carry__4_2(cal_tmp_carry__4_1),
        .cal_tmp_carry__4_3(cal_tmp_carry__4_2),
        .cal_tmp_carry__5_0(cal_tmp_carry__5),
        .cal_tmp_carry__5_1(cal_tmp_carry__5_0),
        .cal_tmp_carry__5_2(cal_tmp_carry__5_1),
        .cal_tmp_carry__5_3(cal_tmp_carry__5_2),
        .\dividend0_reg[10]_0 (\dividend0_reg_n_2_[10] ),
        .\dividend0_reg[11]_0 (\dividend0_reg_n_2_[11] ),
        .\dividend0_reg[12]_0 (\dividend0_reg_n_2_[12] ),
        .\dividend0_reg[13]_0 (\dividend0_reg_n_2_[13] ),
        .\dividend0_reg[14]_0 (\dividend0_reg_n_2_[14] ),
        .\dividend0_reg[15]_0 (\dividend0_reg_n_2_[15] ),
        .\dividend0_reg[16]_0 (\dividend0_reg_n_2_[16] ),
        .\dividend0_reg[17]_0 (\dividend0_reg_n_2_[17] ),
        .\dividend0_reg[18]_0 (\dividend0_reg_n_2_[18] ),
        .\dividend0_reg[19]_0 (\dividend0_reg_n_2_[19] ),
        .\dividend0_reg[1]_0 (\dividend0_reg_n_2_[1] ),
        .\dividend0_reg[20]_0 (\dividend0_reg_n_2_[20] ),
        .\dividend0_reg[21]_0 (\dividend0_reg_n_2_[21] ),
        .\dividend0_reg[22]_0 (\dividend0_reg_n_2_[22] ),
        .\dividend0_reg[23]_0 (\dividend0_reg_n_2_[23] ),
        .\dividend0_reg[24]_0 (\dividend0_reg_n_2_[24] ),
        .\dividend0_reg[25]_0 (\dividend0_reg_n_2_[25] ),
        .\dividend0_reg[26]_0 (\dividend0_reg_n_2_[26] ),
        .\dividend0_reg[27]_0 (\dividend0_reg_n_2_[27] ),
        .\dividend0_reg[28]_0 (\dividend0_reg_n_2_[28] ),
        .\dividend0_reg[29]_0 (\dividend0_reg_n_2_[29] ),
        .\dividend0_reg[2]_0 (\dividend0_reg_n_2_[2] ),
        .\dividend0_reg[30]_0 (\dividend0_reg_n_2_[30] ),
        .\dividend0_reg[3]_0 (\dividend0_reg_n_2_[3] ),
        .\dividend0_reg[4]_0 (\dividend0_reg_n_2_[4] ),
        .\dividend0_reg[5]_0 (\dividend0_reg_n_2_[5] ),
        .\dividend0_reg[6]_0 (\dividend0_reg_n_2_[6] ),
        .\dividend0_reg[7]_0 (\dividend0_reg_n_2_[7] ),
        .\dividend0_reg[8]_0 (\dividend0_reg_n_2_[8] ),
        .\dividend0_reg[9]_0 (\dividend0_reg_n_2_[9] ),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[0]_1 (\dividend_tmp_reg[0]_0 ),
        .\dividend_tmp_reg[0]_2 (\dividend_tmp_reg[0]_1 ),
        .\dividend_tmp_reg[0]_3 (\dividend_tmp_reg[0]_2 ),
        .dividend_u0(dividend_u0),
        .p_1_in(p_1_in),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[0]_2 (\r_stage_reg[0]_1 ),
        .\r_stage_reg[0]_3 (\r_stage_reg[0]_2 ),
        .\r_stage_reg[0]_4 (\r_stage_reg[0]_3 ),
        .\r_stage_reg[0]_5 (\r_stage_reg[0]_4 ),
        .\r_stage_reg[0]_6 (\r_stage_reg[0]_5 ),
        .\r_stage_reg[0]_7 (\r_stage_reg[0]_6 ),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ),
        .r_stage_reg_r_14_0(r_stage_reg_r_14));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \remd_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \remd_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \remd_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[32] ),
        .D(guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36),
        .Q(dout[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[32] ),
        .Q(E),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq
   (\r_stage_reg[0]_0 ,
    r_stage_reg_r_14_0,
    \r_stage_reg[32]_0 ,
    S,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    \r_stage_reg[0]_3 ,
    \r_stage_reg[0]_4 ,
    \r_stage_reg[0]_5 ,
    \r_stage_reg[0]_6 ,
    \r_stage_reg[0]_7 ,
    O56,
    ap_rst_n_inv,
    E,
    ap_clk,
    p_1_in,
    \dividend_tmp_reg[0]_0 ,
    \dividend_tmp_reg[0]_1 ,
    \dividend_tmp_reg[0]_2 ,
    \dividend_tmp_reg[0]_3 ,
    cal_tmp_carry__5_0,
    cal_tmp_carry__5_1,
    cal_tmp_carry__5_2,
    cal_tmp_carry__5_3,
    cal_tmp_carry__4_0,
    cal_tmp_carry__4_1,
    cal_tmp_carry__4_2,
    cal_tmp_carry__4_3,
    cal_tmp_carry__3_0,
    cal_tmp_carry__3_1,
    cal_tmp_carry__3_2,
    cal_tmp_carry__3_3,
    cal_tmp_carry__2_0,
    cal_tmp_carry__2_1,
    cal_tmp_carry__1_0,
    cal_tmp_carry__1_1,
    cal_tmp_carry__0_0,
    cal_tmp_carry__0_1,
    cal_tmp_carry__0_2,
    cal_tmp_carry_0,
    cal_tmp_carry_1,
    D,
    dividend_u0,
    \dividend0_reg[1]_0 ,
    \dividend0_reg[2]_0 ,
    \dividend0_reg[3]_0 ,
    \dividend0_reg[4]_0 ,
    \dividend0_reg[5]_0 ,
    \dividend0_reg[6]_0 ,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 ,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[16]_0 ,
    \dividend0_reg[17]_0 ,
    \dividend0_reg[18]_0 ,
    \dividend0_reg[19]_0 ,
    \dividend0_reg[20]_0 ,
    \dividend0_reg[21]_0 ,
    \dividend0_reg[22]_0 ,
    \dividend0_reg[23]_0 ,
    \dividend0_reg[24]_0 ,
    \dividend0_reg[25]_0 ,
    \dividend0_reg[26]_0 ,
    \dividend0_reg[27]_0 ,
    \dividend0_reg[28]_0 ,
    \dividend0_reg[29]_0 ,
    \dividend0_reg[30]_0 );
  output \r_stage_reg[0]_0 ;
  output r_stage_reg_r_14_0;
  output [0:0]\r_stage_reg[32]_0 ;
  output [3:0]S;
  output [3:0]\r_stage_reg[0]_1 ;
  output [3:0]\r_stage_reg[0]_2 ;
  output [3:0]\r_stage_reg[0]_3 ;
  output [1:0]\r_stage_reg[0]_4 ;
  output [1:0]\r_stage_reg[0]_5 ;
  output [2:0]\r_stage_reg[0]_6 ;
  output [1:0]\r_stage_reg[0]_7 ;
  output [15:0]O56;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input p_1_in;
  input \dividend_tmp_reg[0]_0 ;
  input \dividend_tmp_reg[0]_1 ;
  input \dividend_tmp_reg[0]_2 ;
  input \dividend_tmp_reg[0]_3 ;
  input cal_tmp_carry__5_0;
  input cal_tmp_carry__5_1;
  input cal_tmp_carry__5_2;
  input cal_tmp_carry__5_3;
  input cal_tmp_carry__4_0;
  input cal_tmp_carry__4_1;
  input cal_tmp_carry__4_2;
  input cal_tmp_carry__4_3;
  input cal_tmp_carry__3_0;
  input cal_tmp_carry__3_1;
  input cal_tmp_carry__3_2;
  input cal_tmp_carry__3_3;
  input cal_tmp_carry__2_0;
  input cal_tmp_carry__2_1;
  input cal_tmp_carry__1_0;
  input cal_tmp_carry__1_1;
  input cal_tmp_carry__0_0;
  input cal_tmp_carry__0_1;
  input cal_tmp_carry__0_2;
  input cal_tmp_carry_0;
  input cal_tmp_carry_1;
  input [0:0]D;
  input [30:0]dividend_u0;
  input \dividend0_reg[1]_0 ;
  input \dividend0_reg[2]_0 ;
  input \dividend0_reg[3]_0 ;
  input \dividend0_reg[4]_0 ;
  input \dividend0_reg[5]_0 ;
  input \dividend0_reg[6]_0 ;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[16]_0 ;
  input \dividend0_reg[17]_0 ;
  input \dividend0_reg[18]_0 ;
  input \dividend0_reg[19]_0 ;
  input \dividend0_reg[20]_0 ;
  input \dividend0_reg[21]_0 ;
  input \dividend0_reg[22]_0 ;
  input \dividend0_reg[23]_0 ;
  input \dividend0_reg[24]_0 ;
  input \dividend0_reg[25]_0 ;
  input \dividend0_reg[26]_0 ;
  input \dividend0_reg[27]_0 ;
  input \dividend0_reg[28]_0 ;
  input \dividend0_reg[29]_0 ;
  input \dividend0_reg[30]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [15:0]O56;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry_0;
  wire cal_tmp_carry_1;
  wire cal_tmp_carry__0_0;
  wire cal_tmp_carry__0_1;
  wire cal_tmp_carry__0_2;
  wire cal_tmp_carry__0_i_2_n_2;
  wire cal_tmp_carry__0_i_3_n_2;
  wire cal_tmp_carry__0_i_4_n_2;
  wire cal_tmp_carry__0_i_5_n_2;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_0;
  wire cal_tmp_carry__1_1;
  wire cal_tmp_carry__1_i_3_n_2;
  wire cal_tmp_carry__1_i_4_n_2;
  wire cal_tmp_carry__1_i_5_n_2;
  wire cal_tmp_carry__1_i_6_n_2;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_0;
  wire cal_tmp_carry__2_1;
  wire cal_tmp_carry__2_i_3_n_2;
  wire cal_tmp_carry__2_i_4_n_2;
  wire cal_tmp_carry__2_i_5_n_2;
  wire cal_tmp_carry__2_i_6_n_2;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_0;
  wire cal_tmp_carry__3_1;
  wire cal_tmp_carry__3_2;
  wire cal_tmp_carry__3_3;
  wire cal_tmp_carry__3_i_1_n_2;
  wire cal_tmp_carry__3_i_2_n_2;
  wire cal_tmp_carry__3_i_3_n_2;
  wire cal_tmp_carry__3_i_4_n_2;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_0;
  wire cal_tmp_carry__4_1;
  wire cal_tmp_carry__4_2;
  wire cal_tmp_carry__4_3;
  wire cal_tmp_carry__4_i_1_n_2;
  wire cal_tmp_carry__4_i_2_n_2;
  wire cal_tmp_carry__4_i_3_n_2;
  wire cal_tmp_carry__4_i_4_n_2;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_0;
  wire cal_tmp_carry__5_1;
  wire cal_tmp_carry__5_2;
  wire cal_tmp_carry__5_3;
  wire cal_tmp_carry__5_i_1_n_2;
  wire cal_tmp_carry__5_i_2_n_2;
  wire cal_tmp_carry__5_i_3_n_2;
  wire cal_tmp_carry__5_i_4_n_2;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_i_1__0_n_2;
  wire cal_tmp_carry__6_i_2_n_2;
  wire cal_tmp_carry__6_i_3_n_2;
  wire cal_tmp_carry__6_i_4_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry_i_2_n_2;
  wire cal_tmp_carry_i_3_n_2;
  wire cal_tmp_carry_i_4_n_2;
  wire cal_tmp_carry_i_5_n_2;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[16]_0 ;
  wire \dividend0_reg[17]_0 ;
  wire \dividend0_reg[18]_0 ;
  wire \dividend0_reg[19]_0 ;
  wire \dividend0_reg[1]_0 ;
  wire \dividend0_reg[20]_0 ;
  wire \dividend0_reg[21]_0 ;
  wire \dividend0_reg[22]_0 ;
  wire \dividend0_reg[23]_0 ;
  wire \dividend0_reg[24]_0 ;
  wire \dividend0_reg[25]_0 ;
  wire \dividend0_reg[26]_0 ;
  wire \dividend0_reg[27]_0 ;
  wire \dividend0_reg[28]_0 ;
  wire \dividend0_reg[29]_0 ;
  wire \dividend0_reg[2]_0 ;
  wire \dividend0_reg[30]_0 ;
  wire \dividend0_reg[3]_0 ;
  wire \dividend0_reg[4]_0 ;
  wire \dividend0_reg[5]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire \dividend0_reg_n_2_[0] ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[17] ;
  wire \dividend0_reg_n_2_[18] ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[1] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[22] ;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend0_reg_n_2_[24] ;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend0_reg_n_2_[27] ;
  wire \dividend0_reg_n_2_[28] ;
  wire \dividend0_reg_n_2_[29] ;
  wire \dividend0_reg_n_2_[2] ;
  wire \dividend0_reg_n_2_[30] ;
  wire \dividend0_reg_n_2_[31] ;
  wire \dividend0_reg_n_2_[3] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_2 ;
  wire \dividend_tmp[11]_i_1_n_2 ;
  wire \dividend_tmp[12]_i_1_n_2 ;
  wire \dividend_tmp[13]_i_1_n_2 ;
  wire \dividend_tmp[14]_i_1_n_2 ;
  wire \dividend_tmp[15]_i_1_n_2 ;
  wire \dividend_tmp[16]_i_1_n_2 ;
  wire \dividend_tmp[17]_i_1_n_2 ;
  wire \dividend_tmp[18]_i_1_n_2 ;
  wire \dividend_tmp[19]_i_1_n_2 ;
  wire \dividend_tmp[1]_i_1_n_2 ;
  wire \dividend_tmp[20]_i_1_n_2 ;
  wire \dividend_tmp[21]_i_1_n_2 ;
  wire \dividend_tmp[22]_i_1_n_2 ;
  wire \dividend_tmp[23]_i_1_n_2 ;
  wire \dividend_tmp[24]_i_1_n_2 ;
  wire \dividend_tmp[25]_i_1_n_2 ;
  wire \dividend_tmp[26]_i_1_n_2 ;
  wire \dividend_tmp[27]_i_1_n_2 ;
  wire \dividend_tmp[28]_i_1_n_2 ;
  wire \dividend_tmp[29]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1_n_2 ;
  wire \dividend_tmp[30]_i_1_n_2 ;
  wire \dividend_tmp[31]_i_1_n_2 ;
  wire \dividend_tmp[3]_i_1_n_2 ;
  wire \dividend_tmp[4]_i_1_n_2 ;
  wire \dividend_tmp[5]_i_1_n_2 ;
  wire \dividend_tmp[6]_i_1_n_2 ;
  wire \dividend_tmp[7]_i_1_n_2 ;
  wire \dividend_tmp[8]_i_1_n_2 ;
  wire \dividend_tmp[9]_i_1_n_2 ;
  wire \dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[0]_1 ;
  wire \dividend_tmp_reg[0]_2 ;
  wire \dividend_tmp_reg[0]_3 ;
  wire [31:1]dividend_u;
  wire [30:0]dividend_u0;
  wire p_0_in;
  wire p_1_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[0]_0 ;
  wire [3:0]\r_stage_reg[0]_1 ;
  wire [3:0]\r_stage_reg[0]_2 ;
  wire [3:0]\r_stage_reg[0]_3 ;
  wire [1:0]\r_stage_reg[0]_4 ;
  wire [1:0]\r_stage_reg[0]_5 ;
  wire [2:0]\r_stage_reg[0]_6 ;
  wire [1:0]\r_stage_reg[0]_7 ;
  wire \r_stage_reg[0]_rep_n_2 ;
  wire \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2 ;
  wire \r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_2;
  wire r_stage_reg_r_0_n_2;
  wire r_stage_reg_r_10_n_2;
  wire r_stage_reg_r_11_n_2;
  wire r_stage_reg_r_12_n_2;
  wire r_stage_reg_r_13_n_2;
  wire r_stage_reg_r_14_0;
  wire r_stage_reg_r_15_n_2;
  wire r_stage_reg_r_16_n_2;
  wire r_stage_reg_r_17_n_2;
  wire r_stage_reg_r_18_n_2;
  wire r_stage_reg_r_19_n_2;
  wire r_stage_reg_r_1_n_2;
  wire r_stage_reg_r_20_n_2;
  wire r_stage_reg_r_21_n_2;
  wire r_stage_reg_r_22_n_2;
  wire r_stage_reg_r_23_n_2;
  wire r_stage_reg_r_24_n_2;
  wire r_stage_reg_r_25_n_2;
  wire r_stage_reg_r_26_n_2;
  wire r_stage_reg_r_27_n_2;
  wire r_stage_reg_r_28_n_2;
  wire r_stage_reg_r_29_n_2;
  wire r_stage_reg_r_2_n_2;
  wire r_stage_reg_r_3_n_2;
  wire r_stage_reg_r_4_n_2;
  wire r_stage_reg_r_5_n_2;
  wire r_stage_reg_r_6_n_2;
  wire r_stage_reg_r_7_n_2;
  wire r_stage_reg_r_8_n_2;
  wire r_stage_reg_r_9_n_2;
  wire r_stage_reg_r_n_2;
  wire \remd[11]_i_2_n_2 ;
  wire \remd[11]_i_3_n_2 ;
  wire \remd[11]_i_4_n_2 ;
  wire \remd[11]_i_5_n_2 ;
  wire \remd[15]_i_2_n_2 ;
  wire \remd[15]_i_3_n_2 ;
  wire \remd[15]_i_4_n_2 ;
  wire \remd[15]_i_5_n_2 ;
  wire \remd[3]_i_2_n_2 ;
  wire \remd[3]_i_3_n_2 ;
  wire \remd[3]_i_4_n_2 ;
  wire \remd[3]_i_5_n_2 ;
  wire \remd[7]_i_2_n_2 ;
  wire \remd[7]_i_3_n_2 ;
  wire \remd[7]_i_4_n_2 ;
  wire \remd[7]_i_5_n_2 ;
  wire \remd_reg[11]_i_1_n_2 ;
  wire \remd_reg[11]_i_1_n_3 ;
  wire \remd_reg[11]_i_1_n_4 ;
  wire \remd_reg[11]_i_1_n_5 ;
  wire \remd_reg[15]_i_1_n_3 ;
  wire \remd_reg[15]_i_1_n_4 ;
  wire \remd_reg[15]_i_1_n_5 ;
  wire \remd_reg[3]_i_1_n_2 ;
  wire \remd_reg[3]_i_1_n_3 ;
  wire \remd_reg[3]_i_1_n_4 ;
  wire \remd_reg[3]_i_1_n_5 ;
  wire \remd_reg[7]_i_1_n_2 ;
  wire \remd_reg[7]_i_1_n_3 ;
  wire \remd_reg[7]_i_1_n_4 ;
  wire \remd_reg[7]_i_1_n_5 ;
  wire [30:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[16]_i_1_n_2 ;
  wire \remd_tmp[17]_i_1_n_2 ;
  wire \remd_tmp[18]_i_1_n_2 ;
  wire \remd_tmp[19]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[20]_i_1_n_2 ;
  wire \remd_tmp[21]_i_1_n_2 ;
  wire \remd_tmp[22]_i_1_n_2 ;
  wire \remd_tmp[23]_i_1_n_2 ;
  wire \remd_tmp[24]_i_1_n_2 ;
  wire \remd_tmp[25]_i_1_n_2 ;
  wire \remd_tmp[26]_i_1_n_2 ;
  wire \remd_tmp[27]_i_1_n_2 ;
  wire \remd_tmp[28]_i_1_n_2 ;
  wire \remd_tmp[29]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[30]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [14:1]remd_tmp_mux;
  wire sign0;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ;
  wire [3:3]\NLW_remd_reg[15]_i_1_CO_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b1,remd_tmp_mux[1],1'b1,1'b1}),
        .O({cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .S({cal_tmp_carry_i_2_n_2,cal_tmp_carry_i_3_n_2,cal_tmp_carry_i_4_n_2,cal_tmp_carry_i_5_n_2}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,remd_tmp_mux[5],1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .S({cal_tmp_carry__0_i_2_n_2,cal_tmp_carry__0_i_3_n_2,cal_tmp_carry__0_i_4_n_2,cal_tmp_carry__0_i_5_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[6]),
        .O(cal_tmp_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__0_0),
        .O(\r_stage_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[4]),
        .O(cal_tmp_carry__0_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__0_1),
        .O(\r_stage_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[3]),
        .O(cal_tmp_carry__0_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__0_2),
        .O(\r_stage_reg[0]_6 [0]));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({remd_tmp_mux[10:9],1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .S({cal_tmp_carry__1_i_3_n_2,cal_tmp_carry__1_i_4_n_2,cal_tmp_carry__1_i_5_n_2,cal_tmp_carry__1_i_6_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__1_0),
        .O(\r_stage_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[7]),
        .O(cal_tmp_carry__1_i_6_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__1_1),
        .O(\r_stage_reg[0]_5 [0]));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CO({cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({remd_tmp_mux[14],1'b1,remd_tmp_mux[12],1'b1}),
        .O({cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .S({cal_tmp_carry__2_i_3_n_2,cal_tmp_carry__2_i_4_n_2,cal_tmp_carry__2_i_5_n_2,cal_tmp_carry__2_i_6_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__2_0),
        .O(\r_stage_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_5
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry__2_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_6_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__2_1),
        .O(\r_stage_reg[0]_4 [0]));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_2),
        .CO({cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9}),
        .S({cal_tmp_carry__3_i_1_n_2,cal_tmp_carry__3_i_2_n_2,cal_tmp_carry__3_i_3_n_2,cal_tmp_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__3_0),
        .O(\r_stage_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__3_1),
        .O(\r_stage_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__3_2),
        .O(\r_stage_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__3_3),
        .O(\r_stage_reg[0]_3 [0]));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_2),
        .CO({cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9}),
        .S({cal_tmp_carry__4_i_1_n_2,cal_tmp_carry__4_i_2_n_2,cal_tmp_carry__4_i_3_n_2,cal_tmp_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__4_0),
        .O(\r_stage_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__4_1),
        .O(\r_stage_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__4_2),
        .O(\r_stage_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__4_3),
        .O(\r_stage_reg[0]_2 [0]));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_2),
        .CO({cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9}),
        .S({cal_tmp_carry__5_i_1_n_2,cal_tmp_carry__5_i_2_n_2,cal_tmp_carry__5_i_3_n_2,cal_tmp_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__5_0),
        .O(\r_stage_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__5_1),
        .O(\r_stage_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__5_2),
        .O(\r_stage_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry__5_3),
        .O(\r_stage_reg[0]_1 [0]));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_2),
        .CO({p_2_out,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9}),
        .S({cal_tmp_carry__6_i_1__0_n_2,cal_tmp_carry__6_i_2_n_2,cal_tmp_carry__6_i_3_n_2,cal_tmp_carry__6_i_4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__0
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_1 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_2 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_3 ),
        .O(S[0]));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[2]),
        .O(cal_tmp_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry_0),
        .O(\r_stage_reg[0]_7 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .O(cal_tmp_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(remd_tmp[0]),
        .O(cal_tmp_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(cal_tmp_carry_1),
        .O(\r_stage_reg[0]_7 [0]));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg[0]_rep_n_2 ),
        .I1(dividend_tmp[31]),
        .I2(\dividend0_reg_n_2_[31] ),
        .O(cal_tmp_carry_i_5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[10]_i_1__1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg[10]_0 ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[11]_i_1__1 
       (.I0(dividend_u0[10]),
        .I1(p_1_in),
        .I2(\dividend0_reg[11]_0 ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[12]_i_1__1 
       (.I0(dividend_u0[11]),
        .I1(p_1_in),
        .I2(\dividend0_reg[12]_0 ),
        .O(dividend_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[13]_i_1__1 
       (.I0(dividend_u0[12]),
        .I1(p_1_in),
        .I2(\dividend0_reg[13]_0 ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[14]_i_1__1 
       (.I0(dividend_u0[13]),
        .I1(p_1_in),
        .I2(\dividend0_reg[14]_0 ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[15]_i_1__1 
       (.I0(dividend_u0[14]),
        .I1(p_1_in),
        .I2(\dividend0_reg[15]_0 ),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[16]_i_1__1 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg[16]_0 ),
        .O(dividend_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[17]_i_1 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg[17]_0 ),
        .O(dividend_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[18]_i_1 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg[18]_0 ),
        .O(dividend_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[19]_i_1 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg[19]_0 ),
        .O(dividend_u[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[1]_i_1 
       (.I0(dividend_u0[0]),
        .I1(p_1_in),
        .I2(\dividend0_reg[1]_0 ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[20]_i_1 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg[20]_0 ),
        .O(dividend_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[21]_i_1 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg[21]_0 ),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[22]_i_1 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg[22]_0 ),
        .O(dividend_u[22]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[23]_i_1 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg[23]_0 ),
        .O(dividend_u[23]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[24]_i_1 
       (.I0(dividend_u0[23]),
        .I1(p_1_in),
        .I2(\dividend0_reg[24]_0 ),
        .O(dividend_u[24]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[25]_i_1 
       (.I0(dividend_u0[24]),
        .I1(p_1_in),
        .I2(\dividend0_reg[25]_0 ),
        .O(dividend_u[25]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[26]_i_1 
       (.I0(dividend_u0[25]),
        .I1(p_1_in),
        .I2(\dividend0_reg[26]_0 ),
        .O(dividend_u[26]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[27]_i_1 
       (.I0(dividend_u0[26]),
        .I1(p_1_in),
        .I2(\dividend0_reg[27]_0 ),
        .O(dividend_u[27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[28]_i_1 
       (.I0(dividend_u0[27]),
        .I1(p_1_in),
        .I2(\dividend0_reg[28]_0 ),
        .O(dividend_u[28]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[29]_i_1 
       (.I0(dividend_u0[28]),
        .I1(p_1_in),
        .I2(\dividend0_reg[29]_0 ),
        .O(dividend_u[29]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[2]_i_1 
       (.I0(dividend_u0[1]),
        .I1(p_1_in),
        .I2(\dividend0_reg[2]_0 ),
        .O(dividend_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[30]_i_1 
       (.I0(dividend_u0[29]),
        .I1(p_1_in),
        .I2(\dividend0_reg[30]_0 ),
        .O(dividend_u[30]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[31]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[30]),
        .O(dividend_u[31]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[3]_i_1 
       (.I0(dividend_u0[2]),
        .I1(p_1_in),
        .I2(\dividend0_reg[3]_0 ),
        .O(dividend_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[4]_i_1 
       (.I0(dividend_u0[3]),
        .I1(p_1_in),
        .I2(\dividend0_reg[4]_0 ),
        .O(dividend_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1__1 
       (.I0(dividend_u0[4]),
        .I1(p_1_in),
        .I2(\dividend0_reg[5]_0 ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1__1 
       (.I0(dividend_u0[5]),
        .I1(p_1_in),
        .I2(\dividend0_reg[6]_0 ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1__1 
       (.I0(dividend_u0[6]),
        .I1(p_1_in),
        .I2(\dividend0_reg[7]_0 ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1__1 
       (.I0(dividend_u0[7]),
        .I1(p_1_in),
        .I2(\dividend0_reg[8]_0 ),
        .O(dividend_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1__1 
       (.I0(dividend_u0[8]),
        .I1(p_1_in),
        .I2(\dividend0_reg[9]_0 ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\dividend0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[17]),
        .Q(\dividend0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[18]),
        .Q(\dividend0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[19]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[1]),
        .Q(\dividend0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[20]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[21]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[22]),
        .Q(\dividend0_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[23]),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[24]),
        .Q(\dividend0_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[25]),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[26]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[27]),
        .Q(\dividend0_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[28]),
        .Q(\dividend0_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[29]),
        .Q(\dividend0_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[2]),
        .Q(\dividend0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[30]),
        .Q(\dividend0_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[31]),
        .Q(\dividend0_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[3]),
        .Q(\dividend0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[4]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_2_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_2_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_2_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_2_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_2_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_2_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_2_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_2_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_2_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_2_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_2_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_2_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_2_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_2_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_2_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_2_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_2_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_2_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_2_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_2_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[30]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_2_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_2_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_2_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_2_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_2_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_2_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_2_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_2_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .O(\dividend_tmp[9]_i_1_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_2 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_2 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_2 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_2 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_2 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_2 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_2 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_2 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_2 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_2 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_2 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_2 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_2 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_2 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_2 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_2 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_2 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_2 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_2 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_2 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_2 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_2 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_2 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_2 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_2 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_2 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_2 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_2 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_2 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_2 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_2 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\srem_32ns_17ns_16_36_seq_1_U12/guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\srem_32ns_17ns_16_36_seq_1_U12/guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[0]_rep_n_2 ),
        .Q(\r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2 ),
        .Q(\r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2 ),
        .I1(r_stage_reg_r_29_n_2),
        .O(r_stage_reg_gate_n_2));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_2),
        .Q(r_stage_reg_r_0_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_2),
        .Q(r_stage_reg_r_1_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_2),
        .Q(r_stage_reg_r_10_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_2),
        .Q(r_stage_reg_r_11_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_2),
        .Q(r_stage_reg_r_12_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_2),
        .Q(r_stage_reg_r_13_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_2),
        .Q(r_stage_reg_r_14_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_0),
        .Q(r_stage_reg_r_15_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_2),
        .Q(r_stage_reg_r_16_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_2),
        .Q(r_stage_reg_r_17_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_2),
        .Q(r_stage_reg_r_18_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_2),
        .Q(r_stage_reg_r_19_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_2),
        .Q(r_stage_reg_r_2_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_2),
        .Q(r_stage_reg_r_20_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_2),
        .Q(r_stage_reg_r_21_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_2),
        .Q(r_stage_reg_r_22_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_2),
        .Q(r_stage_reg_r_23_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_2),
        .Q(r_stage_reg_r_24_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_2),
        .Q(r_stage_reg_r_25_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_2),
        .Q(r_stage_reg_r_26_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_2),
        .Q(r_stage_reg_r_27_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_2),
        .Q(r_stage_reg_r_28_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_2),
        .Q(r_stage_reg_r_29_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_2),
        .Q(r_stage_reg_r_3_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_2),
        .Q(r_stage_reg_r_4_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_2),
        .Q(r_stage_reg_r_5_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_2),
        .Q(r_stage_reg_r_6_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_2),
        .Q(r_stage_reg_r_7_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_2),
        .Q(r_stage_reg_r_8_n_2),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_2),
        .Q(r_stage_reg_r_9_n_2),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_2 
       (.I0(sign0),
        .I1(remd_tmp[11]),
        .O(\remd[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_3 
       (.I0(sign0),
        .I1(remd_tmp[10]),
        .O(\remd[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_4 
       (.I0(sign0),
        .I1(remd_tmp[9]),
        .O(\remd[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_5 
       (.I0(sign0),
        .I1(remd_tmp[8]),
        .O(\remd[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_2 
       (.I0(sign0),
        .I1(remd_tmp[15]),
        .O(\remd[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_3 
       (.I0(sign0),
        .I1(remd_tmp[14]),
        .O(\remd[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_4 
       (.I0(sign0),
        .I1(remd_tmp[13]),
        .O(\remd[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_5 
       (.I0(sign0),
        .I1(remd_tmp[12]),
        .O(\remd[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_2 
       (.I0(sign0),
        .I1(remd_tmp[3]),
        .O(\remd[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_3 
       (.I0(sign0),
        .I1(remd_tmp[2]),
        .O(\remd[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_4 
       (.I0(sign0),
        .I1(remd_tmp[1]),
        .O(\remd[3]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \remd[3]_i_5 
       (.I0(remd_tmp[0]),
        .O(\remd[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_2 
       (.I0(sign0),
        .I1(remd_tmp[7]),
        .O(\remd[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_3 
       (.I0(sign0),
        .I1(remd_tmp[6]),
        .O(\remd[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_4 
       (.I0(sign0),
        .I1(remd_tmp[5]),
        .O(\remd[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_5 
       (.I0(sign0),
        .I1(remd_tmp[4]),
        .O(\remd[7]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[11]_i_1 
       (.CI(\remd_reg[7]_i_1_n_2 ),
        .CO({\remd_reg[11]_i_1_n_2 ,\remd_reg[11]_i_1_n_3 ,\remd_reg[11]_i_1_n_4 ,\remd_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O56[11:8]),
        .S({\remd[11]_i_2_n_2 ,\remd[11]_i_3_n_2 ,\remd[11]_i_4_n_2 ,\remd[11]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[15]_i_1 
       (.CI(\remd_reg[11]_i_1_n_2 ),
        .CO({\NLW_remd_reg[15]_i_1_CO_UNCONNECTED [3],\remd_reg[15]_i_1_n_3 ,\remd_reg[15]_i_1_n_4 ,\remd_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O56[15:12]),
        .S({\remd[15]_i_2_n_2 ,\remd[15]_i_3_n_2 ,\remd[15]_i_4_n_2 ,\remd[15]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\remd_reg[3]_i_1_n_2 ,\remd_reg[3]_i_1_n_3 ,\remd_reg[3]_i_1_n_4 ,\remd_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sign0}),
        .O(O56[3:0]),
        .S({\remd[3]_i_2_n_2 ,\remd[3]_i_3_n_2 ,\remd[3]_i_4_n_2 ,\remd[3]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[7]_i_1 
       (.CI(\remd_reg[3]_i_1_n_2 ),
        .CO({\remd_reg[7]_i_1_n_2 ,\remd_reg[7]_i_1_n_3 ,\remd_reg[7]_i_1_n_4 ,\remd_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O56[7:4]),
        .S({\remd[7]_i_2_n_2 ,\remd[7]_i_3_n_2 ,\remd[7]_i_4_n_2 ,\remd[7]_i_5_n_2 }));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg[0]_rep_n_2 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_9),
        .O(\remd_tmp[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_2 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_2 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_2 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_2 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_2 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_2 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_2 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_2 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_2 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_2 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_2 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_2 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_2 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_2 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_2 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  FDRE \sign0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in),
        .Q(sign0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_32_36_seq_1
   (\remd_tmp_reg[2] ,
    \remd_tmp_reg[3] ,
    \remd_tmp_reg[4] ,
    \remd_tmp_reg[6] ,
    \remd_tmp_reg[7] ,
    \remd_tmp_reg[8] ,
    \remd_tmp_reg[11] ,
    \remd_tmp_reg[13] ,
    \remd_tmp_reg[15] ,
    \remd_tmp_reg[16] ,
    \remd_tmp_reg[17] ,
    \remd_tmp_reg[18] ,
    \remd_tmp_reg[19] ,
    \remd_tmp_reg[20] ,
    \remd_tmp_reg[21] ,
    \remd_tmp_reg[22] ,
    \remd_tmp_reg[23] ,
    \remd_tmp_reg[24] ,
    \remd_tmp_reg[25] ,
    \remd_tmp_reg[26] ,
    \remd_tmp_reg[27] ,
    \remd_tmp_reg[28] ,
    \remd_tmp_reg[29] ,
    \remd_tmp_reg[30] ,
    \remd_tmp_reg[0] ,
    \remd_reg[31]_0 ,
    E,
    ap_clk,
    \remd_tmp_reg[3]_0 ,
    \remd_tmp_reg[7]_0 ,
    \remd_tmp_reg[11]_0 ,
    \remd_tmp_reg[15]_0 ,
    \remd_tmp_reg[19]_0 ,
    \remd_tmp_reg[23]_0 ,
    \dividend_tmp_reg[0] ,
    S,
    \remd_tmp_reg[31] ,
    Q,
    \remd_reg[0]_0 );
  output \remd_tmp_reg[2] ;
  output \remd_tmp_reg[3] ;
  output \remd_tmp_reg[4] ;
  output \remd_tmp_reg[6] ;
  output \remd_tmp_reg[7] ;
  output \remd_tmp_reg[8] ;
  output \remd_tmp_reg[11] ;
  output \remd_tmp_reg[13] ;
  output \remd_tmp_reg[15] ;
  output \remd_tmp_reg[16] ;
  output \remd_tmp_reg[17] ;
  output \remd_tmp_reg[18] ;
  output \remd_tmp_reg[19] ;
  output \remd_tmp_reg[20] ;
  output \remd_tmp_reg[21] ;
  output \remd_tmp_reg[22] ;
  output \remd_tmp_reg[23] ;
  output \remd_tmp_reg[24] ;
  output \remd_tmp_reg[25] ;
  output \remd_tmp_reg[26] ;
  output \remd_tmp_reg[27] ;
  output \remd_tmp_reg[28] ;
  output \remd_tmp_reg[29] ;
  output \remd_tmp_reg[30] ;
  output \remd_tmp_reg[0] ;
  output [31:0]\remd_reg[31]_0 ;
  input [0:0]E;
  input ap_clk;
  input [1:0]\remd_tmp_reg[3]_0 ;
  input [2:0]\remd_tmp_reg[7]_0 ;
  input [1:0]\remd_tmp_reg[11]_0 ;
  input [1:0]\remd_tmp_reg[15]_0 ;
  input [3:0]\remd_tmp_reg[19]_0 ;
  input [3:0]\remd_tmp_reg[23]_0 ;
  input [3:0]\dividend_tmp_reg[0] ;
  input [3:0]S;
  input \remd_tmp_reg[31] ;
  input [31:0]Q;
  input [0:0]\remd_reg[0]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire \dividend0[12]_i_3__2_n_2 ;
  wire \dividend0[12]_i_4__2_n_2 ;
  wire \dividend0[12]_i_5__2_n_2 ;
  wire \dividend0[12]_i_6__2_n_2 ;
  wire \dividend0[16]_i_3__2_n_2 ;
  wire \dividend0[16]_i_4__2_n_2 ;
  wire \dividend0[16]_i_5__2_n_2 ;
  wire \dividend0[16]_i_6__2_n_2 ;
  wire \dividend0[20]_i_3__0_n_2 ;
  wire \dividend0[20]_i_4__0_n_2 ;
  wire \dividend0[20]_i_5__0_n_2 ;
  wire \dividend0[20]_i_6__0_n_2 ;
  wire \dividend0[24]_i_3__0_n_2 ;
  wire \dividend0[24]_i_4__0_n_2 ;
  wire \dividend0[24]_i_5__0_n_2 ;
  wire \dividend0[24]_i_6__0_n_2 ;
  wire \dividend0[28]_i_3__0_n_2 ;
  wire \dividend0[28]_i_4__0_n_2 ;
  wire \dividend0[28]_i_5__0_n_2 ;
  wire \dividend0[28]_i_6__0_n_2 ;
  wire \dividend0[31]_i_3__0_n_2 ;
  wire \dividend0[31]_i_4__0_n_2 ;
  wire \dividend0[31]_i_5__0_n_2 ;
  wire \dividend0[4]_i_3__0_n_2 ;
  wire \dividend0[4]_i_4__0_n_2 ;
  wire \dividend0[4]_i_5__0_n_2 ;
  wire \dividend0[4]_i_6__0_n_2 ;
  wire \dividend0[4]_i_7__0_n_2 ;
  wire \dividend0[8]_i_3__2_n_2 ;
  wire \dividend0[8]_i_4__2_n_2 ;
  wire \dividend0[8]_i_5__2_n_2 ;
  wire \dividend0[8]_i_6__2_n_2 ;
  wire \dividend0_reg[12]_i_1_n_2 ;
  wire \dividend0_reg[12]_i_1_n_3 ;
  wire \dividend0_reg[12]_i_1_n_4 ;
  wire \dividend0_reg[12]_i_1_n_5 ;
  wire \dividend0_reg[12]_i_2__2_n_2 ;
  wire \dividend0_reg[12]_i_2__2_n_3 ;
  wire \dividend0_reg[12]_i_2__2_n_4 ;
  wire \dividend0_reg[12]_i_2__2_n_5 ;
  wire \dividend0_reg[16]_i_1_n_2 ;
  wire \dividend0_reg[16]_i_1_n_3 ;
  wire \dividend0_reg[16]_i_1_n_4 ;
  wire \dividend0_reg[16]_i_1_n_5 ;
  wire \dividend0_reg[16]_i_2__2_n_2 ;
  wire \dividend0_reg[16]_i_2__2_n_3 ;
  wire \dividend0_reg[16]_i_2__2_n_4 ;
  wire \dividend0_reg[16]_i_2__2_n_5 ;
  wire \dividend0_reg[20]_i_1_n_2 ;
  wire \dividend0_reg[20]_i_1_n_3 ;
  wire \dividend0_reg[20]_i_1_n_4 ;
  wire \dividend0_reg[20]_i_1_n_5 ;
  wire \dividend0_reg[20]_i_2__0_n_2 ;
  wire \dividend0_reg[20]_i_2__0_n_3 ;
  wire \dividend0_reg[20]_i_2__0_n_4 ;
  wire \dividend0_reg[20]_i_2__0_n_5 ;
  wire \dividend0_reg[24]_i_1_n_2 ;
  wire \dividend0_reg[24]_i_1_n_3 ;
  wire \dividend0_reg[24]_i_1_n_4 ;
  wire \dividend0_reg[24]_i_1_n_5 ;
  wire \dividend0_reg[24]_i_2__0_n_2 ;
  wire \dividend0_reg[24]_i_2__0_n_3 ;
  wire \dividend0_reg[24]_i_2__0_n_4 ;
  wire \dividend0_reg[24]_i_2__0_n_5 ;
  wire \dividend0_reg[28]_i_1_n_2 ;
  wire \dividend0_reg[28]_i_1_n_3 ;
  wire \dividend0_reg[28]_i_1_n_4 ;
  wire \dividend0_reg[28]_i_1_n_5 ;
  wire \dividend0_reg[28]_i_2__0_n_2 ;
  wire \dividend0_reg[28]_i_2__0_n_3 ;
  wire \dividend0_reg[28]_i_2__0_n_4 ;
  wire \dividend0_reg[28]_i_2__0_n_5 ;
  wire \dividend0_reg[31]_i_1__0_n_4 ;
  wire \dividend0_reg[31]_i_1__0_n_5 ;
  wire \dividend0_reg[31]_i_2__0_n_4 ;
  wire \dividend0_reg[31]_i_2__0_n_5 ;
  wire \dividend0_reg[4]_i_1_n_2 ;
  wire \dividend0_reg[4]_i_1_n_3 ;
  wire \dividend0_reg[4]_i_1_n_4 ;
  wire \dividend0_reg[4]_i_1_n_5 ;
  wire \dividend0_reg[4]_i_2__0_n_2 ;
  wire \dividend0_reg[4]_i_2__0_n_3 ;
  wire \dividend0_reg[4]_i_2__0_n_4 ;
  wire \dividend0_reg[4]_i_2__0_n_5 ;
  wire \dividend0_reg[8]_i_1_n_2 ;
  wire \dividend0_reg[8]_i_1_n_3 ;
  wire \dividend0_reg[8]_i_1_n_4 ;
  wire \dividend0_reg[8]_i_1_n_5 ;
  wire \dividend0_reg[8]_i_2__2_n_2 ;
  wire \dividend0_reg[8]_i_2__2_n_3 ;
  wire \dividend0_reg[8]_i_2__2_n_4 ;
  wire \dividend0_reg[8]_i_2__2_n_5 ;
  wire \dividend0_reg_n_2_[0] ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[17] ;
  wire \dividend0_reg_n_2_[18] ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[1] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[22] ;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend0_reg_n_2_[24] ;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend0_reg_n_2_[27] ;
  wire \dividend0_reg_n_2_[28] ;
  wire \dividend0_reg_n_2_[29] ;
  wire \dividend0_reg_n_2_[2] ;
  wire \dividend0_reg_n_2_[30] ;
  wire \dividend0_reg_n_2_[3] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire [31:1]dividend_u0;
  wire [31:0]grp_fu_929_p0;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8;
  wire guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9;
  wire p_1_in;
  wire [0:0]\remd_reg[0]_0 ;
  wire [31:0]\remd_reg[31]_0 ;
  wire \remd_tmp_reg[0] ;
  wire \remd_tmp_reg[11] ;
  wire [1:0]\remd_tmp_reg[11]_0 ;
  wire \remd_tmp_reg[13] ;
  wire \remd_tmp_reg[15] ;
  wire [1:0]\remd_tmp_reg[15]_0 ;
  wire \remd_tmp_reg[16] ;
  wire \remd_tmp_reg[17] ;
  wire \remd_tmp_reg[18] ;
  wire \remd_tmp_reg[19] ;
  wire [3:0]\remd_tmp_reg[19]_0 ;
  wire \remd_tmp_reg[20] ;
  wire \remd_tmp_reg[21] ;
  wire \remd_tmp_reg[22] ;
  wire \remd_tmp_reg[23] ;
  wire [3:0]\remd_tmp_reg[23]_0 ;
  wire \remd_tmp_reg[24] ;
  wire \remd_tmp_reg[25] ;
  wire \remd_tmp_reg[26] ;
  wire \remd_tmp_reg[27] ;
  wire \remd_tmp_reg[28] ;
  wire \remd_tmp_reg[29] ;
  wire \remd_tmp_reg[2] ;
  wire \remd_tmp_reg[30] ;
  wire \remd_tmp_reg[31] ;
  wire \remd_tmp_reg[3] ;
  wire [1:0]\remd_tmp_reg[3]_0 ;
  wire \remd_tmp_reg[4] ;
  wire \remd_tmp_reg[6] ;
  wire \remd_tmp_reg[7] ;
  wire [2:0]\remd_tmp_reg[7]_0 ;
  wire \remd_tmp_reg[8] ;
  wire [3:2]\NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_dividend0_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_2__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[0]_i_1 
       (.I0(Q[0]),
        .O(grp_fu_929_p0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_3__2 
       (.I0(\dividend0_reg_n_2_[12] ),
        .O(\dividend0[12]_i_3__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_4__2 
       (.I0(\dividend0_reg_n_2_[11] ),
        .O(\dividend0[12]_i_4__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_5__2 
       (.I0(\dividend0_reg_n_2_[10] ),
        .O(\dividend0[12]_i_5__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_6__2 
       (.I0(\dividend0_reg_n_2_[9] ),
        .O(\dividend0[12]_i_6__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_3__2 
       (.I0(\dividend0_reg_n_2_[16] ),
        .O(\dividend0[16]_i_3__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_4__2 
       (.I0(\dividend0_reg_n_2_[15] ),
        .O(\dividend0[16]_i_4__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_5__2 
       (.I0(\dividend0_reg_n_2_[14] ),
        .O(\dividend0[16]_i_5__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_6__2 
       (.I0(\dividend0_reg_n_2_[13] ),
        .O(\dividend0[16]_i_6__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_3__0 
       (.I0(\dividend0_reg_n_2_[20] ),
        .O(\dividend0[20]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_4__0 
       (.I0(\dividend0_reg_n_2_[19] ),
        .O(\dividend0[20]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_5__0 
       (.I0(\dividend0_reg_n_2_[18] ),
        .O(\dividend0[20]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_6__0 
       (.I0(\dividend0_reg_n_2_[17] ),
        .O(\dividend0[20]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_3__0 
       (.I0(\dividend0_reg_n_2_[24] ),
        .O(\dividend0[24]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_4__0 
       (.I0(\dividend0_reg_n_2_[23] ),
        .O(\dividend0[24]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_5__0 
       (.I0(\dividend0_reg_n_2_[22] ),
        .O(\dividend0[24]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[24]_i_6__0 
       (.I0(\dividend0_reg_n_2_[21] ),
        .O(\dividend0[24]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_3__0 
       (.I0(\dividend0_reg_n_2_[28] ),
        .O(\dividend0[28]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_4__0 
       (.I0(\dividend0_reg_n_2_[27] ),
        .O(\dividend0[28]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_5__0 
       (.I0(\dividend0_reg_n_2_[26] ),
        .O(\dividend0[28]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[28]_i_6__0 
       (.I0(\dividend0_reg_n_2_[25] ),
        .O(\dividend0[28]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_3__0 
       (.I0(p_1_in),
        .O(\dividend0[31]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_4__0 
       (.I0(\dividend0_reg_n_2_[30] ),
        .O(\dividend0[31]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[31]_i_5__0 
       (.I0(\dividend0_reg_n_2_[29] ),
        .O(\dividend0[31]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_3__0 
       (.I0(\dividend0_reg_n_2_[0] ),
        .O(\dividend0[4]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_4__0 
       (.I0(\dividend0_reg_n_2_[4] ),
        .O(\dividend0[4]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_5__0 
       (.I0(\dividend0_reg_n_2_[3] ),
        .O(\dividend0[4]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_6__0 
       (.I0(\dividend0_reg_n_2_[2] ),
        .O(\dividend0[4]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_7__0 
       (.I0(\dividend0_reg_n_2_[1] ),
        .O(\dividend0[4]_i_7__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3__2 
       (.I0(\dividend0_reg_n_2_[8] ),
        .O(\dividend0[8]_i_3__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4__2 
       (.I0(\dividend0_reg_n_2_[7] ),
        .O(\dividend0[8]_i_4__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5__2 
       (.I0(\dividend0_reg_n_2_[6] ),
        .O(\dividend0[8]_i_5__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6__2 
       (.I0(\dividend0_reg_n_2_[5] ),
        .O(\dividend0[8]_i_6__2_n_2 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[0]),
        .Q(\dividend0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_1 
       (.CI(\dividend0_reg[8]_i_1_n_2 ),
        .CO({\dividend0_reg[12]_i_1_n_2 ,\dividend0_reg[12]_i_1_n_3 ,\dividend0_reg[12]_i_1_n_4 ,\dividend0_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[12:9]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_2__2 
       (.CI(\dividend0_reg[8]_i_2__2_n_2 ),
        .CO({\dividend0_reg[12]_i_2__2_n_2 ,\dividend0_reg[12]_i_2__2_n_3 ,\dividend0_reg[12]_i_2__2_n_4 ,\dividend0_reg[12]_i_2__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\dividend0[12]_i_3__2_n_2 ,\dividend0[12]_i_4__2_n_2 ,\dividend0[12]_i_5__2_n_2 ,\dividend0[12]_i_6__2_n_2 }));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_1 
       (.CI(\dividend0_reg[12]_i_1_n_2 ),
        .CO({\dividend0_reg[16]_i_1_n_2 ,\dividend0_reg[16]_i_1_n_3 ,\dividend0_reg[16]_i_1_n_4 ,\dividend0_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[16:13]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_2__2 
       (.CI(\dividend0_reg[12]_i_2__2_n_2 ),
        .CO({\dividend0_reg[16]_i_2__2_n_2 ,\dividend0_reg[16]_i_2__2_n_3 ,\dividend0_reg[16]_i_2__2_n_4 ,\dividend0_reg[16]_i_2__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend0[16]_i_3__2_n_2 ,\dividend0[16]_i_4__2_n_2 ,\dividend0[16]_i_5__2_n_2 ,\dividend0[16]_i_6__2_n_2 }));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[17]),
        .Q(\dividend0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[18]),
        .Q(\dividend0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[19]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[1]),
        .Q(\dividend0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[20]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[20]_i_1 
       (.CI(\dividend0_reg[16]_i_1_n_2 ),
        .CO({\dividend0_reg[20]_i_1_n_2 ,\dividend0_reg[20]_i_1_n_3 ,\dividend0_reg[20]_i_1_n_4 ,\dividend0_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[20:17]),
        .S(Q[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[20]_i_2__0 
       (.CI(\dividend0_reg[16]_i_2__2_n_2 ),
        .CO({\dividend0_reg[20]_i_2__0_n_2 ,\dividend0_reg[20]_i_2__0_n_3 ,\dividend0_reg[20]_i_2__0_n_4 ,\dividend0_reg[20]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\dividend0[20]_i_3__0_n_2 ,\dividend0[20]_i_4__0_n_2 ,\dividend0[20]_i_5__0_n_2 ,\dividend0[20]_i_6__0_n_2 }));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[21]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[22]),
        .Q(\dividend0_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[23]),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[24]),
        .Q(\dividend0_reg_n_2_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[24]_i_1 
       (.CI(\dividend0_reg[20]_i_1_n_2 ),
        .CO({\dividend0_reg[24]_i_1_n_2 ,\dividend0_reg[24]_i_1_n_3 ,\dividend0_reg[24]_i_1_n_4 ,\dividend0_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[24:21]),
        .S(Q[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[24]_i_2__0 
       (.CI(\dividend0_reg[20]_i_2__0_n_2 ),
        .CO({\dividend0_reg[24]_i_2__0_n_2 ,\dividend0_reg[24]_i_2__0_n_3 ,\dividend0_reg[24]_i_2__0_n_4 ,\dividend0_reg[24]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[24:21]),
        .S({\dividend0[24]_i_3__0_n_2 ,\dividend0[24]_i_4__0_n_2 ,\dividend0[24]_i_5__0_n_2 ,\dividend0[24]_i_6__0_n_2 }));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[25]),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[26]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[27]),
        .Q(\dividend0_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[28]),
        .Q(\dividend0_reg_n_2_[28] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[28]_i_1 
       (.CI(\dividend0_reg[24]_i_1_n_2 ),
        .CO({\dividend0_reg[28]_i_1_n_2 ,\dividend0_reg[28]_i_1_n_3 ,\dividend0_reg[28]_i_1_n_4 ,\dividend0_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[28:25]),
        .S(Q[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[28]_i_2__0 
       (.CI(\dividend0_reg[24]_i_2__0_n_2 ),
        .CO({\dividend0_reg[28]_i_2__0_n_2 ,\dividend0_reg[28]_i_2__0_n_3 ,\dividend0_reg[28]_i_2__0_n_4 ,\dividend0_reg[28]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[28:25]),
        .S({\dividend0[28]_i_3__0_n_2 ,\dividend0[28]_i_4__0_n_2 ,\dividend0[28]_i_5__0_n_2 ,\dividend0[28]_i_6__0_n_2 }));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[29]),
        .Q(\dividend0_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[2]),
        .Q(\dividend0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[30]),
        .Q(\dividend0_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[31]),
        .Q(p_1_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[31]_i_1__0 
       (.CI(\dividend0_reg[28]_i_1_n_2 ),
        .CO({\NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\dividend0_reg[31]_i_1__0_n_4 ,\dividend0_reg[31]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED [3],grp_fu_929_p0[31:29]}),
        .S({1'b0,Q[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[31]_i_2__0 
       (.CI(\dividend0_reg[28]_i_2__0_n_2 ),
        .CO({\NLW_dividend0_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\dividend0_reg[31]_i_2__0_n_4 ,\dividend0_reg[31]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_2__0_O_UNCONNECTED [3],dividend_u0[31:29]}),
        .S({1'b0,\dividend0[31]_i_3__0_n_2 ,\dividend0[31]_i_4__0_n_2 ,\dividend0[31]_i_5__0_n_2 }));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[3]),
        .Q(\dividend0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[4]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_1_n_2 ,\dividend0_reg[4]_i_1_n_3 ,\dividend0_reg[4]_i_1_n_4 ,\dividend0_reg[4]_i_1_n_5 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[4:1]),
        .S(Q[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_2__0_n_2 ,\dividend0_reg[4]_i_2__0_n_3 ,\dividend0_reg[4]_i_2__0_n_4 ,\dividend0_reg[4]_i_2__0_n_5 }),
        .CYINIT(\dividend0[4]_i_3__0_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\dividend0[4]_i_4__0_n_2 ,\dividend0[4]_i_5__0_n_2 ,\dividend0[4]_i_6__0_n_2 ,\dividend0[4]_i_7__0_n_2 }));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[8]_i_1 
       (.CI(\dividend0_reg[4]_i_1_n_2 ),
        .CO({\dividend0_reg[8]_i_1_n_2 ,\dividend0_reg[8]_i_1_n_3 ,\dividend0_reg[8]_i_1_n_4 ,\dividend0_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_929_p0[8:5]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[8]_i_2__2 
       (.CI(\dividend0_reg[4]_i_2__0_n_2 ),
        .CO({\dividend0_reg[8]_i_2__2_n_2 ,\dividend0_reg[8]_i_2__2_n_3 ,\dividend0_reg[8]_i_2__2_n_4 ,\dividend0_reg[8]_i_2__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_3__2_n_2 ,\dividend0[8]_i_4__2_n_2 ,\dividend0[8]_i_5__2_n_2 ,\dividend0[8]_i_6__2_n_2 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_929_p0[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u
       (.D({guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32,guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33}),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .\dividend0_reg[0]_0 (\dividend0_reg_n_2_[0] ),
        .\dividend0_reg[10]_0 (\dividend0_reg_n_2_[10] ),
        .\dividend0_reg[11]_0 (\dividend0_reg_n_2_[11] ),
        .\dividend0_reg[12]_0 (\dividend0_reg_n_2_[12] ),
        .\dividend0_reg[13]_0 (\dividend0_reg_n_2_[13] ),
        .\dividend0_reg[14]_0 (\dividend0_reg_n_2_[14] ),
        .\dividend0_reg[15]_0 (\dividend0_reg_n_2_[15] ),
        .\dividend0_reg[16]_0 (\dividend0_reg_n_2_[16] ),
        .\dividend0_reg[17]_0 (\dividend0_reg_n_2_[17] ),
        .\dividend0_reg[18]_0 (\dividend0_reg_n_2_[18] ),
        .\dividend0_reg[19]_0 (\dividend0_reg_n_2_[19] ),
        .\dividend0_reg[1]_0 (\dividend0_reg_n_2_[1] ),
        .\dividend0_reg[20]_0 (\dividend0_reg_n_2_[20] ),
        .\dividend0_reg[21]_0 (\dividend0_reg_n_2_[21] ),
        .\dividend0_reg[22]_0 (\dividend0_reg_n_2_[22] ),
        .\dividend0_reg[23]_0 (\dividend0_reg_n_2_[23] ),
        .\dividend0_reg[24]_0 (\dividend0_reg_n_2_[24] ),
        .\dividend0_reg[25]_0 (\dividend0_reg_n_2_[25] ),
        .\dividend0_reg[26]_0 (\dividend0_reg_n_2_[26] ),
        .\dividend0_reg[27]_0 (\dividend0_reg_n_2_[27] ),
        .\dividend0_reg[28]_0 (\dividend0_reg_n_2_[28] ),
        .\dividend0_reg[29]_0 (\dividend0_reg_n_2_[29] ),
        .\dividend0_reg[2]_0 (\dividend0_reg_n_2_[2] ),
        .\dividend0_reg[30]_0 (\dividend0_reg_n_2_[30] ),
        .\dividend0_reg[3]_0 (\dividend0_reg_n_2_[3] ),
        .\dividend0_reg[4]_0 (\dividend0_reg_n_2_[4] ),
        .\dividend0_reg[5]_0 (\dividend0_reg_n_2_[5] ),
        .\dividend0_reg[6]_0 (\dividend0_reg_n_2_[6] ),
        .\dividend0_reg[7]_0 (\dividend0_reg_n_2_[7] ),
        .\dividend0_reg[8]_0 (\dividend0_reg_n_2_[8] ),
        .\dividend0_reg[9]_0 (\dividend0_reg_n_2_[9] ),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .dividend_u0(dividend_u0),
        .p_1_in(p_1_in),
        .\remd_tmp_reg[0]_0 (\remd_tmp_reg[0] ),
        .\remd_tmp_reg[11]_0 (\remd_tmp_reg[11] ),
        .\remd_tmp_reg[11]_1 (\remd_tmp_reg[11]_0 ),
        .\remd_tmp_reg[13]_0 (\remd_tmp_reg[13] ),
        .\remd_tmp_reg[15]_0 (\remd_tmp_reg[15] ),
        .\remd_tmp_reg[15]_1 (\remd_tmp_reg[15]_0 ),
        .\remd_tmp_reg[16]_0 (\remd_tmp_reg[16] ),
        .\remd_tmp_reg[17]_0 (\remd_tmp_reg[17] ),
        .\remd_tmp_reg[18]_0 (\remd_tmp_reg[18] ),
        .\remd_tmp_reg[19]_0 (\remd_tmp_reg[19] ),
        .\remd_tmp_reg[19]_1 (\remd_tmp_reg[19]_0 ),
        .\remd_tmp_reg[20]_0 (\remd_tmp_reg[20] ),
        .\remd_tmp_reg[21]_0 (\remd_tmp_reg[21] ),
        .\remd_tmp_reg[22]_0 (\remd_tmp_reg[22] ),
        .\remd_tmp_reg[23]_0 (\remd_tmp_reg[23] ),
        .\remd_tmp_reg[23]_1 (\remd_tmp_reg[23]_0 ),
        .\remd_tmp_reg[24]_0 (\remd_tmp_reg[24] ),
        .\remd_tmp_reg[25]_0 (\remd_tmp_reg[25] ),
        .\remd_tmp_reg[26]_0 (\remd_tmp_reg[26] ),
        .\remd_tmp_reg[27]_0 (\remd_tmp_reg[27] ),
        .\remd_tmp_reg[28]_0 (\remd_tmp_reg[28] ),
        .\remd_tmp_reg[29]_0 (\remd_tmp_reg[29] ),
        .\remd_tmp_reg[2]_0 (\remd_tmp_reg[2] ),
        .\remd_tmp_reg[30]_0 (\remd_tmp_reg[30] ),
        .\remd_tmp_reg[31]_0 (\remd_tmp_reg[31] ),
        .\remd_tmp_reg[3]_0 (\remd_tmp_reg[3] ),
        .\remd_tmp_reg[3]_1 (\remd_tmp_reg[3]_0 ),
        .\remd_tmp_reg[4]_0 (\remd_tmp_reg[4] ),
        .\remd_tmp_reg[6]_0 (\remd_tmp_reg[6] ),
        .\remd_tmp_reg[7]_0 (\remd_tmp_reg[7] ),
        .\remd_tmp_reg[7]_1 (\remd_tmp_reg[7]_0 ),
        .\remd_tmp_reg[8]_0 (\remd_tmp_reg[8] ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33),
        .Q(\remd_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23),
        .Q(\remd_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22),
        .Q(\remd_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21),
        .Q(\remd_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \remd_reg[13] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20),
        .Q(\remd_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \remd_reg[14] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19),
        .Q(\remd_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \remd_reg[15] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18),
        .Q(\remd_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \remd_reg[16] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17),
        .Q(\remd_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \remd_reg[17] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16),
        .Q(\remd_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \remd_reg[18] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15),
        .Q(\remd_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \remd_reg[19] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14),
        .Q(\remd_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32),
        .Q(\remd_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[20] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13),
        .Q(\remd_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \remd_reg[21] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12),
        .Q(\remd_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \remd_reg[22] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11),
        .Q(\remd_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \remd_reg[23] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10),
        .Q(\remd_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \remd_reg[24] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9),
        .Q(\remd_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \remd_reg[25] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8),
        .Q(\remd_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \remd_reg[26] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7),
        .Q(\remd_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \remd_reg[27] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6),
        .Q(\remd_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \remd_reg[28] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5),
        .Q(\remd_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \remd_reg[29] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4),
        .Q(\remd_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31),
        .Q(\remd_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[30] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3),
        .Q(\remd_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \remd_reg[31] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2),
        .Q(\remd_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30),
        .Q(\remd_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29),
        .Q(\remd_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28),
        .Q(\remd_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27),
        .Q(\remd_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26),
        .Q(\remd_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25),
        .Q(\remd_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(\remd_reg[0]_0 ),
        .D(guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24),
        .Q(\remd_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq
   (D,
    \remd_tmp_reg[2]_0 ,
    \remd_tmp_reg[3]_0 ,
    \remd_tmp_reg[4]_0 ,
    \remd_tmp_reg[6]_0 ,
    \remd_tmp_reg[7]_0 ,
    \remd_tmp_reg[8]_0 ,
    \remd_tmp_reg[11]_0 ,
    \remd_tmp_reg[13]_0 ,
    \remd_tmp_reg[15]_0 ,
    \remd_tmp_reg[16]_0 ,
    \remd_tmp_reg[17]_0 ,
    \remd_tmp_reg[18]_0 ,
    \remd_tmp_reg[19]_0 ,
    \remd_tmp_reg[20]_0 ,
    \remd_tmp_reg[21]_0 ,
    \remd_tmp_reg[22]_0 ,
    \remd_tmp_reg[23]_0 ,
    \remd_tmp_reg[24]_0 ,
    \remd_tmp_reg[25]_0 ,
    \remd_tmp_reg[26]_0 ,
    \remd_tmp_reg[27]_0 ,
    \remd_tmp_reg[28]_0 ,
    \remd_tmp_reg[29]_0 ,
    \remd_tmp_reg[30]_0 ,
    \remd_tmp_reg[0]_0 ,
    E,
    p_1_in,
    ap_clk,
    \remd_tmp_reg[3]_1 ,
    \remd_tmp_reg[7]_1 ,
    \remd_tmp_reg[11]_1 ,
    \remd_tmp_reg[15]_1 ,
    \remd_tmp_reg[19]_1 ,
    \remd_tmp_reg[23]_1 ,
    \dividend_tmp_reg[0]_0 ,
    S,
    \remd_tmp_reg[31]_0 ,
    \dividend0_reg[0]_0 ,
    dividend_u0,
    \dividend0_reg[1]_0 ,
    \dividend0_reg[2]_0 ,
    \dividend0_reg[3]_0 ,
    \dividend0_reg[4]_0 ,
    \dividend0_reg[5]_0 ,
    \dividend0_reg[6]_0 ,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 ,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[16]_0 ,
    \dividend0_reg[17]_0 ,
    \dividend0_reg[18]_0 ,
    \dividend0_reg[19]_0 ,
    \dividend0_reg[20]_0 ,
    \dividend0_reg[21]_0 ,
    \dividend0_reg[22]_0 ,
    \dividend0_reg[23]_0 ,
    \dividend0_reg[24]_0 ,
    \dividend0_reg[25]_0 ,
    \dividend0_reg[26]_0 ,
    \dividend0_reg[27]_0 ,
    \dividend0_reg[28]_0 ,
    \dividend0_reg[29]_0 ,
    \dividend0_reg[30]_0 );
  output [31:0]D;
  output \remd_tmp_reg[2]_0 ;
  output \remd_tmp_reg[3]_0 ;
  output \remd_tmp_reg[4]_0 ;
  output \remd_tmp_reg[6]_0 ;
  output \remd_tmp_reg[7]_0 ;
  output \remd_tmp_reg[8]_0 ;
  output \remd_tmp_reg[11]_0 ;
  output \remd_tmp_reg[13]_0 ;
  output \remd_tmp_reg[15]_0 ;
  output \remd_tmp_reg[16]_0 ;
  output \remd_tmp_reg[17]_0 ;
  output \remd_tmp_reg[18]_0 ;
  output \remd_tmp_reg[19]_0 ;
  output \remd_tmp_reg[20]_0 ;
  output \remd_tmp_reg[21]_0 ;
  output \remd_tmp_reg[22]_0 ;
  output \remd_tmp_reg[23]_0 ;
  output \remd_tmp_reg[24]_0 ;
  output \remd_tmp_reg[25]_0 ;
  output \remd_tmp_reg[26]_0 ;
  output \remd_tmp_reg[27]_0 ;
  output \remd_tmp_reg[28]_0 ;
  output \remd_tmp_reg[29]_0 ;
  output \remd_tmp_reg[30]_0 ;
  output \remd_tmp_reg[0]_0 ;
  input [0:0]E;
  input p_1_in;
  input ap_clk;
  input [1:0]\remd_tmp_reg[3]_1 ;
  input [2:0]\remd_tmp_reg[7]_1 ;
  input [1:0]\remd_tmp_reg[11]_1 ;
  input [1:0]\remd_tmp_reg[15]_1 ;
  input [3:0]\remd_tmp_reg[19]_1 ;
  input [3:0]\remd_tmp_reg[23]_1 ;
  input [3:0]\dividend_tmp_reg[0]_0 ;
  input [3:0]S;
  input \remd_tmp_reg[31]_0 ;
  input [0:0]\dividend0_reg[0]_0 ;
  input [30:0]dividend_u0;
  input \dividend0_reg[1]_0 ;
  input \dividend0_reg[2]_0 ;
  input \dividend0_reg[3]_0 ;
  input \dividend0_reg[4]_0 ;
  input \dividend0_reg[5]_0 ;
  input \dividend0_reg[6]_0 ;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[16]_0 ;
  input \dividend0_reg[17]_0 ;
  input \dividend0_reg[18]_0 ;
  input \dividend0_reg[19]_0 ;
  input \dividend0_reg[20]_0 ;
  input \dividend0_reg[21]_0 ;
  input \dividend0_reg[22]_0 ;
  input \dividend0_reg[23]_0 ;
  input \dividend0_reg[24]_0 ;
  input \dividend0_reg[25]_0 ;
  input \dividend0_reg[26]_0 ;
  input \dividend0_reg[27]_0 ;
  input \dividend0_reg[28]_0 ;
  input \dividend0_reg[29]_0 ;
  input \dividend0_reg[30]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire cal_tmp_carry__0_i_3_n_2;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_3_n_2;
  wire cal_tmp_carry__1_i_4_n_2;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_3_n_2;
  wire cal_tmp_carry__2_i_5_n_2;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry_i_3_n_2;
  wire cal_tmp_carry_i_5__0_n_2;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [0:0]\dividend0_reg[0]_0 ;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[16]_0 ;
  wire \dividend0_reg[17]_0 ;
  wire \dividend0_reg[18]_0 ;
  wire \dividend0_reg[19]_0 ;
  wire \dividend0_reg[1]_0 ;
  wire \dividend0_reg[20]_0 ;
  wire \dividend0_reg[21]_0 ;
  wire \dividend0_reg[22]_0 ;
  wire \dividend0_reg[23]_0 ;
  wire \dividend0_reg[24]_0 ;
  wire \dividend0_reg[25]_0 ;
  wire \dividend0_reg[26]_0 ;
  wire \dividend0_reg[27]_0 ;
  wire \dividend0_reg[28]_0 ;
  wire \dividend0_reg[29]_0 ;
  wire \dividend0_reg[2]_0 ;
  wire \dividend0_reg[30]_0 ;
  wire \dividend0_reg[3]_0 ;
  wire \dividend0_reg[4]_0 ;
  wire \dividend0_reg[5]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire \dividend0_reg_n_2_[0] ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[17] ;
  wire \dividend0_reg_n_2_[18] ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[1] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[22] ;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend0_reg_n_2_[24] ;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend0_reg_n_2_[27] ;
  wire \dividend0_reg_n_2_[28] ;
  wire \dividend0_reg_n_2_[29] ;
  wire \dividend0_reg_n_2_[2] ;
  wire \dividend0_reg_n_2_[30] ;
  wire \dividend0_reg_n_2_[31] ;
  wire \dividend0_reg_n_2_[3] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_2 ;
  wire \dividend_tmp[11]_i_1_n_2 ;
  wire \dividend_tmp[12]_i_1_n_2 ;
  wire \dividend_tmp[13]_i_1_n_2 ;
  wire \dividend_tmp[14]_i_1_n_2 ;
  wire \dividend_tmp[15]_i_1_n_2 ;
  wire \dividend_tmp[16]_i_1_n_2 ;
  wire \dividend_tmp[17]_i_1_n_2 ;
  wire \dividend_tmp[18]_i_1_n_2 ;
  wire \dividend_tmp[19]_i_1_n_2 ;
  wire \dividend_tmp[1]_i_1_n_2 ;
  wire \dividend_tmp[20]_i_1_n_2 ;
  wire \dividend_tmp[21]_i_1_n_2 ;
  wire \dividend_tmp[22]_i_1_n_2 ;
  wire \dividend_tmp[23]_i_1_n_2 ;
  wire \dividend_tmp[24]_i_1_n_2 ;
  wire \dividend_tmp[25]_i_1_n_2 ;
  wire \dividend_tmp[26]_i_1_n_2 ;
  wire \dividend_tmp[27]_i_1_n_2 ;
  wire \dividend_tmp[28]_i_1_n_2 ;
  wire \dividend_tmp[29]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1_n_2 ;
  wire \dividend_tmp[30]_i_1_n_2 ;
  wire \dividend_tmp[31]_i_1_n_2 ;
  wire \dividend_tmp[3]_i_1_n_2 ;
  wire \dividend_tmp[4]_i_1_n_2 ;
  wire \dividend_tmp[5]_i_1_n_2 ;
  wire \dividend_tmp[6]_i_1_n_2 ;
  wire \dividend_tmp[7]_i_1_n_2 ;
  wire \dividend_tmp[8]_i_1_n_2 ;
  wire \dividend_tmp[9]_i_1_n_2 ;
  wire [3:0]\dividend_tmp_reg[0]_0 ;
  wire [31:1]dividend_u;
  wire [30:0]dividend_u0;
  wire p_0_in;
  wire p_1_in;
  wire [0:0]p_2_out;
  wire \remd[11]_i_2__0_n_2 ;
  wire \remd[11]_i_3__0_n_2 ;
  wire \remd[11]_i_4__0_n_2 ;
  wire \remd[11]_i_5__0_n_2 ;
  wire \remd[15]_i_2__0_n_2 ;
  wire \remd[15]_i_3__0_n_2 ;
  wire \remd[15]_i_4__0_n_2 ;
  wire \remd[15]_i_5__0_n_2 ;
  wire \remd[19]_i_2_n_2 ;
  wire \remd[19]_i_3_n_2 ;
  wire \remd[19]_i_4_n_2 ;
  wire \remd[19]_i_5_n_2 ;
  wire \remd[23]_i_2_n_2 ;
  wire \remd[23]_i_3_n_2 ;
  wire \remd[23]_i_4_n_2 ;
  wire \remd[23]_i_5_n_2 ;
  wire \remd[27]_i_2_n_2 ;
  wire \remd[27]_i_3_n_2 ;
  wire \remd[27]_i_4_n_2 ;
  wire \remd[27]_i_5_n_2 ;
  wire \remd[31]_i_2_n_2 ;
  wire \remd[31]_i_3_n_2 ;
  wire \remd[31]_i_4_n_2 ;
  wire \remd[31]_i_5_n_2 ;
  wire \remd[3]_i_2__0_n_2 ;
  wire \remd[3]_i_3__0_n_2 ;
  wire \remd[3]_i_4__0_n_2 ;
  wire \remd[3]_i_5__0_n_2 ;
  wire \remd[7]_i_2__0_n_2 ;
  wire \remd[7]_i_3__0_n_2 ;
  wire \remd[7]_i_4__0_n_2 ;
  wire \remd[7]_i_5__0_n_2 ;
  wire \remd_reg[11]_i_1__0_n_2 ;
  wire \remd_reg[11]_i_1__0_n_3 ;
  wire \remd_reg[11]_i_1__0_n_4 ;
  wire \remd_reg[11]_i_1__0_n_5 ;
  wire \remd_reg[15]_i_1__0_n_2 ;
  wire \remd_reg[15]_i_1__0_n_3 ;
  wire \remd_reg[15]_i_1__0_n_4 ;
  wire \remd_reg[15]_i_1__0_n_5 ;
  wire \remd_reg[19]_i_1_n_2 ;
  wire \remd_reg[19]_i_1_n_3 ;
  wire \remd_reg[19]_i_1_n_4 ;
  wire \remd_reg[19]_i_1_n_5 ;
  wire \remd_reg[23]_i_1_n_2 ;
  wire \remd_reg[23]_i_1_n_3 ;
  wire \remd_reg[23]_i_1_n_4 ;
  wire \remd_reg[23]_i_1_n_5 ;
  wire \remd_reg[27]_i_1_n_2 ;
  wire \remd_reg[27]_i_1_n_3 ;
  wire \remd_reg[27]_i_1_n_4 ;
  wire \remd_reg[27]_i_1_n_5 ;
  wire \remd_reg[31]_i_1_n_3 ;
  wire \remd_reg[31]_i_1_n_4 ;
  wire \remd_reg[31]_i_1_n_5 ;
  wire \remd_reg[3]_i_1__0_n_2 ;
  wire \remd_reg[3]_i_1__0_n_3 ;
  wire \remd_reg[3]_i_1__0_n_4 ;
  wire \remd_reg[3]_i_1__0_n_5 ;
  wire \remd_reg[7]_i_1__0_n_2 ;
  wire \remd_reg[7]_i_1__0_n_3 ;
  wire \remd_reg[7]_i_1__0_n_4 ;
  wire \remd_reg[7]_i_1__0_n_5 ;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[16]_i_1_n_2 ;
  wire \remd_tmp[17]_i_1_n_2 ;
  wire \remd_tmp[18]_i_1_n_2 ;
  wire \remd_tmp[19]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[20]_i_1_n_2 ;
  wire \remd_tmp[21]_i_1_n_2 ;
  wire \remd_tmp[22]_i_1_n_2 ;
  wire \remd_tmp[23]_i_1_n_2 ;
  wire \remd_tmp[24]_i_1_n_2 ;
  wire \remd_tmp[25]_i_1_n_2 ;
  wire \remd_tmp[26]_i_1_n_2 ;
  wire \remd_tmp[27]_i_1_n_2 ;
  wire \remd_tmp[28]_i_1_n_2 ;
  wire \remd_tmp[29]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[30]_i_1_n_2 ;
  wire \remd_tmp[31]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [14:1]remd_tmp_mux;
  wire \remd_tmp_reg[0]_0 ;
  wire \remd_tmp_reg[11]_0 ;
  wire [1:0]\remd_tmp_reg[11]_1 ;
  wire \remd_tmp_reg[13]_0 ;
  wire \remd_tmp_reg[15]_0 ;
  wire [1:0]\remd_tmp_reg[15]_1 ;
  wire \remd_tmp_reg[16]_0 ;
  wire \remd_tmp_reg[17]_0 ;
  wire \remd_tmp_reg[18]_0 ;
  wire \remd_tmp_reg[19]_0 ;
  wire [3:0]\remd_tmp_reg[19]_1 ;
  wire \remd_tmp_reg[20]_0 ;
  wire \remd_tmp_reg[21]_0 ;
  wire \remd_tmp_reg[22]_0 ;
  wire \remd_tmp_reg[23]_0 ;
  wire [3:0]\remd_tmp_reg[23]_1 ;
  wire \remd_tmp_reg[24]_0 ;
  wire \remd_tmp_reg[25]_0 ;
  wire \remd_tmp_reg[26]_0 ;
  wire \remd_tmp_reg[27]_0 ;
  wire \remd_tmp_reg[28]_0 ;
  wire \remd_tmp_reg[29]_0 ;
  wire \remd_tmp_reg[2]_0 ;
  wire \remd_tmp_reg[30]_0 ;
  wire \remd_tmp_reg[31]_0 ;
  wire \remd_tmp_reg[3]_0 ;
  wire [1:0]\remd_tmp_reg[3]_1 ;
  wire \remd_tmp_reg[4]_0 ;
  wire \remd_tmp_reg[6]_0 ;
  wire \remd_tmp_reg[7]_0 ;
  wire [2:0]\remd_tmp_reg[7]_1 ;
  wire \remd_tmp_reg[8]_0 ;
  wire \remd_tmp_reg_n_2_[10] ;
  wire \remd_tmp_reg_n_2_[12] ;
  wire \remd_tmp_reg_n_2_[14] ;
  wire \remd_tmp_reg_n_2_[1] ;
  wire \remd_tmp_reg_n_2_[31] ;
  wire \remd_tmp_reg_n_2_[5] ;
  wire \remd_tmp_reg_n_2_[9] ;
  wire sign0;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire [3:3]\NLW_remd_reg[31]_i_1_CO_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b1,remd_tmp_mux[1],1'b1,1'b1}),
        .O({cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .S({\remd_tmp_reg[3]_1 [1],cal_tmp_carry_i_3_n_2,\remd_tmp_reg[3]_1 [0],cal_tmp_carry_i_5__0_n_2}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,remd_tmp_mux[5],1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .S({\remd_tmp_reg[7]_1 [2],cal_tmp_carry__0_i_3_n_2,\remd_tmp_reg[7]_1 [1:0]}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(\remd_tmp_reg_n_2_[5] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(\remd_tmp_reg_n_2_[5] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry__0_i_3_n_2));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({remd_tmp_mux[10:9],1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .S({cal_tmp_carry__1_i_3_n_2,cal_tmp_carry__1_i_4_n_2,\remd_tmp_reg[11]_1 }));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(\remd_tmp_reg_n_2_[10] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(\remd_tmp_reg_n_2_[9] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(\remd_tmp_reg_n_2_[10] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(\remd_tmp_reg_n_2_[9] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry__1_i_4_n_2));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CO({cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({remd_tmp_mux[14],1'b1,remd_tmp_mux[12],1'b1}),
        .O({cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .S({cal_tmp_carry__2_i_3_n_2,\remd_tmp_reg[15]_1 [1],cal_tmp_carry__2_i_5_n_2,\remd_tmp_reg[15]_1 [0]}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(\remd_tmp_reg_n_2_[14] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(\remd_tmp_reg_n_2_[12] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(\remd_tmp_reg_n_2_[14] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_5
       (.I0(\remd_tmp_reg_n_2_[12] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry__2_i_5_n_2));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_2),
        .CO({cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9}),
        .S(\remd_tmp_reg[19]_1 ));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_2),
        .CO({cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9}),
        .S(\remd_tmp_reg[23]_1 ));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_2),
        .CO({cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9}),
        .S(\dividend_tmp_reg[0]_0 ));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_2),
        .CO({p_2_out,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9}),
        .S(S));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(\remd_tmp_reg_n_2_[1] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(\remd_tmp_reg_n_2_[1] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .O(cal_tmp_carry_i_3_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_5__0
       (.I0(\remd_tmp_reg[31]_0 ),
        .I1(dividend_tmp[31]),
        .I2(\dividend0_reg_n_2_[31] ),
        .O(cal_tmp_carry_i_5__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[10]_i_1__2 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg[10]_0 ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[11]_i_1__2 
       (.I0(dividend_u0[10]),
        .I1(p_1_in),
        .I2(\dividend0_reg[11]_0 ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[12]_i_1__2 
       (.I0(dividend_u0[11]),
        .I1(p_1_in),
        .I2(\dividend0_reg[12]_0 ),
        .O(dividend_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[13]_i_1__2 
       (.I0(dividend_u0[12]),
        .I1(p_1_in),
        .I2(\dividend0_reg[13]_0 ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[14]_i_1__2 
       (.I0(dividend_u0[13]),
        .I1(p_1_in),
        .I2(\dividend0_reg[14]_0 ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[15]_i_1__2 
       (.I0(dividend_u0[14]),
        .I1(p_1_in),
        .I2(\dividend0_reg[15]_0 ),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[16]_i_1__2 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg[16]_0 ),
        .O(dividend_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[17]_i_1__0 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg[17]_0 ),
        .O(dividend_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[18]_i_1__0 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg[18]_0 ),
        .O(dividend_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[19]_i_1__0 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg[19]_0 ),
        .O(dividend_u[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[1]_i_1__0 
       (.I0(dividend_u0[0]),
        .I1(p_1_in),
        .I2(\dividend0_reg[1]_0 ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[20]_i_1__0 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg[20]_0 ),
        .O(dividend_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[21]_i_1__0 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg[21]_0 ),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[22]_i_1__0 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg[22]_0 ),
        .O(dividend_u[22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[23]_i_1__0 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg[23]_0 ),
        .O(dividend_u[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[24]_i_1__0 
       (.I0(dividend_u0[23]),
        .I1(p_1_in),
        .I2(\dividend0_reg[24]_0 ),
        .O(dividend_u[24]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[25]_i_1__0 
       (.I0(dividend_u0[24]),
        .I1(p_1_in),
        .I2(\dividend0_reg[25]_0 ),
        .O(dividend_u[25]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[26]_i_1__0 
       (.I0(dividend_u0[25]),
        .I1(p_1_in),
        .I2(\dividend0_reg[26]_0 ),
        .O(dividend_u[26]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[27]_i_1__0 
       (.I0(dividend_u0[26]),
        .I1(p_1_in),
        .I2(\dividend0_reg[27]_0 ),
        .O(dividend_u[27]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[28]_i_1__0 
       (.I0(dividend_u0[27]),
        .I1(p_1_in),
        .I2(\dividend0_reg[28]_0 ),
        .O(dividend_u[28]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[29]_i_1__0 
       (.I0(dividend_u0[28]),
        .I1(p_1_in),
        .I2(\dividend0_reg[29]_0 ),
        .O(dividend_u[29]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[2]_i_1__0 
       (.I0(dividend_u0[1]),
        .I1(p_1_in),
        .I2(\dividend0_reg[2]_0 ),
        .O(dividend_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[30]_i_1__0 
       (.I0(dividend_u0[29]),
        .I1(p_1_in),
        .I2(\dividend0_reg[30]_0 ),
        .O(dividend_u[30]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[31]_i_1__0 
       (.I0(p_1_in),
        .I1(dividend_u0[30]),
        .O(dividend_u[31]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[3]_i_1__0 
       (.I0(dividend_u0[2]),
        .I1(p_1_in),
        .I2(\dividend0_reg[3]_0 ),
        .O(dividend_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[4]_i_1__0 
       (.I0(dividend_u0[3]),
        .I1(p_1_in),
        .I2(\dividend0_reg[4]_0 ),
        .O(dividend_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1__2 
       (.I0(dividend_u0[4]),
        .I1(p_1_in),
        .I2(\dividend0_reg[5]_0 ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1__2 
       (.I0(dividend_u0[5]),
        .I1(p_1_in),
        .I2(\dividend0_reg[6]_0 ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1__2 
       (.I0(dividend_u0[6]),
        .I1(p_1_in),
        .I2(\dividend0_reg[7]_0 ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1__2 
       (.I0(dividend_u0[7]),
        .I1(p_1_in),
        .I2(\dividend0_reg[8]_0 ),
        .O(dividend_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1__2 
       (.I0(dividend_u0[8]),
        .I1(p_1_in),
        .I2(\dividend0_reg[9]_0 ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[0]_0 ),
        .Q(\dividend0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[17]),
        .Q(\dividend0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[18]),
        .Q(\dividend0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[19]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[1]),
        .Q(\dividend0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[20]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[21]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[22]),
        .Q(\dividend0_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[23]),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[24]),
        .Q(\dividend0_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[25]),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[26]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[27]),
        .Q(\dividend0_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[28]),
        .Q(\dividend0_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[29]),
        .Q(\dividend0_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[2]),
        .Q(\dividend0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[30]),
        .Q(\dividend0_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[31]),
        .Q(\dividend0_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[3]),
        .Q(\dividend0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[4]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_2_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_2_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_2_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_2_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_2_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_2_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_2_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_2_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_2_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_2_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_2_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_2_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_2_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_2_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_2_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_2_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_2_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_2_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_2_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_2_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_2_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[30]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_2_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_2_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_2_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_2_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_2_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_2_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_2_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_2_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\remd_tmp_reg[31]_0 ),
        .O(\dividend_tmp[9]_i_1_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_2 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_2 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_2 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_2 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_2 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_2 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_2 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_2 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_2 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_2 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_2 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_2 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_2 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_2 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_2 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_2 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_2 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_2 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_2 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_2 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_2 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_2 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_2 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_2 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_2 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_2 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_2 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_2 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_2 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_2 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_2 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_2__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[11]_0 ),
        .O(\remd[11]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_3__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[10] ),
        .O(\remd[11]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_4__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[9] ),
        .O(\remd[11]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[11]_i_5__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[8]_0 ),
        .O(\remd[11]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_2__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[15]_0 ),
        .O(\remd[15]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_3__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[14] ),
        .O(\remd[15]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_4__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[13]_0 ),
        .O(\remd[15]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[15]_i_5__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[12] ),
        .O(\remd[15]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[19]_i_2 
       (.I0(sign0),
        .I1(\remd_tmp_reg[19]_0 ),
        .O(\remd[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[19]_i_3 
       (.I0(sign0),
        .I1(\remd_tmp_reg[18]_0 ),
        .O(\remd[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[19]_i_4 
       (.I0(sign0),
        .I1(\remd_tmp_reg[17]_0 ),
        .O(\remd[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[19]_i_5 
       (.I0(sign0),
        .I1(\remd_tmp_reg[16]_0 ),
        .O(\remd[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[23]_i_2 
       (.I0(sign0),
        .I1(\remd_tmp_reg[23]_0 ),
        .O(\remd[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[23]_i_3 
       (.I0(sign0),
        .I1(\remd_tmp_reg[22]_0 ),
        .O(\remd[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[23]_i_4 
       (.I0(sign0),
        .I1(\remd_tmp_reg[21]_0 ),
        .O(\remd[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[23]_i_5 
       (.I0(sign0),
        .I1(\remd_tmp_reg[20]_0 ),
        .O(\remd[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[27]_i_2 
       (.I0(sign0),
        .I1(\remd_tmp_reg[27]_0 ),
        .O(\remd[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[27]_i_3 
       (.I0(sign0),
        .I1(\remd_tmp_reg[26]_0 ),
        .O(\remd[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[27]_i_4 
       (.I0(sign0),
        .I1(\remd_tmp_reg[25]_0 ),
        .O(\remd[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[27]_i_5 
       (.I0(sign0),
        .I1(\remd_tmp_reg[24]_0 ),
        .O(\remd[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[31]_i_2 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[31] ),
        .O(\remd[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[31]_i_3 
       (.I0(sign0),
        .I1(\remd_tmp_reg[30]_0 ),
        .O(\remd[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[31]_i_4 
       (.I0(sign0),
        .I1(\remd_tmp_reg[29]_0 ),
        .O(\remd[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[31]_i_5 
       (.I0(sign0),
        .I1(\remd_tmp_reg[28]_0 ),
        .O(\remd[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_2__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[3]_0 ),
        .O(\remd[3]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_3__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[2]_0 ),
        .O(\remd[3]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[3]_i_4__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[1] ),
        .O(\remd[3]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \remd[3]_i_5__0 
       (.I0(\remd_tmp_reg[0]_0 ),
        .O(\remd[3]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_2__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[7]_0 ),
        .O(\remd[7]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_3__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[6]_0 ),
        .O(\remd[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_4__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg_n_2_[5] ),
        .O(\remd[7]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \remd[7]_i_5__0 
       (.I0(sign0),
        .I1(\remd_tmp_reg[4]_0 ),
        .O(\remd[7]_i_5__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[11]_i_1__0 
       (.CI(\remd_reg[7]_i_1__0_n_2 ),
        .CO({\remd_reg[11]_i_1__0_n_2 ,\remd_reg[11]_i_1__0_n_3 ,\remd_reg[11]_i_1__0_n_4 ,\remd_reg[11]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S({\remd[11]_i_2__0_n_2 ,\remd[11]_i_3__0_n_2 ,\remd[11]_i_4__0_n_2 ,\remd[11]_i_5__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[15]_i_1__0 
       (.CI(\remd_reg[11]_i_1__0_n_2 ),
        .CO({\remd_reg[15]_i_1__0_n_2 ,\remd_reg[15]_i_1__0_n_3 ,\remd_reg[15]_i_1__0_n_4 ,\remd_reg[15]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S({\remd[15]_i_2__0_n_2 ,\remd[15]_i_3__0_n_2 ,\remd[15]_i_4__0_n_2 ,\remd[15]_i_5__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[19]_i_1 
       (.CI(\remd_reg[15]_i_1__0_n_2 ),
        .CO({\remd_reg[19]_i_1_n_2 ,\remd_reg[19]_i_1_n_3 ,\remd_reg[19]_i_1_n_4 ,\remd_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S({\remd[19]_i_2_n_2 ,\remd[19]_i_3_n_2 ,\remd[19]_i_4_n_2 ,\remd[19]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[23]_i_1 
       (.CI(\remd_reg[19]_i_1_n_2 ),
        .CO({\remd_reg[23]_i_1_n_2 ,\remd_reg[23]_i_1_n_3 ,\remd_reg[23]_i_1_n_4 ,\remd_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S({\remd[23]_i_2_n_2 ,\remd[23]_i_3_n_2 ,\remd[23]_i_4_n_2 ,\remd[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[27]_i_1 
       (.CI(\remd_reg[23]_i_1_n_2 ),
        .CO({\remd_reg[27]_i_1_n_2 ,\remd_reg[27]_i_1_n_3 ,\remd_reg[27]_i_1_n_4 ,\remd_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S({\remd[27]_i_2_n_2 ,\remd[27]_i_3_n_2 ,\remd[27]_i_4_n_2 ,\remd[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[31]_i_1 
       (.CI(\remd_reg[27]_i_1_n_2 ),
        .CO({\NLW_remd_reg[31]_i_1_CO_UNCONNECTED [3],\remd_reg[31]_i_1_n_3 ,\remd_reg[31]_i_1_n_4 ,\remd_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S({\remd[31]_i_2_n_2 ,\remd[31]_i_3_n_2 ,\remd[31]_i_4_n_2 ,\remd[31]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\remd_reg[3]_i_1__0_n_2 ,\remd_reg[3]_i_1__0_n_3 ,\remd_reg[3]_i_1__0_n_4 ,\remd_reg[3]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sign0}),
        .O(D[3:0]),
        .S({\remd[3]_i_2__0_n_2 ,\remd[3]_i_3__0_n_2 ,\remd[3]_i_4__0_n_2 ,\remd[3]_i_5__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \remd_reg[7]_i_1__0 
       (.CI(\remd_reg[3]_i_1__0_n_2 ),
        .CO({\remd_reg[7]_i_1__0_n_2 ,\remd_reg[7]_i_1__0_n_3 ,\remd_reg[7]_i_1__0_n_4 ,\remd_reg[7]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S({\remd[7]_i_2__0_n_2 ,\remd[7]_i_3__0_n_2 ,\remd[7]_i_4__0_n_2 ,\remd[7]_i_5__0_n_2 }));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\remd_tmp_reg[31]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_9),
        .O(\remd_tmp[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(\remd_tmp_reg_n_2_[9] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg_n_2_[10] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg[11]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg_n_2_[12] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg[13]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg_n_2_[14] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg[15]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg[16]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg[17]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg[18]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[0]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg[19]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg[20]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg[21]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg[22]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg[23]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg[24]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\remd_tmp_reg[25]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\remd_tmp_reg[26]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\remd_tmp_reg[27]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\remd_tmp_reg[28]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg_n_2_[1] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\remd_tmp_reg[29]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(\remd_tmp_reg[30]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[2]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[3]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[4]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg_n_2_[5] ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(\remd_tmp_reg[6]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[7]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg[8]_0 ),
        .I1(\remd_tmp_reg[31]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(\remd_tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(\remd_tmp_reg[11]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(\remd_tmp_reg[13]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(\remd_tmp_reg[15]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_2 ),
        .Q(\remd_tmp_reg[16]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_2 ),
        .Q(\remd_tmp_reg[17]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_2 ),
        .Q(\remd_tmp_reg[18]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_2 ),
        .Q(\remd_tmp_reg[19]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_2 ),
        .Q(\remd_tmp_reg[20]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_2 ),
        .Q(\remd_tmp_reg[21]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_2 ),
        .Q(\remd_tmp_reg[22]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_2 ),
        .Q(\remd_tmp_reg[23]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_2 ),
        .Q(\remd_tmp_reg[24]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_2 ),
        .Q(\remd_tmp_reg[26]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_2 ),
        .Q(\remd_tmp_reg[27]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_2 ),
        .Q(\remd_tmp_reg[28]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_2 ),
        .Q(\remd_tmp_reg[29]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(\remd_tmp_reg[2]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_2 ),
        .Q(\remd_tmp_reg[30]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(\remd_tmp_reg[3]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(\remd_tmp_reg[4]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(\remd_tmp_reg[6]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(\remd_tmp_reg[7]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(\remd_tmp_reg[8]_0 ),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(\remd_tmp_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \sign0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in),
        .Q(sign0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
