// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT_FFT,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=18.250000,HLS_SYN_LAT=100922,HLS_SYN_TPT=100922,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=4705,HLS_SYN_LUT=4671,HLS_VERSION=2022_1}" *)

module FFT (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] f;
wire   [31:0] logn;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [63:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [8:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_f_c_din;
wire    entry_proc_U0_f_c_write;
wire    Block_entry24_proc_U0_ap_start;
wire    Block_entry24_proc_U0_ap_done;
wire    Block_entry24_proc_U0_ap_continue;
wire    Block_entry24_proc_U0_ap_idle;
wire    Block_entry24_proc_U0_ap_ready;
wire   [31:0] Block_entry24_proc_U0_logn_c_din;
wire    Block_entry24_proc_U0_logn_c_write;
wire   [63:0] Block_entry24_proc_U0_ap_return_0;
wire   [62:0] Block_entry24_proc_U0_ap_return_1;
wire    ap_channel_done_hn_cast_loc_channel;
wire    hn_cast_loc_channel_full_n;
reg    ap_sync_reg_channel_write_hn_cast_loc_channel;
wire    ap_sync_channel_write_hn_cast_loc_channel;
wire    ap_channel_done_hn_loc_channel;
wire    hn_loc_channel_full_n;
reg    ap_sync_reg_channel_write_hn_loc_channel;
wire    ap_sync_channel_write_hn_loc_channel;
wire    Loop_VITIS_LOOP_955_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_955_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_955_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_955_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_955_1_proc_U0_ap_ready;
wire    Loop_VITIS_LOOP_955_1_proc_U0_logn_read;
wire    Loop_VITIS_LOOP_955_1_proc_U0_f_read;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWID;
wire   [31:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWUSER;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WVALID;
wire   [63:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WDATA;
wire   [7:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WSTRB;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WLAST;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WID;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WUSER;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARID;
wire   [31:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARUSER;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_RREADY;
wire    Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_BREADY;
wire    f_c_full_n;
wire   [63:0] f_c_dout;
wire   [2:0] f_c_num_data_valid;
wire   [2:0] f_c_fifo_cap;
wire    f_c_empty_n;
wire    logn_c_full_n;
wire   [31:0] logn_c_dout;
wire   [1:0] logn_c_num_data_valid;
wire   [1:0] logn_c_fifo_cap;
wire    logn_c_empty_n;
wire   [63:0] hn_loc_channel_dout;
wire   [1:0] hn_loc_channel_num_data_valid;
wire   [1:0] hn_loc_channel_fifo_cap;
wire    hn_loc_channel_empty_n;
wire   [62:0] hn_cast_loc_channel_dout;
wire   [1:0] hn_cast_loc_channel_num_data_valid;
wire   [1:0] hn_cast_loc_channel_fifo_cap;
wire    hn_cast_loc_channel_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry24_proc_U0_ap_ready;
wire    ap_sync_Block_entry24_proc_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_hn_cast_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_hn_loc_channel = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry24_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready = 1'b0;
end

FFT_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .f(f),
    .logn(logn),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

FFT_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 64 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARADDR),
    .I_ARLEN(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWADDR),
    .I_AWLEN(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWLEN),
    .I_WVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WDATA),
    .I_WSTRB(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_BREADY)
);

FFT_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .f(f),
    .f_c_din(entry_proc_U0_f_c_din),
    .f_c_num_data_valid(f_c_num_data_valid),
    .f_c_fifo_cap(f_c_fifo_cap),
    .f_c_full_n(f_c_full_n),
    .f_c_write(entry_proc_U0_f_c_write)
);

FFT_Block_entry24_proc Block_entry24_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry24_proc_U0_ap_start),
    .ap_done(Block_entry24_proc_U0_ap_done),
    .ap_continue(Block_entry24_proc_U0_ap_continue),
    .ap_idle(Block_entry24_proc_U0_ap_idle),
    .ap_ready(Block_entry24_proc_U0_ap_ready),
    .logn(logn),
    .logn_c_din(Block_entry24_proc_U0_logn_c_din),
    .logn_c_num_data_valid(logn_c_num_data_valid),
    .logn_c_fifo_cap(logn_c_fifo_cap),
    .logn_c_full_n(logn_c_full_n),
    .logn_c_write(Block_entry24_proc_U0_logn_c_write),
    .ap_return_0(Block_entry24_proc_U0_ap_return_0),
    .ap_return_1(Block_entry24_proc_U0_ap_return_1)
);

FFT_Loop_VITIS_LOOP_955_1_proc Loop_VITIS_LOOP_955_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_955_1_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_955_1_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_955_1_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_955_1_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_955_1_proc_U0_ap_ready),
    .p_read(hn_cast_loc_channel_dout),
    .logn_dout(logn_c_dout),
    .logn_num_data_valid(logn_c_num_data_valid),
    .logn_fifo_cap(logn_c_fifo_cap),
    .logn_empty_n(logn_c_empty_n),
    .logn_read(Loop_VITIS_LOOP_955_1_proc_U0_logn_read),
    .f_dout(f_c_dout),
    .f_num_data_valid(f_c_num_data_valid),
    .f_fifo_cap(f_c_fifo_cap),
    .f_empty_n(f_c_empty_n),
    .f_read(Loop_VITIS_LOOP_955_1_proc_U0_f_read),
    .m_axi_gmem0_AWVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(Loop_VITIS_LOOP_955_1_proc_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(gmem0_BRESP),
    .m_axi_gmem0_BID(gmem0_BID),
    .m_axi_gmem0_BUSER(gmem0_BUSER),
    .p_read1(hn_loc_channel_dout)
);

FFT_fifo_w64_d3_S f_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_f_c_din),
    .if_full_n(f_c_full_n),
    .if_write(entry_proc_U0_f_c_write),
    .if_dout(f_c_dout),
    .if_num_data_valid(f_c_num_data_valid),
    .if_fifo_cap(f_c_fifo_cap),
    .if_empty_n(f_c_empty_n),
    .if_read(Loop_VITIS_LOOP_955_1_proc_U0_f_read)
);

FFT_fifo_w32_d2_S logn_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry24_proc_U0_logn_c_din),
    .if_full_n(logn_c_full_n),
    .if_write(Block_entry24_proc_U0_logn_c_write),
    .if_dout(logn_c_dout),
    .if_num_data_valid(logn_c_num_data_valid),
    .if_fifo_cap(logn_c_fifo_cap),
    .if_empty_n(logn_c_empty_n),
    .if_read(Loop_VITIS_LOOP_955_1_proc_U0_logn_read)
);

FFT_fifo_w64_d2_S hn_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry24_proc_U0_ap_return_0),
    .if_full_n(hn_loc_channel_full_n),
    .if_write(ap_channel_done_hn_loc_channel),
    .if_dout(hn_loc_channel_dout),
    .if_num_data_valid(hn_loc_channel_num_data_valid),
    .if_fifo_cap(hn_loc_channel_fifo_cap),
    .if_empty_n(hn_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_955_1_proc_U0_ap_ready)
);

FFT_fifo_w63_d2_S hn_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry24_proc_U0_ap_return_1),
    .if_full_n(hn_cast_loc_channel_full_n),
    .if_write(ap_channel_done_hn_cast_loc_channel),
    .if_dout(hn_cast_loc_channel_dout),
    .if_num_data_valid(hn_cast_loc_channel_num_data_valid),
    .if_fifo_cap(hn_cast_loc_channel_fifo_cap),
    .if_empty_n(hn_cast_loc_channel_empty_n),
    .if_read(Loop_VITIS_LOOP_955_1_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry24_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry24_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry24_proc_U0_ap_ready <= ap_sync_Block_entry24_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_hn_cast_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry24_proc_U0_ap_done & Block_entry24_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_hn_cast_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_hn_cast_loc_channel <= ap_sync_channel_write_hn_cast_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_hn_loc_channel <= 1'b0;
    end else begin
        if (((Block_entry24_proc_U0_ap_done & Block_entry24_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_hn_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_hn_loc_channel <= ap_sync_channel_write_hn_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign Block_entry24_proc_U0_ap_continue = (ap_sync_channel_write_hn_loc_channel & ap_sync_channel_write_hn_cast_loc_channel);

assign Block_entry24_proc_U0_ap_start = ((ap_sync_reg_Block_entry24_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_VITIS_LOOP_955_1_proc_U0_ap_continue = 1'b1;

assign Loop_VITIS_LOOP_955_1_proc_U0_ap_start = (hn_loc_channel_empty_n & hn_cast_loc_channel_empty_n & (ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_channel_done_hn_cast_loc_channel = ((ap_sync_reg_channel_write_hn_cast_loc_channel ^ 1'b1) & Block_entry24_proc_U0_ap_done);

assign ap_channel_done_hn_loc_channel = ((ap_sync_reg_channel_write_hn_loc_channel ^ 1'b1) & Block_entry24_proc_U0_ap_done);

assign ap_done = Loop_VITIS_LOOP_955_1_proc_U0_ap_done;

assign ap_idle = ((hn_cast_loc_channel_empty_n ^ 1'b1) & (hn_loc_channel_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & Loop_VITIS_LOOP_955_1_proc_U0_ap_idle & Block_entry24_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry24_proc_U0_ap_ready = (ap_sync_reg_Block_entry24_proc_U0_ap_ready | Block_entry24_proc_U0_ap_ready);

assign ap_sync_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready | Loop_VITIS_LOOP_955_1_proc_U0_ap_ready);

assign ap_sync_channel_write_hn_cast_loc_channel = ((hn_cast_loc_channel_full_n & ap_channel_done_hn_cast_loc_channel) | ap_sync_reg_channel_write_hn_cast_loc_channel);

assign ap_sync_channel_write_hn_loc_channel = ((hn_loc_channel_full_n & ap_channel_done_hn_loc_channel) | ap_sync_reg_channel_write_hn_loc_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_955_1_proc_U0_ap_ready & ap_sync_Block_entry24_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign gmem0_BID = 1'd0;

assign gmem0_BRESP = 2'd0;

assign gmem0_BUSER = 1'd0;

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "FFT_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //FFT

