{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687972170220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972170220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:09:30 2023 " "Processing started: Wed Jun 28 12:09:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972170220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972170220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Digital -c Proyecto_Digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972170220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687972170526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687972170526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recepcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recepcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recepcion-comportamiento " "Found design unit 1: recepcion-comportamiento" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 recepcion " "Found entity 1: recepcion" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmision-funcionamiento " "Found design unit 1: transmision-funcionamiento" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmision " "Found entity 1: transmision" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingresado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ingresado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ingresado-funcionamiento " "Found design unit 1: ingresado-funcionamiento" {  } { { "ingresado.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/ingresado.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ingresado " "Found entity 1: ingresado" {  } { { "ingresado.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/ingresado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_PWM-comportamiento " "Found design unit 1: Motor_PWM-comportamiento" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_PWM " "Found entity 1: Motor_PWM" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-funcionamiento " "Found design unit 1: sistema-funcionamiento" {  } { { "sistema.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/sistema.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/sistema.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor3_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor3_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor3_PWM-comportamiento " "Found design unit 1: Motor3_PWM-comportamiento" {  } { { "Motor3_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor3_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor3_PWM " "Found entity 1: Motor3_PWM" {  } { { "Motor3_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor3_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor2_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor2_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor2_PWM-comportamiento " "Found design unit 1: Motor2_PWM-comportamiento" {  } { { "Motor2_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor2_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor2_PWM " "Found entity 1: Motor2_PWM" {  } { { "Motor2_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor2_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-comportamiento " "Found design unit 1: principal-comportamiento" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/anti_rebote.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/anti_rebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/div_frec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/div_frec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cambiar_contra principal.vhd(41) " "Verilog HDL or VHDL warning at principal.vhd(41): object \"cambiar_contra\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comprobar_contra principal.vhd(41) " "Verilog HDL or VHDL warning at principal.vhd(41): object \"comprobar_contra\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rst_n_aux principal.vhd(44) " "Verilog HDL or VHDL warning at principal.vhd(44): object \"Rst_n_aux\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmision transmision:transmite " "Elaborating entity \"transmision\" for hierarchy \"transmision:transmite\"" {  } { { "principal.vhd" "transmite" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_n transmision.vhd(50) " "VHDL Process Statement warning at transmision.vhd(50): signal \"Rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|transmision:transmite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:div_anti " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:div_anti\"" {  } { { "principal.vhd" "div_anti" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:antireb1 " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:antireb1\"" {  } { { "principal.vhd" "antireb1" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ingresado ingresado:componente " "Elaborating entity \"ingresado\" for hierarchy \"ingresado:componente\"" {  } { { "principal.vhd" "componente" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:comp2 " "Elaborating entity \"sistema\" for hierarchy \"sistema:comp2\"" {  } { { "principal.vhd" "comp2" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_PWM Motor_PWM:comp3 " "Elaborating entity \"Motor_PWM\" for hierarchy \"Motor_PWM:comp3\"" {  } { { "principal.vhd" "comp3" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_activo Motor_PWM.vhd(47) " "VHDL Process Statement warning at Motor_PWM.vhd(47): signal \"estado_activo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pir_1 Motor_PWM.vhd(51) " "VHDL Process Statement warning at Motor_PWM.vhd(51): signal \"pir_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pir_2 Motor_PWM.vhd(60) " "VHDL Process Statement warning at Motor_PWM.vhd(60): signal \"pir_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selector Motor_PWM.vhd(68) " "VHDL Process Statement warning at Motor_PWM.vhd(68): signal \"selector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM1 Motor_PWM.vhd(36) " "VHDL Process Statement warning at Motor_PWM.vhd(36): inferring latch(es) for signal or variable \"PWM1\", which holds its previous value in one or more paths through the process" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_activo Motor_PWM.vhd(81) " "VHDL Process Statement warning at Motor_PWM.vhd(81): signal \"estado_activo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM1 Motor_PWM.vhd(36) " "Inferred latch for \"PWM1\" at Motor_PWM.vhd(36)" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 "|principal|Motor_PWM:comp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recepcion recepcion:uart_rx " "Elaborating entity \"recepcion\" for hierarchy \"recepcion:uart_rx\"" {  } { { "principal.vhd" "uart_rx" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972176494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulso_baudios Recepcion.vhd(23) " "Verilog HDL or VHDL warning at Recepcion.vhd(23): object \"pulso_baudios\" assigned a value but never read" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972176504 "|principal|recepcion:uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_n Recepcion.vhd(66) " "VHDL Process Statement warning at Recepcion.vhd(66): signal \"Rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972176504 "|principal|recepcion:uart_rx"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_PWM:comp3\|PWM1 " "Latch Motor_PWM:comp3\|PWM1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector " "Ports D and ENA on the latch are fed by the same signal selector" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687972176836 ""}  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687972176836 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687972176836 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687972176836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687972176932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687972177279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972177279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687972177325 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687972177325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687972177325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687972177325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972177338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:09:37 2023 " "Processing ended: Wed Jun 28 12:09:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972177338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972177338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972177338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972177338 ""}
