set_property PACKAGE_PIN AU35     [get_ports "CH0_LPDDR5_0_dq[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L0P_H0O0P0_M2P0_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L0P_H0O0P0_M2P0_706
set_property PACKAGE_PIN AU36     [get_ports "CH0_LPDDR5_0_dq[3]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L0N_H0O0P1_M2P1_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[3]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L0N_H0O0P1_M2P1_706
set_property PACKAGE_PIN AR34     [get_ports "CH0_LPDDR5_0_rdqs_t[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L5P_XCC_H0O1P2_M2P10_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_t[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L5P_XCC_H0O1P2_M2P10_706
set_property PACKAGE_PIN AR35     [get_ports "CH0_LPDDR5_0_rdqs_c[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L5N_XCC_H0O1P3_M2P11_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_c[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L5N_XCC_H0O1P3_M2P11_706
set_property PACKAGE_PIN AT33     [get_ports "CH0_LPDDR5_0_dq[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L6P_H0O1P4_M2P12_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L6P_H0O1P4_M2P12_706
set_property PACKAGE_PIN AT34     [get_ports "CH0_LPDDR5_0_dq[2]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L6N_H0O1P5_M2P13_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[2]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L6N_H0O1P5_M2P13_706
set_property PACKAGE_PIN AU32     [get_ports "CH0_LPDDR5_0_ca[5]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L7P_H0O1P6_M2P14_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[5]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L7P_H0O1P6_M2P14_706
set_property PACKAGE_PIN AU33     [get_ports "CH0_LPDDR5_0_ca[4]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L7N_H0O1P7_M2P15_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[4]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L7N_H0O1P7_M2P15_706
set_property PACKAGE_PIN AR31     [get_ports "CH0_LPDDR5_0_dq[14]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L8P_H0O2P0_M2P16_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[14]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L8P_H0O2P0_M2P16_706
set_property PACKAGE_PIN AR32     [get_ports "CH0_LPDDR5_0_dq[11]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L8N_H0O2P1_M2P17_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[11]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L8N_H0O2P1_M2P17_706
set_property PACKAGE_PIN AP32     [get_ports "CH0_LPDDR5_0_wck_t[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L9P_XCC_H0O2P2_M2P18_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_t[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L9P_XCC_H0O2P2_M2P18_706
set_property PACKAGE_PIN AP33     [get_ports "CH0_LPDDR5_0_wck_c[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L9N_XCC_H0O2P3_M2P19_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_c[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L9N_XCC_H0O2P3_M2P19_706
set_property PACKAGE_PIN AT36     [get_ports "CH0_LPDDR5_0_wck_t[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L1P_XCC_H0O0P2_M2P2_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_t[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L1P_XCC_H0O0P2_M2P2_706
set_property PACKAGE_PIN AM32     [get_ports "CH0_LPDDR5_0_dq[8]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L10P_H0O2P4_M2P20_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[8]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L10P_H0O2P4_M2P20_706
set_property PACKAGE_PIN AN33     [get_ports "CH0_LPDDR5_0_dq[9]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L10N_H0O2P5_M2P21_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[9]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L10N_H0O2P5_M2P21_706
set_property PACKAGE_PIN AN31     [get_ports "CH0_LPDDR5_0_dmi[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L11P_H0O2P6_M2P22_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dmi[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L11P_H0O2P6_M2P22_706
set_property PACKAGE_PIN AM31     [get_ports "CH0_LPDDR5_0_ca[3]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L11N_H0O2P7_M2P23_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[3]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L11N_H0O2P7_M2P23_706
set_property PACKAGE_PIN AP29     [get_ports "CH0_LPDDR5_0_dq[15]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L12P_H0O3P0_M2P24_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[15]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L12P_H0O3P0_M2P24_706
set_property PACKAGE_PIN AN30     [get_ports "CH0_LPDDR5_0_dq[10]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L12N_H0O3P1_M2P25_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[10]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L12N_H0O3P1_M2P25_706
set_property PACKAGE_PIN AR29     [get_ports "CH0_LPDDR5_0_rdqs_t[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L13P_XCC_H0O3P2_M2P26_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_t[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L13P_XCC_H0O3P2_M2P26_706
set_property PACKAGE_PIN AP30     [get_ports "CH0_LPDDR5_0_rdqs_c[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L13N_XCC_H0O3P3_M2P27_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_c[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L13N_XCC_H0O3P3_M2P27_706
set_property PACKAGE_PIN AT30     [get_ports "CH0_LPDDR5_0_dq[13]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L14P_H0O3P4_M2P28_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[13]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L14P_H0O3P4_M2P28_706
set_property PACKAGE_PIN AT31     [get_ports "CH0_LPDDR5_0_dq[12]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L14N_H0O3P5_M2P29_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[12]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L14N_H0O3P5_M2P29_706
set_property PACKAGE_PIN AT37     [get_ports "CH0_LPDDR5_0_wck_c[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L1N_XCC_H0O0P3_M2P3_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_c[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L1N_XCC_H0O0P3_M2P3_706
set_property PACKAGE_PIN AU29     [get_ports "CH0_LPDDR5_0_ca[2]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L15P_H0O3P6_M2P30_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[2]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L15P_H0O3P6_M2P30_706
set_property PACKAGE_PIN AU30     [get_ports "CH0_LPDDR5_0_ca[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L15N_H0O3P7_M2P31_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[1]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L15N_H0O3P7_M2P31_706
set_property PACKAGE_PIN AP36     [get_ports "CH0_LPDDR5_0_dq[4]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L2P_H0O0P4_M2P4_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[4]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L2P_H0O0P4_M2P4_706
set_property PACKAGE_PIN AR37     [get_ports "CH0_LPDDR5_0_dq[7]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L2N_H0O0P5_M2P5_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[7]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L2N_H0O0P5_M2P5_706
set_property PACKAGE_PIN AN36     [get_ports "CH0_LPDDR5_0_dmi[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L3P_GC_H0O0P6_M2P6_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dmi[0]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L3P_GC_H0O0P6_M2P6_706
set_property PACKAGE_PIN AN37     [get_ports "CH0_LPDDR5_0_ca[6]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L3N_GC_H0O0P7_M2P7_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[6]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L3N_GC_H0O0P7_M2P7_706
set_property PACKAGE_PIN AN34     [get_ports "CH0_LPDDR5_0_dq[5]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L4P_H0O1P0_M2P8_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[5]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L4P_H0O1P0_M2P8_706
set_property PACKAGE_PIN AP35     [get_ports "CH0_LPDDR5_0_dq[6]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L4N_H0O1P1_M2P9_706
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[6]"] ;# Bank 706 VCCO - LP5_1V0_VCCO - IO_L4N_H0O1P1_M2P9_706
set_property PACKAGE_PIN AL30     [get_ports "CH0_LPDDR5_0_dq[30]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L16P_H1O0P0_M2P32_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[30]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L16P_H1O0P0_M2P32_707
set_property PACKAGE_PIN AK30     [get_ports "CH0_LPDDR5_0_dq[31]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L16N_H1O0P1_M2P33_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[31]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L16N_H1O0P1_M2P33_707
set_property PACKAGE_PIN AJ29     [get_ports "CH0_LPDDR5_0_rdqs_t[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L17P_XCC_H1O0P2_M2P34_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_t[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L17P_XCC_H1O0P2_M2P34_707
set_property PACKAGE_PIN AH29     [get_ports "CH0_LPDDR5_0_rdqs_c[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L17N_XCC_H1O0P3_M2P35_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_c[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L17N_XCC_H1O0P3_M2P35_707
set_property PACKAGE_PIN AH30     [get_ports "CH0_LPDDR5_0_dq[27]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L18P_H1O0P4_M2P36_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[27]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L18P_H1O0P4_M2P36_707
set_property PACKAGE_PIN AG30     [get_ports "CH0_LPDDR5_0_dq[26]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L18N_H1O0P5_M2P37_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[26]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L18N_H1O0P5_M2P37_707
set_property PACKAGE_PIN AK31     [get_ports "CH0_LPDDR5_0_cs[0]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L19P_GC_H1O0P6_M2P38_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_cs[0]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L19P_GC_H1O0P6_M2P38_707
#set_property PACKAGE_PIN AE35     [get_ports "CH0_LPDDR5_0_cs[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L19N_GC_H1O0P7_M2P39_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_cs[1]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L19N_GC_H1O0P7_M2P39_707
set_property PACKAGE_PIN AG31     [get_ports "CH0_LPDDR5_0_dq[24]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L20P_H1O1P0_M2P40_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[24]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L20P_H1O1P0_M2P40_707
set_property PACKAGE_PIN AH32     [get_ports "CH0_LPDDR5_0_dq[25]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L20N_H1O1P1_M2P41_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[25]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L20N_H1O1P1_M2P41_707
set_property PACKAGE_PIN AJ32     [get_ports "CH0_LPDDR5_0_wck_t[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L21P_XCC_H1O1P2_M2P42_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_t[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L21P_XCC_H1O1P2_M2P42_707
set_property PACKAGE_PIN AH33     [get_ports "CH0_LPDDR5_0_wck_c[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L21N_XCC_H1O1P3_M2P43_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_c[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L21N_XCC_H1O1P3_M2P43_707
set_property PACKAGE_PIN AL32     [get_ports "CH0_LPDDR5_0_dq[29]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L22P_H1O1P4_M2P44_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[29]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L22P_H1O1P4_M2P44_707
set_property PACKAGE_PIN AL33     [get_ports "CH0_LPDDR5_0_dq[28]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L22N_H1O1P5_M2P45_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[28]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L22N_H1O1P5_M2P45_707
set_property PACKAGE_PIN AM34     [get_ports "CH0_LPDDR5_0_dmi[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L23P_H1O1P6_M2P46_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dmi[3]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L23P_H1O1P6_M2P46_707
set_property PACKAGE_PIN AM35     [get_ports "CH0_LPDDR5_0_reset_n"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L23N_H1O1P7_M2P47_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_reset_n"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L23N_H1O1P7_M2P47_707
set_property PACKAGE_PIN AK33     [get_ports "CH0_LPDDR5_0_dq[18]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L24P_H1O2P0_M2P48_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[18]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L24P_H1O2P0_M2P48_707
set_property PACKAGE_PIN AK34     [get_ports "CH0_LPDDR5_0_dq[19]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L24N_H1O2P1_M2P49_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[19]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L24N_H1O2P1_M2P49_707
set_property PACKAGE_PIN AJ34     [get_ports "CH0_LPDDR5_0_rdqs_t[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L25P_XCC_H1O2P2_M2P50_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_t[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L25P_XCC_H1O2P2_M2P50_707
set_property PACKAGE_PIN AJ35     [get_ports "CH0_LPDDR5_0_rdqs_c[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L25N_XCC_H1O2P3_M2P51_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_rdqs_c[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L25N_XCC_H1O2P3_M2P51_707
set_property PACKAGE_PIN AG33     [get_ports "CH0_LPDDR5_0_dq[23]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L26P_H1O2P4_M2P52_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[23]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L26P_H1O2P4_M2P52_707
set_property PACKAGE_PIN AG34     [get_ports "CH0_LPDDR5_0_dq[21]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L26N_H1O2P5_M2P53_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[21]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L26N_H1O2P5_M2P53_707
set_property PACKAGE_PIN AG36     [get_ports "CH0_LPDDR5_0_dmi[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L27P_H1O2P6_M2P54_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dmi[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L27P_H1O2P6_M2P54_707
set_property PACKAGE_PIN AG37     [get_ports "CH0_LPDDR5_0_ca[0]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L27N_H1O2P7_M2P55_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ca[0]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L27N_H1O2P7_M2P55_707
set_property PACKAGE_PIN AH35     [get_ports "CH0_LPDDR5_0_dq[22]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L28P_H1O3P0_M2P56_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[22]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L28P_H1O3P0_M2P56_707
set_property PACKAGE_PIN AH36     [get_ports "CH0_LPDDR5_0_dq[20]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L28N_H1O3P1_M2P57_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[20]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L28N_H1O3P1_M2P57_707
set_property PACKAGE_PIN AK37     [get_ports "CH0_LPDDR5_0_wck_t[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L29P_XCC_H1O3P2_M2P58_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_t[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L29P_XCC_H1O3P2_M2P58_707
set_property PACKAGE_PIN AJ37     [get_ports "CH0_LPDDR5_0_wck_c[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L29N_XCC_H1O3P3_M2P59_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_wck_c[2]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L29N_XCC_H1O3P3_M2P59_707
set_property PACKAGE_PIN AL35     [get_ports "CH0_LPDDR5_0_dq[16]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L30P_H1O3P4_M2P60_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[16]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L30P_H1O3P4_M2P60_707
set_property PACKAGE_PIN AK36     [get_ports "CH0_LPDDR5_0_dq[17]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L30N_H1O3P5_M2P61_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_dq[17]"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L30N_H1O3P5_M2P61_707
set_property PACKAGE_PIN AL36     [get_ports "CH0_LPDDR5_0_ck_t"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L31P_H1O3P6_M2P62_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ck_t"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L31P_H1O3P6_M2P62_707
set_property PACKAGE_PIN AM37     [get_ports "CH0_LPDDR5_0_ck_c"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L31N_H1O3P7_M2P63_707
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_ck_c"] ;# Bank 707 VCCO - LP5_1V0_VCCO - IO_L31N_H1O3P7_M2P63_707
#set_property PACKAGE_PIN AD37     [get_ports "CH0_LPDDR5_1_reset_n"] ;# Bank 708 VCCO - VCC_FMC  - IO_L0P_H0O0P0_M2P64_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_1_reset_n"] ;# Bank 708 VCCO - VCC_FMC  - IO_L0P_H0O0P0_M2P64_708
#set_property PACKAGE_PIN AC37     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L0N_H0O0P1_M2P65_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L0N_H0O0P1_M2P65_708
#set_property PACKAGE_PIN AD33     [get_ports "FMCP1_LA03_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L5P_XCC_H0O1P2_M2P74_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA03_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L5P_XCC_H0O1P2_M2P74_708
#set_property PACKAGE_PIN AD34     [get_ports "FMCP1_LA03_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L5N_XCC_H0O1P3_M2P75_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA03_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L5N_XCC_H0O1P3_M2P75_708
#set_property PACKAGE_PIN AC34     [get_ports "FMCP1_LA04_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L6P_H0O1P4_M2P76_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA04_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L6P_H0O1P4_M2P76_708
#set_property PACKAGE_PIN AC35     [get_ports "FMCP1_LA04_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L6N_H0O1P5_M2P77_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA04_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L6N_H0O1P5_M2P77_708
#set_property PACKAGE_PIN AB32     [get_ports "FMCP1_LA05_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L7P_H0O1P6_M2P78_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA05_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L7P_H0O1P6_M2P78_708
#set_property PACKAGE_PIN AB33     [get_ports "FMCP1_LA05_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L7N_H0O1P7_M2P79_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA05_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L7N_H0O1P7_M2P79_708
#set_property PACKAGE_PIN AC31     [get_ports "FMCP1_LA10_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L8P_H0O2P0_M2P80_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA10_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L8P_H0O2P0_M2P80_708
#set_property PACKAGE_PIN AC32     [get_ports "FMCP1_LA10_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L8N_H0O2P1_M2P81_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA10_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L8N_H0O2P1_M2P81_708
#set_property PACKAGE_PIN AE32     [get_ports "FMCP1_LA00_CC_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L9P_XCC_H0O2P2_M2P82_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA00_CC_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L9P_XCC_H0O2P2_M2P82_708
#set_property PACKAGE_PIN AE33     [get_ports "FMCP1_LA00_CC_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L9N_XCC_H0O2P3_M2P83_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA00_CC_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L9N_XCC_H0O2P3_M2P83_708
#set_property PACKAGE_PIN AB35     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L1P_XCC_H0O0P2_M2P66_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L1P_XCC_H0O0P2_M2P66_708
#set_property PACKAGE_PIN AF31     [get_ports "FMCP1_LA07_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L10P_H0O2P4_M2P84_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA07_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L10P_H0O2P4_M2P84_708
#set_property PACKAGE_PIN AF32     [get_ports "FMCP1_LA07_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L10N_H0O2P5_M2P85_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA07_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L10N_H0O2P5_M2P85_708
#set_property PACKAGE_PIN AE30     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L11P_H0O2P6_M2P86_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L11P_H0O2P6_M2P86_708
#set_property PACKAGE_PIN AD31     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L11N_H0O2P7_M2P87_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L11N_H0O2P7_M2P87_708
#set_property PACKAGE_PIN AC29     [get_ports "FMCP1_LA08_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L12P_H0O3P0_M2P88_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA08_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L12P_H0O3P0_M2P88_708
#set_property PACKAGE_PIN AD30     [get_ports "FMCP1_LA08_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L12N_H0O3P1_M2P89_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA08_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L12N_H0O3P1_M2P89_708
#set_property PACKAGE_PIN AD28     [get_ports "FMCP1_LA01_CC_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L13P_XCC_H0O3P2_M2P90_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA01_CC_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L13P_XCC_H0O3P2_M2P90_708
#set_property PACKAGE_PIN AC28     [get_ports "FMCP1_LA01_CC_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L13N_XCC_H0O3P3_M2P91_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA01_CC_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L13N_XCC_H0O3P3_M2P91_708
#set_property PACKAGE_PIN AF28     [get_ports "FMCP1_LA06_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L14P_H0O3P4_M2P92_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA06_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L14P_H0O3P4_M2P92_708
#set_property PACKAGE_PIN AE29     [get_ports "FMCP1_LA06_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L14N_H0O3P5_M2P93_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA06_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L14N_H0O3P5_M2P93_708
#set_property PACKAGE_PIN AB36     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L1N_XCC_H0O0P3_M2P67_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC_FMC  - IO_L1N_XCC_H0O0P3_M2P67_708
#set_property PACKAGE_PIN AG28     [get_ports "FMCP1_LA09_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L15P_H0O3P6_M2P94_708
##set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA09_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L15P_H0O3P6_M2P94_708
#set_property PACKAGE_PIN AF29     [get_ports "FMCP1_LA09_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L15N_H0O3P7_M2P95_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA09_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L15N_H0O3P7_M2P95_708
set_property PACKAGE_PIN AJ31     [get_ports "CH0_LPDDR5_0_cs[1]"] ;# Bank 708 VCCO - VCC_FMC  - IO_L2P_H0O0P4_M2P68_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_cs[1]"] ;# Bank 708 VCCO - VCC_FMC  - IO_L2P_H0O0P4_M2P68_708
#set_property PACKAGE_PIN AD36     [get_ports "CH0_LPDDR5_0_cs[3]"] ;# Bank 708 VCCO - VCC_FMC  - IO_L2N_H0O0P5_M2P69_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "CH0_LPDDR5_0_cs[1]"] ;# Bank 708 VCCO - VCC_FMC  - IO_L2N_H0O0P5_M2P69_708
set_property PACKAGE_PIN AE36     [get_ports "SYS_CLK0_IN_0_clk_p"] ;# Bank 708 VCCO - VCC_FMC  - IO_L3P_GC_H0O0P6_M2P70_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "sys_clk0_0_clk_p"] ;# Bank 708 VCCO - VCC_FMC  - IO_L3P_GC_H0O0P6_M2P70_708
set_property PACKAGE_PIN AF37     [get_ports "SYS_CLK0_IN_0_clk_n"] ;# Bank 708 VCCO - VCC_FMC  - IO_L3N_GC_H0O0P7_M2P71_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "sys_clk0_0_clk_n"] ;# Bank 708 VCCO - VCC_FMC  - IO_L3N_GC_H0O0P7_M2P71_708
#set_property PACKAGE_PIN AF34     [get_ports "FMCP1_LA02_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L4P_H0O1P0_M2P72_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA02_P"] ;# Bank 708 VCCO - VCC_FMC  - IO_L4P_H0O1P0_M2P72_708
#set_property PACKAGE_PIN AF35     [get_ports "FMCP1_LA02_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L4N_H0O1P1_M2P73_708
#set_property IOSTANDARD  LVCMOSxx [get_ports "FMCP1_LA02_N"] ;# Bank 708 VCCO - VCC_FMC  - IO_L4N_H0O1P1_M2P73_708
