<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MA35D1 RTP BSP: GPIO_T Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">MA35D1 RTP BSP<span id="projectnumber">&#160;V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for MA35D1 RTP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GPIO_T Struct Reference<div class="ingroups"><a class="el" href="../../d5/d5c/group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae04592bd9239c0732eb62847d146209f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#ae04592bd9239c0732eb62847d146209f">MODE</a></td></tr>
<tr class="separator:ae04592bd9239c0732eb62847d146209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab1b732a5fab67f022435f45d689ca3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#aaab1b732a5fab67f022435f45d689ca3">DINOFF</a></td></tr>
<tr class="separator:aaab1b732a5fab67f022435f45d689ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedf474a76d41eb49d93ca976fa0afa4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#acedf474a76d41eb49d93ca976fa0afa4">DOUT</a></td></tr>
<tr class="separator:acedf474a76d41eb49d93ca976fa0afa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210328cdbb34226b4526f2a302bdf19e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a210328cdbb34226b4526f2a302bdf19e">DATMSK</a></td></tr>
<tr class="separator:a210328cdbb34226b4526f2a302bdf19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd64ba4db747a13e65ee2ff1eaa0fe47"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#acd64ba4db747a13e65ee2ff1eaa0fe47">PIN</a></td></tr>
<tr class="separator:acd64ba4db747a13e65ee2ff1eaa0fe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d4810bebd87d723aa1c2553576bc95"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#ad3d4810bebd87d723aa1c2553576bc95">DBEN</a></td></tr>
<tr class="separator:ad3d4810bebd87d723aa1c2553576bc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1d37bb184d4c29c053078c22abec62"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a2e1d37bb184d4c29c053078c22abec62">INTTYPE</a></td></tr>
<tr class="separator:a2e1d37bb184d4c29c053078c22abec62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2954225147cc4d89f9431fa5aeec33e2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a2954225147cc4d89f9431fa5aeec33e2">INTEN</a></td></tr>
<tr class="separator:a2954225147cc4d89f9431fa5aeec33e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791263d0be410c056405a90bf7ff81c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a791263d0be410c056405a90bf7ff81c5">INTSRC</a></td></tr>
<tr class="separator:a791263d0be410c056405a90bf7ff81c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b8c7d3a48121ef27d615c3283db50b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a19b8c7d3a48121ef27d615c3283db50b">SMTEN</a></td></tr>
<tr class="separator:a19b8c7d3a48121ef27d615c3283db50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0936dbdb7f6b8c3f3f189bb66618f0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a8e0936dbdb7f6b8c3f3f189bb66618f0">SLEWCTL</a></td></tr>
<tr class="separator:a8e0936dbdb7f6b8c3f3f189bb66618f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b367a1792ecf50aabe0ab79e579244"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a89b367a1792ecf50aabe0ab79e579244">PUSEL</a></td></tr>
<tr class="separator:a89b367a1792ecf50aabe0ab79e579244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac54314062061d163e019425e231bec5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#aac54314062061d163e019425e231bec5">DBCTL</a></td></tr>
<tr class="separator:aac54314062061d163e019425e231bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c34cd41ddee86363aee75cf267c6702"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a7c34cd41ddee86363aee75cf267c6702">DS</a></td></tr>
<tr class="separator:a7c34cd41ddee86363aee75cf267c6702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ae9b33f6fa8930c92696d663c0b0e3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dff/struct_g_p_i_o___t.html#a33ae9b33f6fa8930c92696d663c0b0e3">UDS</a></td></tr>
<tr class="separator:a33ae9b33f6fa8930c92696d663c0b0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup GPIO General Purpose Input/Output Controller(GPIO)
Memory Mapped Structure for GPIO Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00026">26</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a210328cdbb34226b4526f2a302bdf19e" name="a210328cdbb34226b4526f2a302bdf19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210328cdbb34226b4526f2a302bdf19e">&#9670;&nbsp;</a></span>DATMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::DATMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00464">464</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="aac54314062061d163e019425e231bec5" name="aac54314062061d163e019425e231bec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac54314062061d163e019425e231bec5">&#9670;&nbsp;</a></span>DBCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::DBCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00476">476</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="ad3d4810bebd87d723aa1c2553576bc95" name="ad3d4810bebd87d723aa1c2553576bc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d4810bebd87d723aa1c2553576bc95">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00466">466</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="aaab1b732a5fab67f022435f45d689ca3" name="aaab1b732a5fab67f022435f45d689ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab1b732a5fab67f022435f45d689ca3">&#9670;&nbsp;</a></span>DINOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::DINOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00462">462</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="acedf474a76d41eb49d93ca976fa0afa4" name="acedf474a76d41eb49d93ca976fa0afa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedf474a76d41eb49d93ca976fa0afa4">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00463">463</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a7c34cd41ddee86363aee75cf267c6702" name="a7c34cd41ddee86363aee75cf267c6702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c34cd41ddee86363aee75cf267c6702">&#9670;&nbsp;</a></span>DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DS</td>
        </tr>
      </table>
</div><div class="memdoc">
<pre class="fragment">@var GPIO_T::MODE
Offset: 0x00/0x40/0x80/0xC0/0x100/0x140/0x180/0x1C0/0x200/0x240/0x280/0x2C0/0x300/0x340 Port A-N I/O Mode Control
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[2n+1:2n]|MODEn    |Port A-N I/O Pin[n] Mode Control
|        |          |Determine each I/O mode of Px.n pins.
|        |          |00 = Px.n is in Input mode.
|        |          |01 = Px.n is in Push-pull Output mode.
|        |          |10 = Px.n is in Open-drain Output mode.
|        |          |11 = Reserved.
|        |          |Note 1: The default value is 0x0000_0000 and all pins will be input mode after chip powered on.
|        |          |Note 2: If MFOS is enabled then GPIO mode setting is ignored.
@var GPIO_T::DINOFF
Offset: 0x04/0x44/0x84/0xC4/0x104/0x144/0x184/0x1C4/0x204/0x244/0x284/0x2C4/0x304/0x344  Port A-N Digital Input Path Disable Control
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n+16]  |DINOFFn   |Port A-N Pin[n] Digital Input Path Disable Bit
|        |          |Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled.
|        |          |If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
|        |          |0 = Px.n digital input path Enabled.
|        |          |1 = Px.n digital input path Disabled (digital input tied to low).
@var GPIO_T::DOUT
Offset: 0x08/0x48/0x88/0xC8/0x108/0x148/0x188/0x1C8/0x208/0x248/0x288/0x2C8/0x308/0x348  Port A-N Data Output Value
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |DOUTn     |Port A-N Pin[n] Output Value
|        |          |Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.
|        |          |0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.
|        |          |1 = Px.n will drive High if the Px.n pin is configured as Push-pull output or Quasi-bidirectional mode.
@var GPIO_T::DATMSK
Offset: 0x0C/0x4C/0x8C/0xCC/0x10C/0x14C/0x18C/0x1CC/0x20C/0x24C/0x28C/0x2CC/0x30C/0x34C  Port A-N Data Output Write Mask
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |DATMSKn    |Port A-N Pin[n] Data Output Write Mask
|        |          |These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
|        |          |When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected.
|        |          |If the write signal is masked, writing data to the protect bit is ignored.
|        |          |0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
|        |          |1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
|        |          |Note: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
@var GPIO_T::PIN
Offset: 0x10/0x50/0x90/0xD0/0x110/0x150/0x190/0x1D0/0x210/0x250/0x290/0x2D0/0x310/0x350  Port A-N Pin Value
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |PINn      |Port A-N Pin[n] Pin Value
|        |          |Each bit of the register reflects the actual status of the respective Px.n pin.
|        |          |If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
@var GPIO_T::DBEN
Offset: 0x14/0x54/0x94/0xD4/0x114/0x154/0x194/0x1D4/0x214/0x254/0x294/0x2D4/0x314/0x354  Port A-N De-Bounce Enable Control Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |DBENn     |Port A-N Pin[n] Input Signal De-Bounce Enable Bit
|        |          |The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit.
|        |          |If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt.
|        |          |The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
|        |          |0 = Px.n de-bounce function Disabled.
|        |          |1 = Px.n de-bounce function Enabled.
|        |          |The de-bounce function is valid only for edge triggered interrupt.
|        |          |If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
@var GPIO_T::INTTYPE
Offset: 0x18/0x58/0x98/0xD8/0x118/0x158/0x198/0x1D8/0x218/0x258/0x298/0x2D8/0x318/0x358  Port A-N Interrupt Trigger Type Control
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |TYPEn     |Port A-N Pin[n] Edge or Level Detection Interrupt Trigger Type Control
|        |          |TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger.
|        |          |If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce.
|        |          |If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
|        |          |0 = Edge trigger interrupt.
|        |          |1 = Level trigger interrupt.
|        |          |If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]).
|        |          |If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
|        |          |The de-bounce function is valid only for edge triggered interrupt.
|        |          |If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
@var GPIO_T::INTEN
Offset: 0x1C/0x5C/0x9C/0xDC/0x11C/0x15C/0x19C/0x1DC/0x21C/0x25C/0x29C/0x2DC/0x31C/0x35C  Port A-N Interrupt Enable Control Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |FLIENn    |Port A-N Pin[n] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
|        |          |The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin.
|        |          |Set bit to 1 also enable the pin wake-up function.
|        |          |When setting the FLIEN (Px_INTEN[n]) bit to 1 :
|        |          |If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
|        |          |If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
|        |          |0 = Px.n level low or high to low interrupt Disabled.
|        |          |1 = Px.n level low or high to low interrupt Enabled.
|[n+16]  |RHIENn    |Port A-N Pin[n] Rising Edge or High Level Interrupt Trigger Type Enable Bit
|        |          |The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
|        |          |Set bit to 1 also enable the pin wake-up function.
|        |          |When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
|        |          |If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
|        |          |If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
|        |          |0 = Px.n level high or low to high interrupt Disabled.
|        |          |1 = Px.n level high or low to high interrupt Enabled.
@var GPIO_T::INTSRC
Offset: 0x20/0x60/0xA0/0xE0/0x120/0x160/0x1A0/0x1E0/0x220/0x260/0x2A0/0x2E0/0x320/0x360  Port A-N Interrupt Source Flag
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |INTSRCn   |Port A-N Pin[n] Interrupt Source Flag
|        |          |Write Operation :
|        |          |0 = No action.
|        |          |1 = Clear the corresponding pending interrupt.
|        |          |Read Operation :
|        |          |0 = No interrupt at Px.n.
|        |          |1 = Px.n generates an interrupt.
@var GPIO_T::SMTEN
Offset: 0x24/0x64/0xA4/0xE4/0x124/0x164/0x1A4/0x1E4/0x224/0x264/0x2A4/0x2E4/0x324/0x364  Port A-N Input Schmitt Trigger Enable Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[n]     |SMTENn    |Port A-N Pin[n] Input Schmitt Trigger Enable Bit
|        |          |0 = Px.n input Schmitt trigger function Disabled.
|        |          |1 = Px.n input Schmitt trigger function Enabled.
@var GPIO_T::SLEWCTL
Offset: 0x28/0x68/0xA8/0xE8/0x128/0x168/0x1A8/0x1E8/0x228/0x268/0x2A8/0x2E8/0x328/0x368  Port A-N High Slew Rate Control Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[2n+1:2n]|HSRENn    |Port A-N Pin[n] High Slew Rate Control
|        |          |00 = Px.n output with normal slew rate mode.
|        |          |01 = Px.n output with high slew rate mode .
|        |          |10 = Reserved.
|        |          |11 = Reserved.
@var GPIO_T::PUSEL
Offset: 0x30/0x70/0xB0/0xF0/0x130/0x170/0x1B0/0x1F0/0x230/0x270/0x2B0/0x2F0/0x330/0x370  Port A-N Pull-up and Pull-down Selection Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[2n+1:2n]|PUSELn    |Port A-N Pin[n] Pull-up and Pull-down Enable Register
|        |          |Determine each I/O Pull-up/pull-down of Px.n pins.
|        |          |00 = Px.n pull-up and pull-down disable.
|        |          |01 = Px.n pull-up enable.
|        |          |10 = Px.n pull-down enable.
|        |          |11 = Px.n pull-up and pull-down disable.
|        |          |Note: Basically, the pull-up control and pull-down control has following behavior limitation.
|        |          |The independent pull-up control register only valid when MODEn is set as input and open-drain mode even if I/O function is switched to multi-function pin, e.g
|        |          |UARTx_RXD.
|        |          |The independent pull-down control register is only valid when MODEn set as tri-state mode.
|        |          |When both pull-up pull-down is set as 1 at "tri-state" mode, keep I/O in tri-state mode.
@var GPIO_T::DBCTL
Offset: 0x34/0x74/0xB4/0xF4/0x134/0x174/0x1B4/0x1F4/0x234/0x274/0x2B4/0x2F4/0x334/0x374  Port A-N Interrupt De-bounce Control Register
---------------------------------------------------------------------------------------------------
|Bits    |Field     |Descriptions
| :----: | :----:   | :---- |
|[3:0]   |DBCLKSEL  |De-bounce Sampling Cycle Selection
|        |          |0000 = Sample interrupt input once per 1 clocks.
|        |          |0001 = Sample interrupt input once per 2 clocks.
|        |          |0010 = Sample interrupt input once per 4 clocks.
|        |          |0011 = Sample interrupt input once per 8 clocks.
|        |          |0100 = Sample interrupt input once per 16 clocks.
|        |          |0101 = Sample interrupt input once per 32 clocks.
|        |          |0110 = Sample interrupt input once per 64 clocks.
|        |          |0111 = Sample interrupt input once per 128 clocks.
|        |          |1000 = Sample interrupt input once per 256 clocks.
|        |          |1001 = Sample interrupt input once per 2*256 clocks.
|        |          |1010 = Sample interrupt input once per 4*256 clocks.
|        |          |1011 = Sample interrupt input once per 8*256 clocks.
|        |          |1100 = Sample interrupt input once per 16*256 clocks.
|        |          |1101 = Sample interrupt input once per 32*256 clocks.
|        |          |1110 = Sample interrupt input once per 64*256 clocks.
|        |          |1111 = Sample interrupt input once per 128*256 clocks.
|[4]     |DBCLKSRC  |De-bounce Counter Clock Source Selection
|        |          |0 = De-bounce counter clock source is the HXT.
|        |          |1 = De-bounce counter clock source is the LIRC.
|        |          |Note: This bit is reserved if the chip package without LIRC
|        |          |The de-bounce counter clock source is only from HXT
|        |          |And setting this bit does not guarantee what will occur.
|[5]     |ICLKON    |Interrupt Clock on Mode
|        |          |0 = Edge detection circuit is active only if I/O pin corresponding RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]) bit is set to 1.
|        |          |1 = All I/O pins edge detection circuit is always active after reset.
|        |          |Note: It is recommended to disable this bit to save system power if no special application concern.
</pre><h2><a class="anchor" id="autotoc_md288"></a>
Offset: 0x38  0x38/0x78/0xB8/0xF8/0x138/0x178/0x1B8/0x1F8/0x238/0x278/0x2B8/0x2F8/0x338/0x378  Port A-N Driver Strength Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">DS10_DS00   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DS11_DS01   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DS12_DS02   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">DS13_DS03   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DS14_DS04   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DS15_DS05   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">DS16_DS06   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">DS17_DS07   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DS18_DS08   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DS19_DS09   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">DS110_DS010   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">DS111_DS011   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">DS112_DS012   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">DS113_DS013   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">DS114_DS014   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">DS115_DS015   </td><td class="markdownTableBodyLeft">Port A-N Pin[n] Driver Strength Control Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each driver strength of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = [ DS1n, DS0n] is minimum diver strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = [ DS1n, DS0n] is maximum diver strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PH_DS bit20~bit23 are reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UDS and DS bits are Px.n driver strength control bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "111", the driver strength is maximum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When [ UDS, DS1, DS0 ] are "000", the driver strength is minimum.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00477">477</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a2954225147cc4d89f9431fa5aeec33e2" name="a2954225147cc4d89f9431fa5aeec33e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2954225147cc4d89f9431fa5aeec33e2">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00468">468</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a791263d0be410c056405a90bf7ff81c5" name="a791263d0be410c056405a90bf7ff81c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791263d0be410c056405a90bf7ff81c5">&#9670;&nbsp;</a></span>INTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00469">469</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a2e1d37bb184d4c29c053078c22abec62" name="a2e1d37bb184d4c29c053078c22abec62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1d37bb184d4c29c053078c22abec62">&#9670;&nbsp;</a></span>INTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::INTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00467">467</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="ae04592bd9239c0732eb62847d146209f" name="ae04592bd9239c0732eb62847d146209f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04592bd9239c0732eb62847d146209f">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00461">461</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="acd64ba4db747a13e65ee2ff1eaa0fe47" name="acd64ba4db747a13e65ee2ff1eaa0fe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd64ba4db747a13e65ee2ff1eaa0fe47">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00465">465</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a89b367a1792ecf50aabe0ab79e579244" name="a89b367a1792ecf50aabe0ab79e579244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b367a1792ecf50aabe0ab79e579244">&#9670;&nbsp;</a></span>PUSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::PUSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00475">475</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a8e0936dbdb7f6b8c3f3f189bb66618f0" name="a8e0936dbdb7f6b8c3f3f189bb66618f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0936dbdb7f6b8c3f3f189bb66618f0">&#9670;&nbsp;</a></span>SLEWCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::SLEWCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00471">471</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a19b8c7d3a48121ef27d615c3283db50b" name="a19b8c7d3a48121ef27d615c3283db50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b8c7d3a48121ef27d615c3283db50b">&#9670;&nbsp;</a></span>SMTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::SMTEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00470">470</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<a id="a33ae9b33f6fa8930c92696d663c0b0e3" name="a33ae9b33f6fa8930c92696d663c0b0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ae9b33f6fa8930c92696d663c0b0e3">&#9670;&nbsp;</a></span>UDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GPIO_T::UDS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html#l00478">478</a> of file <a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/ma35d1_rtp/Include/<a class="el" href="../../d3/dd8/gpio__reg_8h_source.html">gpio_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Mar 20 2022 11:57:15 for MA35D1 RTP BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
