// Seed: 1608366669
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  assign id_2 = -1 - id_0;
  wire id_4;
  wire id_5;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd2
) (
    input tri1 _id_0,
    input tri id_1[-1 : id_0],
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4
);
  assign id_2 = ~1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    output supply0 id_5
    , id_9,
    input supply1 id_6,
    output supply0 id_7
);
  wire id_10;
endmodule
