// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_AXIvideo2Mat_8_1024_1024_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_stream_TDATA,
        input_stream_TVALID,
        input_stream_TREADY,
        input_stream_TKEEP,
        input_stream_TSTRB,
        input_stream_TUSER,
        input_stream_TLAST,
        input_stream_TID,
        input_stream_TDEST,
        img_rows_V_dout,
        img_rows_V_empty_n,
        img_rows_V_read,
        img_cols_V_dout,
        img_cols_V_empty_n,
        img_cols_V_read,
        img_data_stream_V_din,
        img_data_stream_V_full_n,
        img_data_stream_V_write,
        img_rows_V_out_din,
        img_rows_V_out_full_n,
        img_rows_V_out_write,
        img_cols_V_out_din,
        img_cols_V_out_full_n,
        img_cols_V_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 7'b10000;
parameter    ap_ST_st7_fsm_5 = 7'b100000;
parameter    ap_ST_st8_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] input_stream_TDATA;
input   input_stream_TVALID;
output   input_stream_TREADY;
input  [0:0] input_stream_TKEEP;
input  [0:0] input_stream_TSTRB;
input  [0:0] input_stream_TUSER;
input  [0:0] input_stream_TLAST;
input  [0:0] input_stream_TID;
input  [0:0] input_stream_TDEST;
input  [11:0] img_rows_V_dout;
input   img_rows_V_empty_n;
output   img_rows_V_read;
input  [11:0] img_cols_V_dout;
input   img_cols_V_empty_n;
output   img_cols_V_read;
output  [7:0] img_data_stream_V_din;
input   img_data_stream_V_full_n;
output   img_data_stream_V_write;
output  [11:0] img_rows_V_out_din;
input   img_rows_V_out_full_n;
output   img_rows_V_out_write;
output  [11:0] img_cols_V_out_din;
input   img_cols_V_out_full_n;
output   img_cols_V_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_stream_TREADY;
reg img_rows_V_read;
reg img_cols_V_read;
reg img_data_stream_V_write;
reg img_rows_V_out_write;
reg img_cols_V_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm = 7'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_26;
reg   [0:0] eol_reg_170;
reg   [7:0] axi_data_V_1_i_reg_181;
reg   [10:0] p_7_i_reg_192;
reg   [0:0] eol_i_reg_203;
reg   [0:0] axi_last_V_2_i_reg_215;
reg   [7:0] p_Val2_s_reg_228;
reg   [11:0] rows_V_reg_338;
reg    ap_sig_bdd_87;
reg   [11:0] cols_V_reg_343;
reg   [7:0] tmp_data_V_reg_348;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_99;
reg   [0:0] tmp_last_V_reg_356;
wire   [0:0] exitcond3_i_fu_298_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_113;
wire   [10:0] i_V_fu_303_p2;
reg   [10:0] i_V_reg_372;
wire   [0:0] exitcond_i_fu_313_p2;
reg   [0:0] exitcond_i_reg_377;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_bdd_124;
wire   [0:0] brmerge_i_fu_327_p2;
reg    ap_sig_bdd_132;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_sig_bdd_139;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [10:0] j_V_fu_318_p2;
reg    ap_sig_cseq_ST_st7_fsm_5;
reg    ap_sig_bdd_158;
reg    ap_sig_bdd_163;
reg   [0:0] axi_last_V_3_i_reg_241;
reg   [0:0] axi_last_V1_i_reg_139;
reg    ap_sig_cseq_ST_st8_fsm_6;
reg    ap_sig_bdd_181;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_188;
reg   [7:0] axi_data_V_3_i_reg_253;
reg   [7:0] axi_data_V1_i_reg_149;
reg   [10:0] p_i_reg_159;
reg   [0:0] eol_phi_fu_173_p4;
reg   [7:0] axi_data_V_1_i_phi_fu_184_p4;
reg   [0:0] eol_i_phi_fu_207_p4;
wire   [0:0] ap_reg_phiprechg_axi_last_V_2_i_reg_215pp1_it0;
wire   [7:0] ap_reg_phiprechg_p_Val2_s_reg_228pp1_it0;
reg   [0:0] eol_2_i_reg_265;
reg   [0:0] sof_1_i_fu_82;
wire   [11:0] p_cast_i_fu_294_p1;
wire   [11:0] p_7_cast_i_fu_309_p1;
wire   [0:0] tmp_user_V_fu_285_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_sig_bdd_131;
reg    ap_sig_bdd_211;
reg    ap_sig_bdd_150;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_fu_313_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_data_V1_i_reg_149 <= tmp_data_V_reg_348;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_data_V1_i_reg_149 <= axi_data_V_3_i_reg_253;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        axi_data_V_1_i_reg_181 <= p_Val2_s_reg_228;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
        axi_data_V_1_i_reg_181 <= axi_data_V1_i_reg_149;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
        axi_data_V_3_i_reg_253 <= axi_data_V_1_i_phi_fu_184_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv1_0 == eol_2_i_reg_265) & ~ap_sig_bdd_163)) begin
        axi_data_V_3_i_reg_253 <= input_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_last_V1_i_reg_139 <= tmp_last_V_reg_356;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_last_V1_i_reg_139 <= axi_last_V_3_i_reg_241;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_150) begin
        if (ap_sig_bdd_211) begin
            axi_last_V_2_i_reg_215 <= eol_phi_fu_173_p4;
        end else if (ap_sig_bdd_131) begin
            axi_last_V_2_i_reg_215 <= input_stream_TLAST;
        end else if ((ap_true == ap_true)) begin
            axi_last_V_2_i_reg_215 <= ap_reg_phiprechg_axi_last_V_2_i_reg_215pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
        axi_last_V_3_i_reg_241 <= eol_phi_fu_173_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv1_0 == eol_2_i_reg_265) & ~ap_sig_bdd_163)) begin
        axi_last_V_3_i_reg_241 <= input_stream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
        eol_2_i_reg_265 <= eol_i_phi_fu_207_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv1_0 == eol_2_i_reg_265) & ~ap_sig_bdd_163)) begin
        eol_2_i_reg_265 <= input_stream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        eol_i_reg_203 <= axi_last_V_2_i_reg_215;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
        eol_i_reg_203 <= ap_const_lv1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        eol_reg_170 <= axi_last_V_2_i_reg_215;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
        eol_reg_170 <= axi_last_V1_i_reg_139;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_fu_313_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        p_7_i_reg_192 <= j_V_fu_318_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
        p_7_i_reg_192 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_150) begin
        if (ap_sig_bdd_211) begin
            p_Val2_s_reg_228 <= axi_data_V_1_i_phi_fu_184_p4;
        end else if (ap_sig_bdd_131) begin
            p_Val2_s_reg_228 <= input_stream_TDATA;
        end else if ((ap_true == ap_true)) begin
            p_Val2_s_reg_228 <= ap_reg_phiprechg_p_Val2_s_reg_228pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_i_reg_159 <= ap_const_lv11_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        p_i_reg_159 <= i_V_reg_372;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_fu_313_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        sof_1_i_fu_82 <= ap_const_lv1_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sof_1_i_fu_82 <= ap_const_lv1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_87)) begin
        cols_V_reg_343 <= img_cols_V_dout;
        rows_V_reg_338 <= img_rows_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        exitcond_i_reg_377 <= exitcond_i_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_V_reg_372 <= i_V_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(input_stream_TVALID == ap_const_logic_0))) begin
        tmp_data_V_reg_348 <= input_stream_TDATA;
        tmp_last_V_reg_356 <= input_stream_TLAST;
    end
end

always @ (ap_done_reg or exitcond3_i_fu_298_p2 or ap_sig_cseq_ST_st4_fsm_3) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(exitcond3_i_fu_298_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond3_i_fu_298_p2 or ap_sig_cseq_ST_st4_fsm_3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(exitcond3_i_fu_298_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_124) begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_26) begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_99) begin
    if (ap_sig_bdd_99) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_188) begin
    if (ap_sig_bdd_188) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_113) begin
    if (ap_sig_bdd_113) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_158) begin
    if (ap_sig_bdd_158) begin
        ap_sig_cseq_ST_st7_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_181) begin
    if (ap_sig_bdd_181) begin
        ap_sig_cseq_ST_st8_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_6 = ap_const_logic_0;
    end
end

always @ (axi_data_V_1_i_reg_181 or p_Val2_s_reg_228 or exitcond_i_reg_377 or ap_sig_cseq_ST_pp1_stg0_fsm_4 or ap_reg_ppiten_pp1_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        axi_data_V_1_i_phi_fu_184_p4 = p_Val2_s_reg_228;
    end else begin
        axi_data_V_1_i_phi_fu_184_p4 = axi_data_V_1_i_reg_181;
    end
end

always @ (eol_i_reg_203 or axi_last_V_2_i_reg_215 or exitcond_i_reg_377 or ap_sig_cseq_ST_pp1_stg0_fsm_4 or ap_reg_ppiten_pp1_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        eol_i_phi_fu_207_p4 = axi_last_V_2_i_reg_215;
    end else begin
        eol_i_phi_fu_207_p4 = eol_i_reg_203;
    end
end

always @ (eol_reg_170 or axi_last_V_2_i_reg_215 or exitcond_i_reg_377 or ap_sig_cseq_ST_pp1_stg0_fsm_4 or ap_reg_ppiten_pp1_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        eol_phi_fu_173_p4 = axi_last_V_2_i_reg_215;
    end else begin
        eol_phi_fu_173_p4 = eol_reg_170;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_87) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_87)) begin
        img_cols_V_out_write = ap_const_logic_1;
    end else begin
        img_cols_V_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_87) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_87)) begin
        img_cols_V_read = ap_const_logic_1;
    end else begin
        img_cols_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_i_reg_377 or ap_sig_cseq_ST_pp1_stg0_fsm_4 or ap_sig_bdd_132 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_139 or ap_reg_ppiten_pp1_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_reg_377 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        img_data_stream_V_write = ap_const_logic_1;
    end else begin
        img_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_87) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_87)) begin
        img_rows_V_out_write = ap_const_logic_1;
    end else begin
        img_rows_V_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_87) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_87)) begin
        img_rows_V_read = ap_const_logic_1;
    end else begin
        img_rows_V_read = ap_const_logic_0;
    end
end

always @ (input_stream_TVALID or ap_sig_cseq_ST_st2_fsm_1 or exitcond_i_fu_313_p2 or ap_sig_cseq_ST_pp1_stg0_fsm_4 or brmerge_i_fu_327_p2 or ap_sig_bdd_132 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_139 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st7_fsm_5 or ap_sig_bdd_163 or eol_2_i_reg_265) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(input_stream_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv1_0 == eol_2_i_reg_265) & ~ap_sig_bdd_163) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_fu_313_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_i_fu_327_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))))) begin
        input_stream_TREADY = ap_const_logic_1;
    end else begin
        input_stream_TREADY = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or input_stream_TVALID or ap_sig_bdd_87 or exitcond3_i_fu_298_p2 or exitcond_i_fu_313_p2 or ap_sig_bdd_132 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_139 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_163 or eol_2_i_reg_265 or tmp_user_V_fu_285_p1) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_87) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(input_stream_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == tmp_user_V_fu_285_p1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(input_stream_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_user_V_fu_285_p1))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(exitcond3_i_fu_298_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_pp1_stg0_fsm_4 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) & ~(exitcond_i_fu_313_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_st7_fsm_5 : 
        begin
            if (((ap_const_lv1_0 == eol_2_i_reg_265) & ~ap_sig_bdd_163)) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else if ((~ap_sig_bdd_163 & ~(ap_const_lv1_0 == eol_2_i_reg_265))) begin
                ap_NS_fsm = ap_ST_st8_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end
        end
        ap_ST_st8_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_reg_phiprechg_axi_last_V_2_i_reg_215pp1_it0 = 'bx;

assign ap_reg_phiprechg_p_Val2_s_reg_228pp1_it0 = 'bx;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_113 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (exitcond_i_fu_313_p2 or brmerge_i_fu_327_p2) begin
    ap_sig_bdd_131 = ((exitcond_i_fu_313_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_i_fu_327_p2));
end


always @ (input_stream_TVALID or exitcond_i_fu_313_p2 or brmerge_i_fu_327_p2) begin
    ap_sig_bdd_132 = ((input_stream_TVALID == ap_const_logic_0) & (exitcond_i_fu_313_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_i_fu_327_p2));
end


always @ (img_data_stream_V_full_n or exitcond_i_reg_377) begin
    ap_sig_bdd_139 = ((img_data_stream_V_full_n == ap_const_logic_0) & (exitcond_i_reg_377 == ap_const_lv1_0));
end


always @ (ap_sig_cseq_ST_pp1_stg0_fsm_4 or ap_sig_bdd_132 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_139 or ap_reg_ppiten_pp1_it1) begin
    ap_sig_bdd_150 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_139 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_158 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (input_stream_TVALID or eol_2_i_reg_265) begin
    ap_sig_bdd_163 = ((input_stream_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == eol_2_i_reg_265));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_181 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_188 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (exitcond_i_fu_313_p2 or brmerge_i_fu_327_p2) begin
    ap_sig_bdd_211 = ((exitcond_i_fu_313_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_i_fu_327_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_26 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_start or ap_done_reg or img_rows_V_empty_n or img_cols_V_empty_n or img_rows_V_out_full_n or img_cols_V_out_full_n) begin
    ap_sig_bdd_87 = ((img_rows_V_empty_n == ap_const_logic_0) | (img_cols_V_empty_n == ap_const_logic_0) | (img_rows_V_out_full_n == ap_const_logic_0) | (img_cols_V_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_99 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign brmerge_i_fu_327_p2 = (sof_1_i_fu_82 | eol_i_phi_fu_207_p4);

assign exitcond3_i_fu_298_p2 = (p_cast_i_fu_294_p1 == rows_V_reg_338? 1'b1: 1'b0);

assign exitcond_i_fu_313_p2 = (p_7_cast_i_fu_309_p1 == cols_V_reg_343? 1'b1: 1'b0);

assign i_V_fu_303_p2 = (p_i_reg_159 + ap_const_lv11_1);

assign img_cols_V_out_din = img_cols_V_dout;

assign img_data_stream_V_din = p_Val2_s_reg_228;

assign img_rows_V_out_din = img_rows_V_dout;

assign j_V_fu_318_p2 = (p_7_i_reg_192 + ap_const_lv11_1);

assign p_7_cast_i_fu_309_p1 = p_7_i_reg_192;

assign p_cast_i_fu_294_p1 = p_i_reg_159;

assign tmp_user_V_fu_285_p1 = input_stream_TUSER;


endmodule //canny_AXIvideo2Mat_8_1024_1024_0_s

