# ğŸ› ï¸ 06_openlane_first_run  
**OpenLane åˆå›å®Ÿè¡Œã‚¬ã‚¤ãƒ‰ï¼ˆä¸­åšç‰ˆãƒ»æœ€å°ãƒ•ãƒ­ãƒ¼ï¼‰**  
*OpenLane First Run Guide (Mid-Level / Minimal Flow)*

---

## ğŸ“˜ æ¦‚è¦ï½œOverview
æœ¬ç¯€ã§ã¯ã€OpenLane ã‚’ **åˆã‚ã¦å®Ÿè¡Œã™ã‚‹ãƒ¦ãƒ¼ã‚¶ãƒ¼å‘ã‘**ã«ã€  
æœ€å°ã® Verilog â†’ GDS ãƒ•ãƒ­ãƒ¼ï¼ˆsynthesis â†’ floorplan â†’ placement â†’ routing â†’ GDSï¼‰ã‚’  
ç¢ºå®Ÿã«å®Œèµ°ã•ã›ã‚‹ãŸã‚ã®æ‰‹é †ã‚’ã¾ã¨ã‚ã¾ã™ã€‚  
*This section is a minimal, reliable guide for running OpenLane for the first time: from Verilog to GDS.*

---

# âœ… 1. ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆï½œ*Directory Structure*
OpenLane ã§ã¯ **å›ºå®šæ§‹é€ **ãŒå¿…è¦ã§ã™ã€‚  

```
~/openlane/
 â”œâ”€â”€ pdks/
 â””â”€â”€ designs/
       â””â”€â”€ simple_inv/
            â”œâ”€â”€ config.tcl
            â””â”€â”€ src/
                 â””â”€â”€ inverter.v
```

---

# âœ… 2. ãƒ†ã‚¹ãƒˆç”¨ RTL ã‚’æº–å‚™ï½œ*Prepare Test RTL*

`designs/simple_inv/src/inverter.v`

```verilog
module inverter (
    input  wire a,
    output wire y
);
    assign y = ~a;
endmodule
```

---

# âœ… 3. config.tcl ã‚’æº–å‚™ï½œ*Create config.tcl*

`designs/simple_inv/config.tcl`

```tcl
set ::env(DESIGN_NAME) "inverter"
set ::env(VERILOG_FILES) "./src/inverter.v"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(CLOCK_PORT) "a"
```

å¿…è¦æœ€ä½é™ã«çµã£ãŸè¨­å®šã€‚  
*A minimal configuration file for a clean first run.*

---

# âœ… 4. OpenLane ã‚³ãƒ³ãƒ†ãƒŠã‚’èµ·å‹•ï½œ*Run OpenLane Container*

```bash
docker run --rm -it   -v "$HOME/openlane/pdks":/pdks   -v "$HOME/openlane/designs":/openlane/designs   -e PDK_ROOT=/pdks   -e PDK=sky130A   efabless/openlane:2024.09.11 bash
```

---

# âœ… 5. ãƒ•ãƒ­ãƒ¼ã‚’å®Ÿè¡Œï½œ*Run the Flow*

```bash
flow.tcl -design simple_inv -overwrite
```

æˆåŠŸã™ã‚‹ã¨ï¼š

```
runs/RUN_<timestamp>/results/final/gds/inverter.gds
```

---

# âœ… 6. ç”Ÿæˆç‰©ï½œ*What Gets Generated*

| ãƒ•ã‚¡ã‚¤ãƒ« | èª¬æ˜ |
|----------|------|
| `inverter.synthesis.v` | åˆæˆå¾Œ RTL |
| `inverter.floorplan.def` | ãƒ•ãƒ­ã‚¢ãƒ—ãƒ©ãƒ³ |
| `inverter.placement.def` | ä½ç½®é…ç½® |
| `inverter.route.def` | é…ç·šçµæœ |
| `inverter.gds` | æœ€çµ‚ GDS |

---

# âœ… 7. Mermaid å›³ï¼šæœ€å°ãƒ•ãƒ­ãƒ¼ï½œ*Minimal Flow Diagram*

```mermaid
graph LR
    A[RTL Verilog] --> B[Synthesis]
    B --> C[Floorplan]
    C --> D[Placement]
    D --> E[Routing]
    E --> F[GDS Export]

    style A fill:#e3f2fd,stroke:#1565c0
    style B fill:#f1f8e9,stroke:#2e7d32
    style C fill:#fffde7,stroke:#f9a825
    style D fill:#ffecb3,stroke:#ef6c00
    style E fill:#fce4ec,stroke:#c2185b
    style F fill:#ede7f6,stroke:#4527a0
```

---

# âœ… 8. ã‚ˆãã‚ã‚‹ã‚¨ãƒ©ãƒ¼ï½œ*Common Issues*

| ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ | åŸå›  | å¯¾å‡¦ |
|------------|------|------|
| `PDK not found` | ãƒ‘ã‚¹ä¸ä¸€è‡´ | `-e PDK_ROOT=/pdks` |
| `No such file inverter.v` | ãƒ‘ã‚¹èª¤ã‚Š | `VERILOG_FILES` ã‚’ä¿®æ­£ |
| `flow.tcl: command not found` | ã‚³ãƒ³ãƒ†ãƒŠæœªèµ·å‹• | Docker ã®ä¸­ã§å®Ÿè¡Œ |
| `Magic drc` ã‚¨ãƒ©ãƒ¼ | åˆå›ã§ã¯æ­£å¸¸ | æœ€å°ä¾‹ã¯è»½å¾®ã‚¨ãƒ©ãƒ¼ã§ã‚‚OK |

---

# âœ… 9. ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆï½œ*Checklist*

| é …ç›® | OK? |
|------|-----|
| simple_inv ãƒ•ã‚©ãƒ«ãƒ€ä½œæˆ | âœ… |
| inverter.v ä½œæˆ | âœ… |
| config.tcl ä½œæˆ | âœ… |
| Docker + OpenLane èµ·å‹• | âœ… |
| ãƒ•ãƒ­ãƒ¼å®Œèµ° | âœ… |
| GDS ç”Ÿæˆ | âœ… |

---

## ğŸ‘¤ Author
ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰  
GitHub: https://github.com/Samizo-AITL
