; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 1 0
8 state 1 error
9 init 1 8 7
10 sort bitvec 32
11 uext 10 8 31
12 const 10 00000000000000000000000000000000
13 eq 1 11 12
14 state 1 send_en
15 init 1 14 7
16 uext 10 14 31
17 eq 1 16 12
18 or 1 13 17
19 not 1 18
20 output 19 prop_neg
21 const 1 1
22 not 1 18
23 and 1 21 22
24 bad 23
25 state 1 S1
26 init 1 25 7
27 state 1 S2
28 init 1 27 7
29 input 1
30 uext 1 29 0 add_mpx2
31 sort bitvec 4
32 input 31
33 uext 31 32 0 canale
34 input 1
35 uext 1 34 0 confirm
36 input 31
37 uext 31 36 0 conta_tmp
38 input 1
39 uext 1 38 0 data_out
40 state 1 itfc_state
41 init 1 40 7
42 state 1 load
43 init 1 42 7
44 input 1
45 uext 1 44 0 load_dato
46 input 1
47 uext 1 46 0 mpx
48 input 1
49 uext 1 48 0 mux_en
50 state 1 next_bit
51 init 1 50 21
52 input 3
53 uext 3 52 0 out_reg
54 uext 1 18 0 prop
55 input 1
56 uext 1 55 0 rdy
57 state 1 send
58 init 1 57 7
59 state 1 send_data
60 init 1 59 7
61 state 1 shot
62 init 1 61 7
63 input 1
64 uext 1 63 0 soc
65 state 1 tre
66 init 1 65 7
67 sort bitvec 10
68 const 67 0000000000
69 state 67 tx_conta
70 init 67 69 68
71 state 1 tx_end
72 init 1 71 7
73 input 1
74 ite 1 71 21 65
75 not 1 74
76 ite 1 75 7 21
77 ite 1 42 76 73
78 ite 1 42 77 8
79 input 1
80 input 1
81 ite 1 75 21 74
82 ite 1 42 81 80
83 ite 1 42 82 74
84 not 1 83
85 not 1 5
86 or 1 84 85
87 ite 1 86 21 7
88 ite 1 57 87 79
89 ite 1 57 88 78
90 next 1 8 89
91 ite 1 71 7 14
92 input 1
93 ite 1 86 91 21
94 ite 1 57 93 92
95 ite 1 57 94 91
96 next 1 14 95
97 ite 1 25 7 21
98 next 1 25 97
99 input 1
100 ite 1 59 21 7
101 eq 1 27 7
102 ite 1 101 100 99
103 ite 1 27 7 102
104 next 1 27 103
105 input 1
106 ite 1 61 21 7
107 eq 1 40 7
108 ite 1 107 106 105
109 ite 1 40 7 108
110 next 1 40 109
111 input 1
112 ite 1 61 21 42
113 eq 1 40 7
114 ite 1 113 112 111
115 ite 1 40 7 114
116 next 1 42 115
117 input 1
118 input 1
119 input 1
120 eq 1 50 7
121 ite 1 120 21 21
122 uext 10 69 22
123 const 10 00000000000000000000000001101000
124 ugt 1 122 123
125 ite 1 124 121 119
126 ite 1 14 125 118
127 ite 1 124 126 50
128 ite 1 14 127 117
129 ite 1 14 128 50
130 next 1 50 129
131 ite 1 40 21 57
132 next 1 57 131
133 ite 1 25 59 59
134 next 1 59 133
135 ite 1 27 21 61
136 next 1 61 135
137 next 1 65 83
138 input 67
139 uext 10 69 22
140 const 10 00000000000000000000000000000001
141 add 10 139 140
142 slice 67 141 9 0
143 ite 67 124 68 142
144 ite 67 14 143 138
145 ite 67 14 144 69
146 next 67 69 145
147 input 1
148 input 1
149 input 1
150 eq 1 50 7
151 ite 1 150 7 7
152 ite 1 124 151 149
153 ite 1 14 152 148
154 ite 1 124 153 7
155 ite 1 14 154 147
156 ite 1 14 155 7
157 next 1 71 156
; end of yosys output
