static int F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 ) &&\r\nF_2 ( V_2 ) &&\r\nF_2 ( V_3 ) &&\r\nF_2 ( V_4 ) &&\r\nF_2 ( V_5 ) &&\r\nF_2 ( V_6 ) ;\r\n}\r\nstatic void F_3 ( int V_7 , T_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_7 - 3 ;\r\nV_11 = V_10 [ V_15 + 1 ] ;\r\nV_12 = V_10 [ V_15 + 2 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 64 ) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"vmovdqa64 %0,%%zmm2\n\t"\r\n"prefetchnta %1\n\t"\r\n"vmovdqa64 %%zmm2,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0-1][d]));\r\nfor ( V_14 = V_15 - 2 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %0,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]));\r\n}\r\nasm volatile("vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm4,%%zmm4\n\t"\r\n"vmovntdq %%zmm2,%0\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vmovntdq %%zmm4,%1\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4"\r\n:\r\n: "m" (p[d]), "m" (q[d]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}\r\nstatic void F_6 ( int V_7 , int V_16 , int V_17 ,\r\nT_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_17 ;\r\nV_11 = V_10 [ V_7 - 2 ] ;\r\nV_12 = V_10 [ V_7 - 1 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n: : "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 64 ) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm2\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2"\r\n:\r\n: "m" (dptr[z0][d]), "m" (p[d]));\r\nfor ( V_14 = V_15 - 1 ; V_14 >= V_16 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4"\r\n:\r\n: "m" (dptr[z][d]));\r\n}\r\nfor ( V_14 = V_16 - 1 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4"\r\n:\r\n: );\r\n}\r\nasm volatile("vpxorq %0,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %%zmm4,%0\n\t"\r\n"vmovdqa64 %%zmm2,%1"\r\n:\r\n: "m" (q[d]), "m" (p[d]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}\r\nstatic void F_7 ( int V_7 , T_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_7 - 3 ;\r\nV_11 = V_10 [ V_15 + 1 ] ;\r\nV_12 = V_10 [ V_15 + 2 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 128 ) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"vmovdqa64 %0,%%zmm2\n\t"\r\n"vmovdqa64 %1,%%zmm3\n\t"\r\n"vmovdqa64 %%zmm2,%%zmm4\n\t"\r\n"vmovdqa64 %%zmm3,%%zmm6"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]));\r\nfor ( V_14 = V_15 - 1 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm1,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]));\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vmovntdq %%zmm4,%2\n\t"\r\n"vmovntdq %%zmm6,%3"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (q[d]),\r\n"m" (q[d+64]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}\r\nstatic void F_8 ( int V_7 , int V_16 , int V_17 ,\r\nT_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_17 ;\r\nV_11 = V_10 [ V_7 - 2 ] ;\r\nV_12 = V_10 [ V_7 - 1 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n: : "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 128 ) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6\n\t"\r\n"vmovdqa64 %2,%%zmm2\n\t"\r\n"vmovdqa64 %3,%%zmm3\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm3,%%zmm3"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]),\r\n"m" (p[d]), "m" (p[d+64]));\r\nfor ( V_14 = V_15 - 1 ; V_14 >= V_16 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]));\r\n}\r\nfor ( V_14 = V_16 - 1 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: );\r\n}\r\nasm volatile("vpxorq %0,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %1,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %%zmm4,%0\n\t"\r\n"vmovdqa64 %%zmm6,%1\n\t"\r\n"vmovdqa64 %%zmm2,%2\n\t"\r\n"vmovdqa64 %%zmm3,%3"\r\n:\r\n: "m" (q[d]), "m" (q[d+64]), "m" (p[d]),\r\n"m" (p[d+64]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}\r\nstatic void F_9 ( int V_7 , T_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_7 - 3 ;\r\nV_11 = V_10 [ V_15 + 1 ] ;\r\nV_12 = V_10 [ V_15 + 2 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm3,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm10,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm11,%%zmm11,%%zmm11\n\t"\r\n"vpxorq %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm14,%%zmm14,%%zmm14"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 256 ) {\r\nfor ( V_14 = V_15 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"prefetchnta %2\n\t"\r\n"prefetchnta %3\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm1,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm1,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm1,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vmovdqa64 %2,%%zmm13\n\t"\r\n"vmovdqa64 %3,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm13,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm15,%%zmm11,%%zmm11\n"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]),\r\n"m" (dptr[z][d+128]), "m" (dptr[z][d+192]));\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vpxorq %%zmm3,%%zmm3,%%zmm3\n\t"\r\n"vmovntdq %%zmm10,%2\n\t"\r\n"vpxorq %%zmm10,%%zmm10,%%zmm10\n\t"\r\n"vmovntdq %%zmm11,%3\n\t"\r\n"vpxorq %%zmm11,%%zmm11,%%zmm11\n\t"\r\n"vmovntdq %%zmm4,%4\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vmovntdq %%zmm6,%5\n\t"\r\n"vpxorq %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vmovntdq %%zmm12,%6\n\t"\r\n"vpxorq %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vmovntdq %%zmm14,%7\n\t"\r\n"vpxorq %%zmm14,%%zmm14,%%zmm14"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]), "m" (q[d]), "m" (q[d+64]),\r\n"m" (q[d+128]), "m" (q[d+192]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}\r\nstatic void F_10 ( int V_7 , int V_16 , int V_17 ,\r\nT_1 V_8 , void * * V_9 )\r\n{\r\nT_2 * * V_10 = ( T_2 * * ) V_9 ;\r\nT_2 * V_11 , * V_12 ;\r\nint V_13 , V_14 , V_15 ;\r\nV_15 = V_17 ;\r\nV_11 = V_10 [ V_7 - 2 ] ;\r\nV_12 = V_10 [ V_7 - 1 ] ;\r\nF_4 () ;\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n:: "m" (raid6_avx512_constants.x1d[0]));\r\nfor ( V_13 = 0 ; V_13 < V_8 ; V_13 += 256 ) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6\n\t"\r\n"vmovdqa64 %2,%%zmm12\n\t"\r\n"vmovdqa64 %3,%%zmm14\n\t"\r\n"vmovdqa64 %4,%%zmm2\n\t"\r\n"vmovdqa64 %5,%%zmm3\n\t"\r\n"vmovdqa64 %6,%%zmm10\n\t"\r\n"vmovdqa64 %7,%%zmm11\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm12,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm14,%%zmm11,%%zmm11"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]),\r\n"m" (dptr[z0][d+128]), "m" (dptr[z0][d+192]),\r\n"m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]));\r\nfor ( V_14 = V_15 - 1 ; V_14 >= V_16 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm13,%%zmm13,%%zmm13\n\t"\r\n"vpxorq %%zmm15,%%zmm15,%%zmm15\n\t"\r\n"prefetchnta %0\n\t"\r\n"prefetchnta %2\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm13,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm15,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%Zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vmovdqa64 %2,%%zmm13\n\t"\r\n"vmovdqa64 %3,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm13,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm15,%%zmm11,%%zmm11\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]),\r\n"m" (dptr[z][d+128]),\r\n"m" (dptr[z][d+192]));\r\n}\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n:\r\n: "m" (q[d]), "m" (q[d+128]));\r\nfor ( V_14 = V_16 - 1 ; V_14 >= 0 ; V_14 -- ) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm13,%%zmm13,%%zmm13\n\t"\r\n"vpxorq %%zmm15,%%zmm15,%%zmm15\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm13,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm15,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: );\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vmovntdq %%zmm10,%2\n\t"\r\n"vmovntdq %%zmm11,%3\n\t"\r\n"vpxorq %4,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %5,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %6,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %7,%%zmm14,%%zmm14\n\t"\r\n"vmovntdq %%zmm4,%4\n\t"\r\n"vmovntdq %%zmm6,%5\n\t"\r\n"vmovntdq %%zmm12,%6\n\t"\r\n"vmovntdq %%zmm14,%7"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]), "m" (q[d]), "m" (q[d+64]),\r\n"m" (q[d+128]), "m" (q[d+192]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nF_5 () ;\r\n}
