# RIS

A Hardware Architecture For Reconfigurable Intelligent Surfaces with Minimal Active Elements for Explicit Channel Estimation

Author: Evangelos Vlachos Last Modified: Nov., 2020

If you use this code or any (possibly modified) part of it in any publication, please cite the paper: G. C. Alexandropoulos and E. Vlachos, "A Hardware Architecture For Reconfigurable Intelligent Surfaces with Minimal Active Elements for Explicit Channel Estimation," ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Barcelona, Spain, 2020, pp. 9175-9179, doi: 10.1109/ICASSP40776.2020.9053976.

Contact person email: evlachos@isi.gr
