# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim -voptargs=+acc work.lab1_wc
# vsim -voptargs="+acc" work.lab1_wc 
# Start time: 10:10:51 on Sep 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/wchan/Documents/GitHub/e155Lab1/fpga/radiant_project/lab1_wc/source/impl_1/lab1_wc.sv(20): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'lab1_wc'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 10:10:52 on Sep 01,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -voptargs=+acc work.lab1_wc -L iCE40UP
# vsim -voptargs="+acc" work.lab1_wc -L iCE40UP 
# Start time: 10:11:52 on Sep 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.seg_disp(fast)
# Loading work.leds(fast)
add wave -position insertpoint  \
sim:/lab1_wc/s
force s 1000
run 100
add wave -position insertpoint  \
sim:/lab1_wc/seg
force s 1010
run 100
# Modified C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
vlog -reportprogress 300 -work work C:/Users/wchan/Documents/GitHub/e155Lab1/fpga/radiant_project/lab1_wc/source/impl_1/lab1_wc.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:25:21 on Sep 01,2025
# vlog -reportprogress 300 -work work C:/Users/wchan/Documents/GitHub/e155Lab1/fpga/radiant_project/lab1_wc/source/impl_1/lab1_wc.sv 
# -- Compiling module lab1_wc
# 
# Top level modules:
# 	lab1_wc
# End time: 10:25:21 on Sep 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.seg_disp(fast)
force s 1010
run 100
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab1_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.seg_disp(fast)
force s 1111
run 100
force s 4'b1111
run 100
add wave -position insertpoint  \
sim:/lab1_wc/led
run 100
# End time: 11:55:25 on Sep 01,2025, Elapsed time: 1:43:33
# Errors: 0, Warnings: 1
