Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 11:48:39 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_debug_top_timing_summary_routed.rpt -pb uart_debug_top_timing_summary_routed.pb -rpx uart_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_debug_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.472        0.000                      0                  480        0.138        0.000                      0                  480        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.472        0.000                      0                  480        0.138        0.000                      0                  480        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.087ns (21.507%)  route 3.967ns (78.493%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.956    10.361    rst_w0
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.087ns (21.507%)  route 3.967ns (78.493%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.956    10.361    rst_w0
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[5]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.087ns (21.507%)  route 3.967ns (78.493%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.956    10.361    rst_w0
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[6]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.087ns (21.507%)  route 3.967ns (78.493%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.956    10.361    rst_w0
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  reset_counter_reg[7]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.087ns (22.119%)  route 3.827ns (77.881%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.816    10.221    rst_w0
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.087ns (22.119%)  route 3.827ns (77.881%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.816    10.221    rst_w0
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[11]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.087ns (22.119%)  route 3.827ns (77.881%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.816    10.221    rst_w0
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[8]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.087ns (22.119%)  route 3.827ns (77.881%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.816    10.221    rst_w0
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.582    15.004    clk100mhz_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  reset_counter_reg[9]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.412    14.833    reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.087ns (22.186%)  route 3.813ns (77.814%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.801    10.206    rst_w0
    SLICE_X5Y134         FDRE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.581    15.003    clk100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_CE)      -0.412    14.832    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 reset_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.087ns (22.186%)  route 3.813ns (77.814%))
  Logic Levels:           3  (LUT1=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704     5.306    clk100mhz_IBUF_BUFG
    SLICE_X5Y137         FDRE                                         r  reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  reset_counter_reg[13]/Q
                         net (fo=2, routed)           0.813     6.576    u_cmd_proc/reset_counter_reg[13]
    SLICE_X6Y137         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_5/O
                         net (fo=4, routed)           0.981     7.680    u_cmd_proc/reset_counter_reg_13_sn_1
    SLICE_X4Y135         LUT4 (Prop_lut4_I2_O)        0.152     7.832 f  u_cmd_proc/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=93, routed)          1.217     9.050    rst_w
    SLICE_X8Y140         LUT1 (Prop_lut1_I0_O)        0.355     9.405 r  reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.801    10.206    rst_w0
    SLICE_X5Y134         FDRE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.581    15.003    clk100mhz_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_CE)      -0.412    14.832    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_cmd_proc/tx_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.161%)  route 0.113ns (37.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X5Y142         FDRE                                         r  u_cmd_proc/tx_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_cmd_proc/tx_data_o_reg[3]/Q
                         net (fo=1, routed)           0.113     1.770    U_TX/Q[3]
    SLICE_X2Y141         LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  U_TX/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_TX/shift[4]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  U_TX/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.870     2.035    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  U_TX/shift_reg[4]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.121     1.676    U_TX/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_burst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.597     1.516    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_cmd_proc/cmd_buffer_reg[6][0]/Q
                         net (fo=4, routed)           0.099     1.757    u_cmd_proc/cmd_buffer_reg_n_0_[6][0]
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.048     1.805 r  u_cmd_proc/timing_burst[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_cmd_proc/timing_burst[2]_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  u_cmd_proc/timing_burst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.867     2.033    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  u_cmd_proc/timing_burst_reg[2]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.131     1.660    u_cmd_proc/timing_burst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_burst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.597     1.516    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_cmd_proc/cmd_buffer_reg[6][0]/Q
                         net (fo=4, routed)           0.099     1.757    u_cmd_proc/cmd_buffer_reg_n_0_[6][0]
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  u_cmd_proc/timing_burst[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_cmd_proc/timing_burst[0]_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  u_cmd_proc/timing_burst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.867     2.033    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  u_cmd_proc/timing_burst_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120     1.649    u_cmd_proc/timing_burst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_TX/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.514    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  U_TX/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U_TX/bit_cnt_reg[1]/Q
                         net (fo=8, routed)           0.110     1.766    U_TX/bit_cnt_reg_n_0_[1]
    SLICE_X2Y137         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  U_TX/shift[8]_i_2/O
                         net (fo=1, routed)           0.000     1.811    U_TX/shift[8]_i_2_n_0
    SLICE_X2Y137         FDRE                                         r  U_TX/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.867     2.032    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  U_TX/shift_reg[8]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.647    U_TX/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_TX/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/tx_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  U_TX/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  U_TX/bit_cnt_reg[2]/Q
                         net (fo=8, routed)           0.110     1.765    U_TX/bit_cnt_reg_n_0_[2]
    SLICE_X2Y136         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  U_TX/tx_stb_o_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_cmd_proc/tx_stb_o_reg_0
    SLICE_X2Y136         FDRE                                         r  u_cmd_proc/tx_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  u_cmd_proc/tx_stb_o_reg/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.120     1.646    u_cmd_proc/tx_stb_o_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_twr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.600%)  route 0.116ns (38.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_cmd_proc/cmd_buffer_reg[2][0]/Q
                         net (fo=4, routed)           0.116     1.772    u_cmd_proc/cmd_buffer_reg_n_0_[2][0]
    SLICE_X6Y142         LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  u_cmd_proc/timing_twr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    u_cmd_proc/timing_twr[3]_i_1_n_0
    SLICE_X6Y142         FDRE                                         r  u_cmd_proc/timing_twr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.032    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X6Y142         FDRE                                         r  u_cmd_proc/timing_twr_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.121     1.652    u_cmd_proc/timing_twr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_tras_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_cmd_proc/cmd_buffer_reg[4][1]/Q
                         net (fo=5, routed)           0.072     1.752    u_cmd_proc/cmd_buffer_reg_n_0_[4][1]
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  u_cmd_proc/timing_tras[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_cmd_proc/timing_tras[3]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  u_cmd_proc/timing_tras_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.032    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  u_cmd_proc/timing_tras_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.092     1.620    u_cmd_proc/timing_tras_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_RX/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/cmd_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    U_RX/clk100mhz_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  U_RX/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_RX/data_o_reg[0]/Q
                         net (fo=12, routed)          0.126     1.780    u_cmd_proc/D[0]
    SLICE_X7Y137         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.029    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[0][0]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.070     1.598    u_cmd_proc/cmd_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_custom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.506%)  route 0.132ns (41.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.568     1.487    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X11Y142        FDRE                                         r  u_cmd_proc/cmd_buffer_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  u_cmd_proc/cmd_buffer_reg[8][3]/Q
                         net (fo=3, routed)           0.132     1.760    u_cmd_proc/cmd_buffer_reg_n_0_[8][3]
    SLICE_X9Y142         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  u_cmd_proc/timing_custom[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_cmd_proc/timing_custom[3]_i_1_n_0
    SLICE_X9Y142         FDRE                                         r  u_cmd_proc/timing_custom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.839     2.004    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X9Y142         FDRE                                         r  u_cmd_proc/timing_custom_reg[3]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X9Y142         FDRE (Hold_fdre_C_D)         0.092     1.616    u_cmd_proc/timing_custom_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_cmd_proc/cmd_buffer_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cmd_proc/timing_tras_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  u_cmd_proc/cmd_buffer_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_cmd_proc/cmd_buffer_reg[4][0]/Q
                         net (fo=4, routed)           0.104     1.784    u_cmd_proc/cmd_buffer_reg_n_0_[4][0]
    SLICE_X7Y140         LUT5 (Prop_lut5_I0_O)        0.048     1.832 r  u_cmd_proc/timing_tras[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_cmd_proc/timing_tras[2]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  u_cmd_proc/timing_tras_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.032    u_cmd_proc/clk100mhz_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  u_cmd_proc/timing_tras_reg[2]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.107     1.635    u_cmd_proc/timing_tras_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y134    reset_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    reset_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    reset_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    reset_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    reset_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    reset_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    reset_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y134    reset_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y134    reset_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y134    reset_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y134    reset_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y134    reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y134    reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    reset_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    reset_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.979ns (61.913%)  route 2.447ns (38.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.308    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X3Y138         FDSE                                         r  U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDSE (Prop_fdse_C_Q)         0.456     5.764 r  U_TX/tx_o_reg/Q
                         net (fo=1, routed)           2.447     8.212    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.734 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.734    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.364ns (67.853%)  route 0.646ns (32.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    U_TX/clk100mhz_IBUF_BUFG
    SLICE_X3Y138         FDSE                                         r  U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  U_TX/tx_o_reg/Q
                         net (fo=1, routed)           0.646     2.303    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.526 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.526    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.678ns  (logic 1.526ns (41.502%)  route 2.152ns (58.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.678    U_RX/uart_rx_i_IBUF
    SLICE_X6Y134         FDRE                                         r  U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.581     5.003    U_RX/clk100mhz_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  U_RX/rx_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.294ns (25.606%)  route 0.854ns (74.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.147    U_RX/uart_rx_i_IBUF
    SLICE_X6Y134         FDRE                                         r  U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.027    U_RX/clk100mhz_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  U_RX/rx_d1_reg/C





