#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f96b7c06360 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x7f96b7c19610_0 .var "clk", 0 0;
v0x7f96b7c196a0_0 .var "direct_memory_write", 0 0;
v0x7f96b7c19730_0 .var "direct_read_address", 7 0;
v0x7f96b7c197c0_0 .net "direct_read_data", 7 0, L_0x7f96b7c1b360;  1 drivers
v0x7f96b7c19850_0 .var "direct_write_address", 7 0;
v0x7f96b7c19920_0 .var "direct_write_data", 7 0;
v0x7f96b7c199d0_0 .var "haltN", 0 0;
v0x7f96b7c19a80_0 .var/i "i", 31 0;
v0x7f96b7c19b10 .array "instructions", 127 0, 11 0;
v0x7f96b7c19c20_0 .var "resetN", 0 0;
S_0x7f96b7c064d0 .scope module, "p" "processor" 2 11, 3 1 0, S_0x7f96b7c06360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "direct_read_data";
    .port_info 1 /INPUT 8 "direct_read_address";
    .port_info 2 /INPUT 8 "direct_write_address";
    .port_info 3 /INPUT 8 "direct_write_data";
    .port_info 4 /INPUT 1 "direct_memory_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "resetN";
    .port_info 7 /INPUT 1 "haltN";
P_0x7f96b7c06690 .param/l "ADD" 1 3 17, C4<0110>;
P_0x7f96b7c066d0 .param/l "JS" 1 3 16, C4<0101>;
P_0x7f96b7c06710 .param/l "JUMP" 1 3 14, C4<0011>;
P_0x7f96b7c06750 .param/l "JZ" 1 3 15, C4<0100>;
P_0x7f96b7c06790 .param/l "POP" 1 3 13, C4<0010>;
P_0x7f96b7c067d0 .param/l "PUSH" 1 3 12, C4<0001>;
P_0x7f96b7c06810 .param/l "PUSHC" 1 3 11, C4<0000>;
P_0x7f96b7c06850 .param/l "SUB" 1 3 18, C4<0111>;
L_0x7f96b7c1b100 .functor BUFZ 8, L_0x7f96b7c1afd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f96b7c1b170 .functor BUFZ 8, L_0x7f96b7c1afd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f96b7c1b070 .functor BUFZ 8, L_0x7f96b7c1b1e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f96b7c1b360 .functor BUFZ 8, L_0x7f96b7c1b480, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f96b7c06c70_0 .net *"_ivl_0", 31 0, L_0x7f96b7c19cd0;  1 drivers
L_0x7f96b7e63098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c16d30_0 .net *"_ivl_11", 27 0, L_0x7f96b7e63098;  1 drivers
L_0x7f96b7e630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c16de0_0 .net/2u *"_ivl_12", 31 0, L_0x7f96b7e630e0;  1 drivers
L_0x7f96b7e63128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c16ea0_0 .net/2s *"_ivl_16", 7 0, L_0x7f96b7e63128;  1 drivers
v0x7f96b7c16f50_0 .net *"_ivl_18", 7 0, L_0x7f96b7c1a240;  1 drivers
v0x7f96b7c17040_0 .net *"_ivl_20", 32 0, L_0x7f96b7c1a310;  1 drivers
L_0x7f96b7e63170 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c170f0_0 .net *"_ivl_23", 28 0, L_0x7f96b7e63170;  1 drivers
L_0x7f96b7e631b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c171a0_0 .net/2u *"_ivl_24", 32 0, L_0x7f96b7e631b8;  1 drivers
v0x7f96b7c17250_0 .net *"_ivl_26", 32 0, L_0x7f96b7c1a410;  1 drivers
L_0x7f96b7e63008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17360_0 .net *"_ivl_3", 27 0, L_0x7f96b7e63008;  1 drivers
v0x7f96b7c17410_0 .net *"_ivl_30", 7 0, L_0x7f96b7c1a730;  1 drivers
v0x7f96b7c174c0_0 .net *"_ivl_32", 9 0, L_0x7f96b7c1a820;  1 drivers
L_0x7f96b7e63200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17570_0 .net *"_ivl_35", 1 0, L_0x7f96b7e63200;  1 drivers
v0x7f96b7c17620_0 .net *"_ivl_37", 3 0, L_0x7f96b7c1a900;  1 drivers
v0x7f96b7c176d0_0 .net *"_ivl_38", 7 0, L_0x7f96b7c1aa40;  1 drivers
L_0x7f96b7e63050 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17780_0 .net/2u *"_ivl_4", 31 0, L_0x7f96b7e63050;  1 drivers
v0x7f96b7c17830_0 .net *"_ivl_40", 32 0, L_0x7f96b7c1aae0;  1 drivers
L_0x7f96b7e63248 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c179c0_0 .net *"_ivl_43", 24 0, L_0x7f96b7e63248;  1 drivers
L_0x7f96b7e63290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17a50_0 .net/2u *"_ivl_44", 32 0, L_0x7f96b7e63290;  1 drivers
v0x7f96b7c17b00_0 .net *"_ivl_46", 32 0, L_0x7f96b7c1acb0;  1 drivers
v0x7f96b7c17bb0_0 .net *"_ivl_58", 7 0, L_0x7f96b7c1b1e0;  1 drivers
v0x7f96b7c17c60_0 .net *"_ivl_60", 9 0, L_0x7f96b7c1b280;  1 drivers
L_0x7f96b7e632d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17d10_0 .net *"_ivl_63", 1 0, L_0x7f96b7e632d8;  1 drivers
v0x7f96b7c17dc0_0 .net *"_ivl_66", 7 0, L_0x7f96b7c1b480;  1 drivers
v0x7f96b7c17e70_0 .net *"_ivl_68", 9 0, L_0x7f96b7c1b520;  1 drivers
L_0x7f96b7e63320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f96b7c17f20_0 .net *"_ivl_71", 1 0, L_0x7f96b7e63320;  1 drivers
v0x7f96b7c17fd0_0 .net *"_ivl_8", 31 0, L_0x7f96b7c19f60;  1 drivers
v0x7f96b7c18080_0 .net "clk", 0 0, v0x7f96b7c19610_0;  1 drivers
v0x7f96b7c18120_0 .net "data_from_memory", 7 0, L_0x7f96b7c1b070;  1 drivers
v0x7f96b7c181d0 .array/s "data_memory", 255 0, 7 0;
v0x7f96b7c18270_0 .var/s "data_to_memory", 7 0;
v0x7f96b7c18320_0 .var/s "data_to_stack", 7 0;
v0x7f96b7c183d0_0 .net "direct_memory_write", 0 0, v0x7f96b7c196a0_0;  1 drivers
v0x7f96b7c178d0_0 .net "direct_read_address", 7 0, v0x7f96b7c19730_0;  1 drivers
v0x7f96b7c18660_0 .net/s "direct_read_data", 7 0, L_0x7f96b7c1b360;  alias, 1 drivers
v0x7f96b7c186f0_0 .net "direct_write_address", 7 0, v0x7f96b7c19850_0;  1 drivers
v0x7f96b7c18780_0 .net/s "direct_write_data", 7 0, v0x7f96b7c19920_0;  1 drivers
v0x7f96b7c18830_0 .net "haltN", 0 0, v0x7f96b7c199d0_0;  1 drivers
v0x7f96b7c188d0_0 .var/i "i", 31 0;
v0x7f96b7c18980_0 .net "instruction", 11 0, L_0x7f96b7c1ad90;  1 drivers
v0x7f96b7c18a30_0 .var "mem_write", 0 0;
v0x7f96b7c18ad0_0 .net "memory_read_address", 7 0, L_0x7f96b7c1b100;  1 drivers
v0x7f96b7c18b80_0 .net "memory_write_address", 7 0, L_0x7f96b7c1b170;  1 drivers
v0x7f96b7c18c30_0 .var "next_pc", 7 0;
v0x7f96b7c18ce0_0 .net "opcode", 3 0, L_0x7f96b7c1af30;  1 drivers
v0x7f96b7c18d90_0 .net "operand", 7 0, L_0x7f96b7c1afd0;  1 drivers
v0x7f96b7c18e40_0 .var "pc", 7 0;
v0x7f96b7c18ef0_0 .var "pop", 0 0;
v0x7f96b7c18f90_0 .var "push", 0 0;
v0x7f96b7c19030_0 .net "resetN", 0 0, v0x7f96b7c19c20_0;  1 drivers
v0x7f96b7c190d0_0 .var "s_flag", 0 0;
v0x7f96b7c19170_0 .net "stack_empty", 0 0, L_0x7f96b7c1a0c0;  1 drivers
v0x7f96b7c19210_0 .net "stack_full", 0 0, L_0x7f96b7c19e40;  1 drivers
v0x7f96b7c192b0 .array/s "stack_mem", 7 0, 7 0;
v0x7f96b7c19350_0 .var "stack_pointer", 3 0;
v0x7f96b7c19400_0 .net "top_of_stack", 7 0, L_0x7f96b7c1a5d0;  1 drivers
v0x7f96b7c194b0_0 .var "z_flag", 0 0;
E_0x7f96b7c06bc0/0 .event negedge, v0x7f96b7c19030_0;
E_0x7f96b7c06bc0/1 .event posedge, v0x7f96b7c18080_0;
E_0x7f96b7c06bc0 .event/or E_0x7f96b7c06bc0/0, E_0x7f96b7c06bc0/1;
E_0x7f96b7c06c00/0 .event edge, v0x7f96b7c18e40_0, v0x7f96b7c18ce0_0, v0x7f96b7c18d90_0, v0x7f96b7c18120_0;
E_0x7f96b7c06c00/1 .event edge, v0x7f96b7c19400_0, v0x7f96b7c194b0_0, v0x7f96b7c190d0_0;
E_0x7f96b7c06c00 .event/or E_0x7f96b7c06c00/0, E_0x7f96b7c06c00/1;
L_0x7f96b7c19cd0 .concat [ 4 28 0 0], v0x7f96b7c19350_0, L_0x7f96b7e63008;
L_0x7f96b7c19e40 .cmp/eq 32, L_0x7f96b7c19cd0, L_0x7f96b7e63050;
L_0x7f96b7c19f60 .concat [ 4 28 0 0], v0x7f96b7c19350_0, L_0x7f96b7e63098;
L_0x7f96b7c1a0c0 .cmp/eq 32, L_0x7f96b7c19f60, L_0x7f96b7e630e0;
L_0x7f96b7c1a240 .array/port v0x7f96b7c192b0, L_0x7f96b7c1a410;
L_0x7f96b7c1a310 .concat [ 4 29 0 0], v0x7f96b7c19350_0, L_0x7f96b7e63170;
L_0x7f96b7c1a410 .arith/sub 33, L_0x7f96b7c1a310, L_0x7f96b7e631b8;
L_0x7f96b7c1a5d0 .functor MUXZ 8, L_0x7f96b7c1a240, L_0x7f96b7e63128, L_0x7f96b7c1a0c0, C4<>;
L_0x7f96b7c1a730 .array/port v0x7f96b7c181d0, L_0x7f96b7c1a820;
L_0x7f96b7c1a820 .concat [ 8 2 0 0], v0x7f96b7c18e40_0, L_0x7f96b7e63200;
L_0x7f96b7c1a900 .part L_0x7f96b7c1a730, 4, 4;
L_0x7f96b7c1aa40 .array/port v0x7f96b7c181d0, L_0x7f96b7c1acb0;
L_0x7f96b7c1aae0 .concat [ 8 25 0 0], v0x7f96b7c18e40_0, L_0x7f96b7e63248;
L_0x7f96b7c1acb0 .arith/sum 33, L_0x7f96b7c1aae0, L_0x7f96b7e63290;
L_0x7f96b7c1ad90 .concat [ 8 4 0 0], L_0x7f96b7c1aa40, L_0x7f96b7c1a900;
L_0x7f96b7c1af30 .part L_0x7f96b7c1ad90, 8, 4;
L_0x7f96b7c1afd0 .part L_0x7f96b7c1ad90, 0, 8;
L_0x7f96b7c1b1e0 .array/port v0x7f96b7c181d0, L_0x7f96b7c1b280;
L_0x7f96b7c1b280 .concat [ 8 2 0 0], L_0x7f96b7c1b100, L_0x7f96b7e632d8;
L_0x7f96b7c1b480 .array/port v0x7f96b7c181d0, L_0x7f96b7c1b520;
L_0x7f96b7c1b520 .concat [ 8 2 0 0], v0x7f96b7c19730_0, L_0x7f96b7e63320;
    .scope S_0x7f96b7c064d0;
T_0 ;
    %wait E_0x7f96b7c06c00;
    %load/vec4 v0x7f96b7c18e40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c18f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c18ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c18a30_0, 0, 1;
    %load/vec4 v0x7f96b7c18ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x7f96b7c18e40_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18f90_0, 0, 1;
    %load/vec4 v0x7f96b7c18d90_0;
    %store/vec4 v0x7f96b7c18320_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x7f96b7c18e40_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18f90_0, 0, 1;
    %load/vec4 v0x7f96b7c18120_0;
    %store/vec4 v0x7f96b7c18320_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7f96b7c18e40_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18a30_0, 0, 1;
    %load/vec4 v0x7f96b7c19400_0;
    %store/vec4 v0x7f96b7c18270_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18ef0_0, 0, 1;
    %load/vec4 v0x7f96b7c19400_0;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7f96b7c194b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18ef0_0, 0, 1;
    %load/vec4 v0x7f96b7c19400_0;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
T_0.7 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7f96b7c190d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c18ef0_0, 0, 1;
    %load/vec4 v0x7f96b7c19400_0;
    %store/vec4 v0x7f96b7c18c30_0, 0, 8;
T_0.9 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f96b7c064d0;
T_1 ;
    %wait E_0x7f96b7c06bc0;
    %load/vec4 v0x7f96b7c19030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f96b7c18e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f96b7c194b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f96b7c190d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f96b7c19350_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f96b7c188d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7f96b7c188d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7f96b7c188d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c181d0, 0, 4;
    %load/vec4 v0x7f96b7c188d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f96b7c188d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f96b7c18830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f96b7c18c30_0;
    %assign/vec4 v0x7f96b7c18e40_0, 0;
    %load/vec4 v0x7f96b7c18ce0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0x7f96b7c18ef0_0;
    %load/vec4 v0x7f96b7c19170_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x7f96b7c19350_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7f96b7c19350_0, 0;
T_1.10 ;
    %load/vec4 v0x7f96b7c18f90_0;
    %load/vec4 v0x7f96b7c19210_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x7f96b7c18320_0;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c192b0, 0, 4;
    %load/vec4 v0x7f96b7c19350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f96b7c19350_0, 0;
T_1.12 ;
    %load/vec4 v0x7f96b7c18a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x7f96b7c18270_0;
    %load/vec4 v0x7f96b7c18b80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c181d0, 0, 4;
T_1.14 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %add;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c192b0, 0, 4;
    %load/vec4 v0x7f96b7c19350_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7f96b7c19350_0, 0;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %add;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f96b7c194b0_0, 0;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %add;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x7f96b7c190d0_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %sub;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c192b0, 0, 4;
    %load/vec4 v0x7f96b7c19350_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7f96b7c19350_0, 0;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7f96b7c194b0_0, 0;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %load/vec4 v0x7f96b7c19350_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f96b7c192b0, 4;
    %pad/s 32;
    %sub;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x7f96b7c190d0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f96b7c183d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x7f96b7c18780_0;
    %load/vec4 v0x7f96b7c186f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96b7c181d0, 0, 4;
T_1.16 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f96b7c06360;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c19610_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f96b7c19610_0;
    %inv;
    %store/vec4 v0x7f96b7c19610_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f96b7c06360;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f96b7c06360 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f96b7c064d0 {0 0 0};
    %pushi/vec4 511, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 23, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 1536, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 767, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 511, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 511, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 1536, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 12, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 1792, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 767, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f96b7c19b10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c19c20_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f96b7c19730_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c196a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c19c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c196a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f96b7c19850_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f96b7c19a80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7f96b7c19a80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x7f96b7c19a80_0;
    %load/vec4a v0x7f96b7c19b10, 4;
    %parti/s 4, 8, 5;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x7f96b7c19920_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f96b7c19850_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f96b7c19850_0, 0, 8;
    %ix/getv/s 4, v0x7f96b7c19a80_0;
    %load/vec4a v0x7f96b7c19b10, 4;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %ix/getv/s 4, v0x7f96b7c19a80_0;
    %load/vec4a v0x7f96b7c19b10, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f96b7c19920_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7f96b7c19850_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f96b7c19850_0, 0, 8;
T_3.2 ;
    %load/vec4 v0x7f96b7c19a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f96b7c19a80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f96b7c19850_0, 0, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x7f96b7c19920_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c196a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96b7c199d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96b7c199d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
