
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   356102000                       # Number of ticks simulated
final_tick                               2263603082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              151457345                       # Simulator instruction rate (inst/s)
host_op_rate                                151452767                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              387972646                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777628                       # Number of bytes of host memory used
host_seconds                                     0.92                       # Real time elapsed on the host
sim_insts                                   139007607                       # Number of instructions simulated
sim_ops                                     139007607                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103680                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103680                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1428                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          888                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5044                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1620                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1620                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256645568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78000124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     84829627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53198241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274258499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159594723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            906526782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256645568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     84829627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274258499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       615733694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291152535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291152535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291152535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256645568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78000124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     84829627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53198241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274258499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159594723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1197679317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       517376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            771328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484672                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484672                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2357                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          934                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12052                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7573                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7573                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81055428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423608966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9165913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    167862017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31451663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452887094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2166031081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81055428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9165913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31451663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121673004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1361048239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1361048239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1361048239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81055428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423608966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9165913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    167862017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31451663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452887094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3527079320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358737500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358902000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.617202                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.039338                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.577864                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735580                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358737500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358902000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.321494                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799456                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800584                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358737500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358902000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.668464                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   253.091316                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577148                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.494319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001127                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.495446                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358683500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358848000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.092344                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.515555                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576790                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873227                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139268000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151562000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          62008000     75.52%     75.52% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.48%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4878                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          436.280852                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65245                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4878                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.375359                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.929798                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   411.351054                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048691                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.803420                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.852111                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129993                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129993                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30709                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30709                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25642                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25642                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56351                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2806                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2806                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2166                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2166                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4972                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4972                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4972                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4972                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33515                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33515                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27808                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27808                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61323                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61323                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61323                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61323                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083724                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083724                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077891                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077891                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.081079                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.081079                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.081079                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.081079                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3046                       # number of writebacks
system.cpu4.dcache.writebacks::total             3046                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999367                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277463                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           113.111700                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.576976                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.422390                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053861                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946137                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336548                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336548                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164593                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164593                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164593                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164593                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164593                       # number of overall hits
system.cpu4.icache.overall_hits::total         164593                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       167047                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       167047                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       167047                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       167047                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       167047                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       167047                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014690                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014690                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014690                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014690                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014690                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014690                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352606000     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           359043500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895911500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2084                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.611872                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46011                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2084                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.078215                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.711255                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   359.900617                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161545                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.702931                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864476                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79591                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79591                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22647                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22647                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12694                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12694                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35341                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35341                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35341                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35341                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1652                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1652                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          688                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          688                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2340                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2340                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2340                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2340                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067986                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067986                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062100                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062100                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062100                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062100                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu5.dcache.writebacks::total              985                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.188454                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.811546                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367556                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632444                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553766000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563500000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1680724500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12528                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.431875                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153107                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12528                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.221185                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.273303                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.158572                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195846                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627263                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823109                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356218                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356218                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76398                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76398                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156431                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156431                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156431                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156431                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5851                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5851                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12720                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12720                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12720                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12720                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071138                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075199                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075199                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075199                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075199                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8222                       # number of writebacks
system.cpu6.dcache.writebacks::total             8222                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871761                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.813869                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.057893                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.400027                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599722                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358692500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358857000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.787378                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.636342                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151037                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721946                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002248                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724194                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2712                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1791                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          921                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36269                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35651                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120473                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493139                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32927     92.36%     92.36% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1799      5.05%     97.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     508      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     229      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35651                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56193                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12049                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3247                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18746                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12253                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5812                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              261                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             337                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9464                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9464                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10588                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14802                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6600                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37449                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80659                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       508880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       212760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2939952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32183                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88379                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371163                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787598                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67594     76.48%     76.48% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13197     14.93%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3807      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3132      3.54%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     649      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88379                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3077.825146                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1002.766996                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          175                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.483255                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   323.366152                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   577.207170                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244816                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042725                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078947                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140920                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.751422                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2875                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.701904                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19150                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.530778                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22352                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19150                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.167206                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.885527                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    17.531280                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    34.695055                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803749                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.475961                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.206108                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.495172                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   334.382295                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.837824                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   118.950362                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   445.051785                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.215660                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.436007                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004280                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008470                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088256                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081636                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.029013                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029041                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108655                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187309                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974983                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442698                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442698                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12253                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12253                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           29                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             36                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          217                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          482                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             795                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          575                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          731                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2749                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4055                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1101                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          843                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2667                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4612                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          575                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1318                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          731                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          939                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2749                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3149                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9462                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          575                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1318                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          731                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          939                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2749                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3149                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9462                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          129                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          153                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1769                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6335                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8652                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1879                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1701                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4103                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1764                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3218                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5752                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1879                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3533                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1701                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9553                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18507                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1879                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3533                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1701                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9553                       # number of overall misses
system.l2cache1.overall_misses::total           18507                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12253                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12253                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          189                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1986                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6817                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9447                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2865                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1613                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10364                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4851                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2257                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12702                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27969                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4851                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2257                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12702                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27969                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.816456                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.809524                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890735                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929294                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915846                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.502942                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.615707                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477371                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546814                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.554998                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.728303                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583961                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.752086                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661697                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.728303                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583961                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.752086                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661697                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9182                       # number of writebacks
system.l2cache1.writebacks::total                9182                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4910                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4910                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14405                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14433                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14468                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430608                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26775                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35640                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710438                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453566                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10320     28.96%     28.96% # Request fanout histogram
system.membus0.snoop_fanout::3                  25320     71.04%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35640                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9857                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9182                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6704                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             290                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            252                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8604                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8587                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9857                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        38002                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15430                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53432                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53441                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1338496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429552                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1768048                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1768176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13025                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48634                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267632                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442729                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35618     73.24%     73.24% # Request fanout histogram
system.membus1.snoop_fanout::2                  13016     26.76%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48634                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.284157                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.283461                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000696                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.517716                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.517760                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6497                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881238                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6497                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002463                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.811942                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002159                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.262630                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.481267                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.938596                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.032793                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.081371                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.270229                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.300746                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.078914                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.030079                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058662                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064550                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255086                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204389                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992577                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88581                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88581                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1609                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1609                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          731                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          898                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5100                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          898                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5100                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1609                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1609                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          732                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          899                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5101                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          899                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5101                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998634                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998888                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998888                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1619                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1619                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6506                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.826866                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6506                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.084007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004433                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.335554                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.519751                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.952486                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.092393                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.401989                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.433985                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.255250                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.083472                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032484                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059530                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068275                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275124                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214624                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989179                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88662                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88662                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1619                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1619                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          731                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4903                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          898                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5099                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          898                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5099                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1619                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1619                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4904                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5100                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5100                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1620                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     4.963519                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     4.962822                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000696                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.310176                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.310220                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526796051                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524450672.796384                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2345378.203616                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526796136                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524450757.752344                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2345378.247656                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526796221                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524450842.708305                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2345378.291695                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526796306                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524450927.664266                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2345378.335734                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               34012                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28400                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4613                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62412                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12755                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302430                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166935                       # Number of instructions committed
system.switch_cpus4.committedOps               166935                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       161181                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17285                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              161181                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222371                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113862                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62676                       # number of memory refs
system.switch_cpus4.num_load_insts              34216                       # Number of load instructions
system.switch_cpus4.num_store_insts             28460                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231455.742543                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70974.257457                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234680                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765320                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22757                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.68%      1.68% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96927     58.02%     59.71% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.80% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.80% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.82% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35169     21.05%     80.87% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28740     17.20%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            167047                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526796675                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648493730.925558                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878302944.074442                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194023                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805977                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527206166                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1645066362.511307                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2882139803.488692                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636627                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363373                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526796561                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524451182.532147                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2345378.467852                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4906                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1619                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3501                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4906                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15438                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15438                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15447                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33318                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42146                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755445                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429828                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10307     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31839     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42146                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001837                       # Number of seconds simulated
sim_ticks                                  1837386500                       # Number of ticks simulated
final_tick                               2265798176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33439178                       # Simulator instruction rate (inst/s)
host_op_rate                                 33438970                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              428305182                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790940                       # Number of bytes of host memory used
host_seconds                                     4.29                       # Real time elapsed on the host
sim_insts                                   143449011                       # Number of instructions simulated
sim_ops                                     143449011                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       101760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        35264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        50624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        38464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       452096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       543104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        16768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1248832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       101760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        50624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       452096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       625600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1846592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1846592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1590                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          791                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         7064                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         8486                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           70                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              19513                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        28853                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             28853                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     55383013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     19192478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     27552178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     20934082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    246053838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    295585061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      9126006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      2438246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        34832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       104496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst      1253955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data       592145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      1079795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       348321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            679678445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     55383013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     27552178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    246053838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      9126006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        34832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst      1253955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      1079795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       340483616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks     1005010105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1005010105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks     1005010105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     55383013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     19192478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     27552178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     20934082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    246053838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    295585061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      9126006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      2438246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        34832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       104496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst      1253955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data       592145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      1079795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       348321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1684688551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        31872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       183104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         4928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        65216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         7872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      1360704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        12992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       188416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1856448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         7872                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        44672                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1768896                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1768896                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          498                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2861                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1019                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          123                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        21261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         2944                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              29007                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        27639                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             27639                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     17346378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     99654591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      2682070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     35493893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      4284346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    740564927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      7070913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data        34832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data       208993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data       313489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data       174160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      102545654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1010374246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     17346378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      2682070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      4284346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        24312794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      962723956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           962723956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      962723956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     17346378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     99654591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      2682070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     35493893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      4284346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    740564927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      7070913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data        34832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data       208993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data       313489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data       174160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     102545654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1973098202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1471                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     494     43.11%     43.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104      9.08%     52.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.17%     52.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.09%     52.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    545     47.56%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1146                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      494     45.11%     45.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104      9.50%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.18%     54.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     494     45.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1095                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1769620000     96.30%     96.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.42%     96.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     96.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     96.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               59841000      3.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1837523500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.906422                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.955497                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   15      1.40%      1.49% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.19%      1.67% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  912     84.84%     86.51% # number of callpals executed
system.cpu0.kern.callpal::rdps                      7      0.65%     87.16% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.09%     87.26% # number of callpals executed
system.cpu0.kern.callpal::rti                     127     11.81%     99.07% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.84%     99.91% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1075                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              145                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 23                      
system.cpu0.kern.mode_good::user                   22                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.158621                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.269461                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          67627500     27.11%     27.11% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           181789500     72.89%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5868                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.812034                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             188644                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5868                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.147921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   503.812034                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.984008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           456528                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          456528                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       130949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         130949                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        85716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         85716                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1272                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1272                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1247                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1247                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       216665                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          216665                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       216665                       # number of overall hits
system.cpu0.dcache.overall_hits::total         216665                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3320                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2620                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          127                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           43                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5940                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5940                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5940                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       134269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       134269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        88336                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        88336                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       222605                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       222605                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       222605                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       222605                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024726                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029659                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029659                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.090779                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090779                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026684                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026684                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026684                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3741                       # number of writebacks
system.cpu0.dcache.writebacks::total             3741                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3119                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             633056                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           202.967618                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.109198                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.890802                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000213                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999787                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1295507                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1295507                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       643075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         643075                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       643075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          643075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       643075                       # number of overall hits
system.cpu0.icache.overall_hits::total         643075                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3119                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3119                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3119                       # number of overall misses
system.cpu0.icache.overall_misses::total         3119                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       646194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       646194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       646194                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       646194                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       646194                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       646194                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004827                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004827                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004827                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004827                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004827                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004827                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3119                       # number of writebacks
system.cpu0.icache.writebacks::total             3119                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       868                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     117     44.66%     44.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.76%     45.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.76%     46.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    141     53.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 262                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      117     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.85%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.85%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     115     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  236                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1861021500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.41% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.02%     99.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               10713000      0.57%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1872153500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.815603                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.900763                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   58     17.11%     17.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.47%     18.58% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  186     54.87%     73.45% # number of callpals executed
system.cpu1.kern.callpal::rdps                      7      2.06%     75.52% # number of callpals executed
system.cpu1.kern.callpal::rti                      72     21.24%     96.76% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.65%     99.41% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.59%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   339                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   68                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.556452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.696970                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          69416500      4.99%      4.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             9088000      0.65%      5.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1313242000     94.36%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2649                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          422.252882                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              43225                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.317478                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    52.885045                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.367836                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.103291                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.721422                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.824713                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            92358                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           92358                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25639                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        15382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         15382                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          447                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          447                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        41021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           41021                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        41021                       # number of overall hits
system.cpu1.dcache.overall_hits::total          41021                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1933                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1933                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          852                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           45                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2785                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2785                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2785                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2785                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        27572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        27572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          485                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          485                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43806                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43806                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43806                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43806                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.052482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052482                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.091463                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.091463                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.041237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.041237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.063576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.063576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.063576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.063576                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1441                       # number of writebacks
system.cpu1.dcache.writebacks::total             1441                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1778                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             151698                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1778                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            85.319460                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    84.827241                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   427.172759                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.165678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.834322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           315038                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          315038                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       154852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         154852                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       154852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          154852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       154852                       # number of overall hits
system.cpu1.icache.overall_hits::total         154852                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1778                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1778                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1778                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1778                       # number of overall misses
system.cpu1.icache.overall_misses::total         1778                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       156630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       156630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       156630                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       156630                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       156630                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       156630                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011352                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011352                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011352                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011352                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011352                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011352                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1778                       # number of writebacks
system.cpu1.icache.writebacks::total             1778                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6717                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1698     38.45%     38.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     34      0.77%     39.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.05%     39.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2682     60.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4416                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1695     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      34      0.99%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.06%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1695     49.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3426                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1722372000     84.25%     84.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2431000      0.12%     84.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     84.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              319515000     15.63%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2044416000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998233                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.631991                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.775815                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      5.80%     10.14% # number of syscalls executed
system.cpu2.kern.syscall::17                       25     36.23%     46.38% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      4.35%     50.72% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      2.90%     53.62% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.45%     55.07% # number of syscalls executed
system.cpu2.kern.syscall::71                       28     40.58%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.45%     97.10% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.45%     98.55% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.45%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    69                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.15%      0.15% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  138      2.64%      2.79% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.06%      2.85% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4004     76.51%     79.36% # number of callpals executed
system.cpu2.kern.callpal::rdps                    180      3.44%     82.80% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     82.82% # number of callpals executed
system.cpu2.kern.callpal::rti                     376      7.19%     90.01% # number of callpals executed
system.cpu2.kern.callpal::callsys                  81      1.55%     91.55% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.02%     91.57% # number of callpals executed
system.cpu2.kern.callpal::rdunique                440      8.41%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5233                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              513                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                338                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                337                      
system.cpu2.kern.mode_good::user                  338                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.656920                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.793184                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2278938000     80.61%     80.61% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           548112000     19.39%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     138                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            51806                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          454.993522                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             854900                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            51806                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.501950                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    23.464082                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   431.529440                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.045828                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.842831                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888659                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1876300                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1876300                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       420027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         420027                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       425434                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        425434                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6701                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6701                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7409                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7409                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       845461                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          845461                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       845461                       # number of overall hits
system.cpu2.dcache.overall_hits::total         845461                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        21663                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21663                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        29932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29932                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          796                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          796                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           65                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        51595                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         51595                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        51595                       # number of overall misses
system.cpu2.dcache.overall_misses::total        51595                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       441690                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       441690                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       455366                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       455366                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       897056                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       897056                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       897056                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       897056                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.049046                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049046                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.065732                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065732                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.106176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.106176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.008697                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.008697                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.057516                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.057516                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.057516                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.057516                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        37094                       # number of writebacks
system.cpu2.dcache.writebacks::total            37094                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            47458                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2552971                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            47458                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            53.794323                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    67.805184                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   444.194816                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.132432                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.867568                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5697460                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5697460                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2777543                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2777543                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2777543                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2777543                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2777543                       # number of overall hits
system.cpu2.icache.overall_hits::total        2777543                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        47458                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47458                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        47458                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47458                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        47458                       # number of overall misses
system.cpu2.icache.overall_misses::total        47458                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2825001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2825001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2825001                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2825001                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2825001                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2825001                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.016799                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016799                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.016799                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016799                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.016799                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016799                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        47458                       # number of writebacks
system.cpu2.icache.writebacks::total            47458                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       105                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      32     35.56%     35.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.22%     37.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.22%     40.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     54     60.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  90                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       32     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.03%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.03%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      30     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   66                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1866209000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                5314500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1871977500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.733333                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.06%      3.06% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      1.02%      4.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   82     83.67%     87.76% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.14%     94.90% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.08%     98.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      1.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    98                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              521                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          417.287283                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6174                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              521                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.850288                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.573608                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   245.713675                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335105                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.479910                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.815014                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            17167                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           17167                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         4044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4044                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3478                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           40                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           44                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         7522                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7522                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         7522                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7522                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          246                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          634                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           634                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          634                       # number of overall misses
system.cpu3.dcache.overall_misses::total          634                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         8156                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         8156                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         8156                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         8156                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.087545                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.087545                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.066058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.066058                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.254237                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.254237                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.077734                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.077734                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.077734                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.077734                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          288                       # number of writebacks
system.cpu3.dcache.writebacks::total              288                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1030                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              55306                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1030                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            53.695146                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    99.074135                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   412.925865                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.193504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.806496                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            48690                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           48690                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        22800                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          22800                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        22800                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           22800                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        22800                       # number of overall hits
system.cpu3.icache.overall_hits::total          22800                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1030                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1030                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1030                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1030                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1030                       # number of overall misses
system.cpu3.icache.overall_misses::total         1030                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        23830                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        23830                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        23830                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        23830                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        23830                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        23830                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.043223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.043223                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.043223                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.043223                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.043223                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.043223                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1030                       # number of writebacks
system.cpu3.icache.writebacks::total             1030                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              1870561500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1871950000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu4.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu4.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    37                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                6                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          301.169423                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             1.500000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   301.169423                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.588222                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.588222                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             2430                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            2430                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          752                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            752                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          411                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           411                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           11                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            6                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data         1163                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            1163                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data         1163                       # number of overall hits
system.cpu4.dcache.overall_hits::total           1163                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           13                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            6                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            2                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            6                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           19                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           19                       # number of overall misses
system.cpu4.dcache.overall_misses::total           19                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         1182                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         1182                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016993                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.014388                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016074                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016074                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016074                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016074                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            2                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          510                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.003906                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.996094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             6950                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            6950                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         3475                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           3475                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         3475                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            3475                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         3475                       # number of overall hits
system.cpu4.icache.overall_hits::total           3475                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         3475                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         3475                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         3475                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         3475                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         3475                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        46                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      12     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      2.38%     35.71% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     27     64.29%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  42                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       12     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      3.85%     57.69% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      11     42.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   26                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              1870493000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                1160500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          1871922500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.407407                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   36     83.72%     83.72% # number of callpals executed
system.cpu5.kern.callpal::rdps                      4      9.30%     93.02% # number of callpals executed
system.cpu5.kern.callpal::rti                       3      6.98%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    43                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               14                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          441.896058                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 77                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               14                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             5.500000                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   441.896058                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.863078                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.863078                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             2614                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            2614                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          788                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            788                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          433                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           433                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           10                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            5                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         1221                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1221                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         1221                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1221                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           29                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           10                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            8                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           39                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           39                       # number of overall misses
system.cpu5.dcache.overall_misses::total           39                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          817                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          817                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          443                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         1260                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         1260                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         1260                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         1260                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.035496                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035496                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.022573                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.030952                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.030952                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.030952                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.030952                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu5.dcache.writebacks::total                6                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                169                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            18.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    78.749272                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   433.250728                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.153807                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.846193                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             7441                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            7441                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         3707                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3707                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         3707                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3707                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         3707                       # number of overall hits
system.cpu5.icache.overall_hits::total           3707                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         3716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         3716                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3716                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         3716                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3716                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.002422                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002422                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.002422                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002422                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.002422                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002422                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        48                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      13     29.55%     29.55% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      4.55%     34.09% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      2.27%     36.36% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     28     63.64%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  44                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       13     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      7.14%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      3.57%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                      12     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   28                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              1870467000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                1165500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          1871895000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   38     84.44%     84.44% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4      8.89%     93.33% # number of callpals executed
system.cpu6.kern.callpal::rti                       3      6.67%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    45                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               40                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          429.333934                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                224                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             5.600000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   429.333934                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.838543                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.838543                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             2735                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            2735                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          780                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            780                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          442                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           442                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           13                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            5                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         1222                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1222                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         1222                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1222                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           67                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           11                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            8                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.cpu6.dcache.overall_misses::total           78                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          847                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          453                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         1300                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         1300                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.079103                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.079103                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.024283                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.060000                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.060000                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.060000                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.060000                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu6.dcache.writebacks::total               20                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               79                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6313                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            79.911392                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7731                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7731                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         3747                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3747                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         3747                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3747                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         3747                       # number of overall hits
system.cpu6.icache.overall_hits::total           3747                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           79                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           79                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           79                       # number of overall misses
system.cpu6.icache.overall_misses::total           79                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3826                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         3826                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3826                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         3826                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3826                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.020648                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.020648                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.020648                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.020648                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.020648                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.020648                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu6.icache.writebacks::total               79                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              1870344500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                1140500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          1871778000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu7.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    39                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               40                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          453.435970                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                216                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.400000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   453.435970                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.885617                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.885617                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             2617                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            2617                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          753                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            753                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          414                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           414                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           14                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            5                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         1167                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1167                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         1167                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1167                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           62                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            8                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           77                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           77                       # number of overall misses
system.cpu7.dcache.overall_misses::total           77                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          815                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1244                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1244                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.076074                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.076074                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.034965                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.061897                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.061897                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.061897                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.061897                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu7.dcache.writebacks::total               24                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               92                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              16787                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               92                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           182.467391                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    92.906138                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   416.093862                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.181457                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.812683                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             7402                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            7402                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         3563                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3563                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         3563                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3563                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         3563                       # number of overall hits
system.cpu7.icache.overall_hits::total           3563                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           92                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           92                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           92                       # number of overall misses
system.cpu7.icache.overall_misses::total           92                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         3655                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3655                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         3655                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3655                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.025171                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.025171                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.025171                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.025171                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.025171                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.025171                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu7.icache.writebacks::total               92                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1613824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        203                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1047                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1047                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26265                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26265                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4762                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1619130                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25284                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25284                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               227556                       # Number of tag accesses
system.iocache.tags.data_accesses              227556                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25216                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           68                       # number of demand (read+write) misses
system.iocache.demand_misses::total                68                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           68                       # number of overall misses
system.iocache.overall_misses::total               68                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25216                       # number of writebacks
system.iocache.writebacks::total                25216                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        229700                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        98059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        44515                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           13219                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        10303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2916                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 979                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              82657                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1037                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1037                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        42564                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        33322                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            11201                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              350                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            143                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             493                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             33300                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            33300                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          53385                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         28293                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         8571                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        19664                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         4637                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         8103                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       124272                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       152405                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         2612                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         1797                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 322061                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       348928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       622112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       182976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       270964                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      4916096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      5719794                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        57844                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                12219962                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           162483                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            394104                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.305229                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.742216                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  325543     82.60%     82.60% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   31625      8.02%     90.63% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   22380      5.68%     96.31% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   14317      3.63%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     239      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              394104                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests           718                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests          359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            4242                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         1041                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3201                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                366                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 12                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                12                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           51                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean          124                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               22                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               32                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             30                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              62                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                10                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               10                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           186                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side           64                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          209                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side          210                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side          257                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          218                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   1097                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side         1112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         2712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         6104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         5976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   35360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           143336                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            143670                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076516                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.465442                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  139035     96.77%     96.77% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    1139      0.79%     97.57% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1900      1.32%     98.89% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     330      0.23%     99.12% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    1266      0.88%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              143670                       # Request fanout histogram
system.l2cache0.tags.replacements               48174                       # number of replacements
system.l2cache0.tags.tagsinuse            3985.697946                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                100357                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               48174                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.083219                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1806.593567                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.853156                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     3.276183                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     2.711687                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     1.503268                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   212.410718                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   147.162368                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   202.865900                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data    90.572235                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   974.524242                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   497.461676                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    33.796964                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    10.965982                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.441063                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000208                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000800                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000662                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000367                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.051858                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.035928                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.049528                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.022112                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.237921                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.121451                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.008251                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.002677                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.973071                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4031                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          930                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2634                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             1692600                       # Number of tag accesses
system.l2cache0.tags.data_accesses            1692600                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        42564                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        42564                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        33322                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        33322                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          228                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          129                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data         3954                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           17                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            4328                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         1031                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          910                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        40266                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst          768                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        42975                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1450                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          910                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data        17729                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          230                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        20319                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         1031                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1678                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          910                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1039                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        40266                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data        21683                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst          768                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data          247                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              67622                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         1031                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1678                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          910                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1039                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        40266                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data        21683                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst          768                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data          247                       # number of overall hits
system.l2cache0.overall_hits::total             67622                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          113                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data           29                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          172                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           28                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           31                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           69                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2265                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          683                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data        25773                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          168                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         28889                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2088                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          868                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         7192                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          262                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        10410                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1859                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          984                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data         4143                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          110                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         7096                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2088                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         4124                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          868                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1667                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         7192                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data        29916                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          262                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data          278                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            46395                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2088                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         4124                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          868                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1667                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         7192                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data        29916                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          262                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data          278                       # number of overall misses
system.l2cache0.overall_misses::total           46395                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        42564                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        42564                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        33322                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        33322                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          183                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2493                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          812                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data        29727                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        33217                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         3119                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1778                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        47458                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1030                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        53385                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         3309                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1894                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data        21872                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data          340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        27415                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         3119                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5802                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1778                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2706                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        47458                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data        51599                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1030                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data          525                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         114017                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         3119                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5802                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1778                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2706                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        47458                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data        51599                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1030                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data          525                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        114017                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.982609                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.828571                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.939891                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.932432                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.908544                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.841133                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.866990                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.908108                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.869705                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.669445                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.488189                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.151545                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.254369                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.194999                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.561801                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.519535                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.189420                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.323529                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.258836                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.669445                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.710789                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.488189                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.616038                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.151545                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.579779                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.254369                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.529524                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.406913                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.669445                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.710789                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.488189                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.616038                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.151545                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.579779                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.254369                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.529524                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.406913                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          31322                       # number of writebacks
system.l2cache0.writebacks::total               31322                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                  80                       # number of replacements
system.l2cache1.tags.tagsinuse            3452.172102                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                    73                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                  80                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.912500                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1134.281825                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst            5                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data     6.192797                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     9.625375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    18.185810                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   504.107049                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   609.025463                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   488.703604                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   672.050179                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.276924                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.001221                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.001512                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002350                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.004440                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.123073                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.148688                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.119312                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.164075                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.842815                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3463                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3457                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.845459                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                4993                       # Number of tag accesses
system.l2cache1.tags.data_accesses               4993                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           51                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           51                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks          124                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total          124                       # number of WritebackClean hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               2                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst            8                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst           43                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst           61                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          112                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data            6                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data           15                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data           36                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data           38                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           95                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.data            6                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst            8                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data           15                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst           43                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data           36                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst           61                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data           40                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                209                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.data            6                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst            8                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data           15                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst           43                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data           36                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst           61                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data           40                       # number of overall hits
system.l2cache1.overall_hits::total               209                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data            9                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           30                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             8                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           36                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           31                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           68                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data            8                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           15                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data           16                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           63                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.data            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           16                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data           28                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data           18                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total              139                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.data            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           16                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data           28                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data           18                       # number of overall misses
system.l2cache1.overall_misses::total             139                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks          124                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total          124                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           30                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          180                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.data           15                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data           31                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst           79                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data           64                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data           58                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            348                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data           15                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data           31                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst           79                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data           64                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data           58                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           348                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.455696                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.336957                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.377778                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.296296                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.398734                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.600000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.516129                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.455696                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.437500                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.336957                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.310345                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.399425                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.600000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.516129                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.455696                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.437500                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.336957                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.310345                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.399425                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             34                       # number of writebacks
system.l2cache1.writebacks::total                  34                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                979                       # Transaction distribution
system.membus0.trans_dist::ReadResp             18662                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1049                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1049                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        56542                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10197                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             408                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           160                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            326                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            28927                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           28844                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        17683                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        25216                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        25216                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        53133                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        81970                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4032                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       139135                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          315                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           24                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          339                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        66816                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         8968                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        75784                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                215258                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      1671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      3299776                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         4666                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      4975610                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         7392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       192768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1618176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                6601178                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           63473                       # Total snoops (count)
system.membus0.snoop_fanout::samples           206589                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.307194                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.461332                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 143126     69.28%     69.28% # Request fanout histogram
system.membus0.snoop_fanout::3                  63463     30.72%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             206589                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              4222                       # Transaction distribution
system.membus1.trans_dist::WriteReq                12                       # Transaction distribution
system.membus1.trans_dist::WriteResp               12                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        27644                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2073                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             348                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            242                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            25685                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           25604                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         4222                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          139                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          347                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          486                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        89654                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        89654                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 90140                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         7456                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        11168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3667008                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3667008                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                3678176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           82302                       # Total snoops (count)
system.membus1.snoop_fanout::samples           143142                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.573962                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.494501                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  60984     42.60%     42.60% # Request fanout histogram
system.membus1.snoop_fanout::2                  82158     57.40%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             143142                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        31713                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.771509                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          106                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        31713                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003342                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.952610                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.349334                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.206214                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.041031                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.125278                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.220308                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     2.859988                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.016746                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.747038                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.021833                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.012888                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.002564                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.007830                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.013769                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.178749                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.001047                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.985719                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       539258                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       539258                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        27689                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        27689                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           12                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           13                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           29                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           41                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           45                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           41                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           45                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          104                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           16                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           46                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          171                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2220                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          473                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        19805                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          164                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        22662                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          498                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1285                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           77                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          584                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          123                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data         1500                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data           40                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4107                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         2944                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         2944                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          498                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3505                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           77                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1057                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          123                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data        21305                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data          204                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        26769                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          498                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3505                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           77                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1057                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          123                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data        21305                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data          204                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        26769                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        27689                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        27689                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          171                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2221                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          473                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        19817                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          164                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        22675                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          498                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1285                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data         1529                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4139                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         2944                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         2944                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          498                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3506                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           77                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1059                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          123                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data        21346                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data          205                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        26814                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          498                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3506                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           77                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1059                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          123                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data        21346                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data          205                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        26814                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999550                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999394                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999427                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.981033                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.992269                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999715                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998111                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.998079                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.995122                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998322                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999715                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998111                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.998079                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.995122                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998322                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        27641                       # number of writebacks
system.numa_caches_downward0.writebacks::total        27641                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          103                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.772301                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            9                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.087379                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.531673                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.000548                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.531479                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.156983                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     3.453971                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.038292                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     6.433949                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.625407                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.033230                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.033217                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.072311                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.215873                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.064893                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.402122                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.101588                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.923269                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         1451                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         1451                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           36                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           18                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           31                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          109                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data            6                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           19                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data           12                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          110                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data            6                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           19                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data           12                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          110                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           19                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          110                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           19                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          110                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.857143                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.954545                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            5                       # number of writebacks
system.numa_caches_downward1.writebacks::total            5                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          103                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.772303                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.077670                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.093677                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.000548                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.531479                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.156983                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     3.168056                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.856083                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     6.340068                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.625410                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.068355                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.033217                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.072311                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.198003                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.053505                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.396254                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.101588                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.923269                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         1443                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         1443                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           36                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           18                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           31                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          109                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data            6                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           19                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data           12                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          110                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data            6                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           19                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data           12                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          110                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           19                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          110                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           19                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          110                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            4                       # number of writebacks
system.numa_caches_upward0.writebacks::total            4                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        31653                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.756405                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           83                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        31653                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002622                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.804341                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.408830                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.201479                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.037974                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.138504                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.246325                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.904294                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.014658                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.737771                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.025552                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.012592                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.002373                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.008657                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.015395                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.181518                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000916                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.984775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       541368                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       541368                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        27641                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        27641                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           14                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           16                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           23                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           26                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           23                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           26                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          104                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           16                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           46                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          171                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2219                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          473                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        19796                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          164                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         2944                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        25596                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          498                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1283                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           77                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          584                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          123                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data         1486                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data           40                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4091                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          498                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3502                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           77                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1057                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          123                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data        21282                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          204                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         2944                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        29687                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          498                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3502                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           77                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1057                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          123                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data        21282                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          204                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         2944                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        29687                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        27641                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        27641                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          171                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2220                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          473                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        19805                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          164                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         2944                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        25606                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          498                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1285                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          584                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data         1500                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          498                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3505                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           77                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1057                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          123                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data        21305                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          204                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         2944                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        29713                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          498                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3505                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           77                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1057                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          123                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data        21305                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          204                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         2944                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        29713                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999550                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999546                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999609                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.998444                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.990667                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.996104                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999144                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.998920                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999125                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999144                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.998920                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999125                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        27610                       # number of writebacks
system.numa_caches_upward1.writebacks::total        27610                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              135942                       # DTB read hits
system.switch_cpus0.dtb.read_misses               132                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           79485                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              90129                       # DTB write hits
system.switch_cpus0.dtb.write_misses               22                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          47201                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              226071                       # DTB hits
system.switch_cpus0.dtb.data_misses               154                       # DTB misses
system.switch_cpus0.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          126686                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             383246                       # ITB hits
system.switch_cpus0.itb.fetch_misses              124                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         383370                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3674780                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             646029                       # Number of instructions committed
system.switch_cpus0.committedOps               646029                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       625266                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           474                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              26755                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        64158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              625266                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  474                       # number of float instructions
system.switch_cpus0.num_int_register_reads       840797                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       459242                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               226634                       # number of memory refs
system.switch_cpus0.num_load_insts             136423                       # Number of load instructions
system.switch_cpus0.num_store_insts             90211                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3028467.767207                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      646312.232793                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.175878                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.824122                       # Percentage of idle cycles
system.switch_cpus0.Branches                    96695                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10295      1.59%      1.59% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           397175     61.46%     63.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             281      0.04%     63.10% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.11% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          139771     21.63%     84.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          90498     14.00%     98.74% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          8126      1.26%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            646194                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               27516                       # DTB read hits
system.switch_cpus1.dtb.read_misses               333                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            2142                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              16635                       # DTB write hits
system.switch_cpus1.dtb.write_misses               42                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1094                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               44151                       # DTB hits
system.switch_cpus1.dtb.data_misses               375                       # DTB misses
system.switch_cpus1.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            3236                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              25703                       # ITB hits
system.switch_cpus1.itb.fetch_misses              128                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          25831                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3744314                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             156233                       # Number of instructions committed
system.switch_cpus1.committedOps               156233                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       150432                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           238                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3272                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18914                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              150432                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  238                       # number of float instructions
system.switch_cpus1.num_int_register_reads       199569                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       113407                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                45278                       # number of memory refs
system.switch_cpus1.num_load_insts              28413                       # Number of load instructions
system.switch_cpus1.num_store_insts             16865                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3584596.661407                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      159717.338593                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.042656                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.957344                       # Percentage of idle cycles
system.switch_cpus1.Branches                    23462                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2921      1.86%      1.86% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           100278     64.02%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             206      0.13%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.02%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           29522     18.85%     84.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16887     10.78%     95.67% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6782      4.33%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            156630                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              448030                       # DTB read hits
system.switch_cpus2.dtb.read_misses               555                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          154215                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             463373                       # DTB write hits
system.switch_cpus2.dtb.write_misses              477                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         111227                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              911403                       # DTB hits
system.switch_cpus2.dtb.data_misses              1032                       # DTB misses
system.switch_cpus2.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          265442                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1155305                       # ITB hits
system.switch_cpus2.itb.fetch_misses              414                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1155719                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4088954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2823967                       # Number of instructions committed
system.switch_cpus2.committedOps              2823967                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2559648                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        174867                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              84165                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       226169                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2559648                       # number of integer instructions
system.switch_cpus2.num_fp_insts               174867                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3813397                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1785201                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117553                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       116050                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               914367                       # number of memory refs
system.switch_cpus2.num_load_insts             450090                       # Number of load instructions
system.switch_cpus2.num_store_insts            464277                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      945201.539393                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3143752.460607                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.768840                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.231160                       # Percentage of idle cycles
system.switch_cpus2.Branches                   329300                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       157675      5.58%      5.58% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1596399     56.51%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            5005      0.18%     62.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     62.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57881      2.05%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.19%     65.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     65.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11158      0.39%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.93% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          462197     16.36%     82.29% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         464991     16.46%     98.75% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         35422      1.25%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2825001                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4480                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3791                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                8271                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1326                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1326                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3743962                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              23827                       # Number of instructions committed
system.switch_cpus3.committedOps                23827                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        23014                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               1030                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2232                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               23014                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        31755                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        16537                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 8304                       # number of memory refs
system.switch_cpus3.num_load_insts               4500                       # Number of load instructions
system.switch_cpus3.num_store_insts              3804                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3719690.458145                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      24271.541855                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006483                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993517                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3559                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          282      1.18%      1.18% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            14587     61.21%     62.40% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              66      0.28%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4616     19.37%     82.09% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3808     15.98%     98.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           460      1.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             23830                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 778                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                432                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                1210                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                523                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            523                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 3743903                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               3475                       # Number of instructions committed
system.switch_cpus4.committedOps                 3475                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         3316                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          260                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                3316                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         4443                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         2598                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                 1213                       # number of memory refs
system.switch_cpus4.num_load_insts                778                       # Number of load instructions
system.switch_cpus4.num_store_insts               435                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      3740365.684577                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       3537.315423                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000945                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999055                       # Percentage of idle cycles
system.switch_cpus4.Branches                      479                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             2038     58.65%     59.11% # Class of executed instruction
system.switch_cpus4.op_class::IntMult              10      0.29%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             805     23.17%     82.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            435     12.52%     95.08% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess           171      4.92%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              3475                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 833                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                460                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                1293                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                577                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            577                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 3743848                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               3716                       # Number of instructions committed
system.switch_cpus5.committedOps                 3716                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         3538                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                152                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          290                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                3538                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         4739                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         2766                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 1296                       # number of memory refs
system.switch_cpus5.num_load_insts                833                       # Number of load instructions
system.switch_cpus5.num_store_insts               463                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3740065.206446                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       3782.793554                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001010                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998990                       # Percentage of idle cycles
system.switch_cpus5.Branches                      525                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             2169     58.37%     58.80% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              10      0.27%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             863     23.22%     82.29% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            463     12.46%     94.75% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           195      5.25%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              3716                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 864                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                472                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                1336                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                595                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            595                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 3743793                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               3826                       # Number of instructions committed
system.switch_cpus6.committedOps                 3826                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         3643                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                156                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                3643                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         4877                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         2843                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 1339                       # number of memory refs
system.switch_cpus6.num_load_insts                864                       # Number of load instructions
system.switch_cpus6.num_store_insts               475                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3739898.195986                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       3894.804014                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001040                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998960                       # Percentage of idle cycles
system.switch_cpus6.Branches                      549                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           16      0.42%      0.42% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             2228     58.23%     58.65% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              10      0.26%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             894     23.37%     82.28% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            475     12.42%     94.69% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           203      5.31%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              3826                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 832                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                448                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                1280                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                541                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 3743559                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               3655                       # Number of instructions committed
system.switch_cpus7.committedOps                 3655                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         3485                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                150                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          307                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                3485                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         4644                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 1283                       # number of memory refs
system.switch_cpus7.num_load_insts                832                       # Number of load instructions
system.switch_cpus7.num_store_insts               451                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      3739838.640277                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       3720.359723                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000994                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999006                       # Percentage of idle cycles
system.switch_cpus7.Branches                      536                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             2137     58.47%     58.91% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              10      0.27%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             861     23.56%     82.74% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            452     12.37%     95.10% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           179      4.90%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              3655                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4216                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             12                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            12                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        27646                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2974                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          339                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           69                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          228                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         25688                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        25607                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4216                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        90662                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        90662                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          345                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          345                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              91007                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3670656                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3670656                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         7456                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         7456                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3678112                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       113959                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        174749                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.651248                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476577                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               60944     34.88%     34.88% # Request fanout histogram
system.system_bus.snoop_fanout::2              113805     65.12%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          174749                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
