[06/26 02:58:22      0s] 
[06/26 02:58:22      0s] Cadence Innovus(TM) Implementation System.
[06/26 02:58:22      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/26 02:58:22      0s] 
[06/26 02:58:22      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[06/26 02:58:22      0s] Options:	-nowin -common_ui -files /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/par.tcl 
[06/26 02:58:22      0s] Date:		Wed Jun 26 02:58:22 2024
[06/26 02:58:22      0s] Host:		eda-4.EECS.Berkeley.EDU (x86_64 w/Linux 4.18.0-553.5.1.el8_10.x86_64) (8cores*64cpus*Intel(R) Xeon(R) CPU E5-4620 v2 @ 2.60GHz 20480KB)
[06/26 02:58:22      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[06/26 02:58:22      0s] 
[06/26 02:58:22      0s] License:
[06/26 02:58:22      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[06/26 02:58:22      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[06/26 02:58:34      6s] 
[06/26 02:58:34      6s] ***************************************************************************************
[06/26 02:58:34      6s] ***************************************************************************************
[06/26 02:58:34      6s] 
[06/26 02:58:53     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[06/26 02:58:53     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[06/26 02:58:53     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[06/26 02:58:53     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[06/26 02:58:53     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[06/26 02:58:53     17s] @(#)CDS: CPE v18.10-p005
[06/26 02:58:53     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[06/26 02:58:53     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[06/26 02:58:53     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/26 02:58:53     17s] @(#)CDS: RCDB 11.13
[06/26 02:58:53     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8.

[06/26 02:58:53     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8.
[06/26 02:58:53     17s] 
[06/26 02:58:53     17s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[06/26 02:58:54     18s] 
[06/26 02:58:54     18s] **INFO:  MMMC transition support version v31-84 
[06/26 02:58:54     18s] 
[06/26 02:58:54     18s] #@ Processing -files option
[06/26 02:58:54     18s] @innovus 1> source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/par.tcl
[06/26 02:58:54     18s] #@ Begin verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/par.tcl
[06/26 02:58:54     18s] @file(par.tcl) 8: puts "set_db design_process_node 130" 
[06/26 02:58:54     18s] set_db design_process_node 130
[06/26 02:58:54     18s] @file(par.tcl) 9: set_db design_process_node 130
[06/26 02:58:54     18s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[06/26 02:58:54     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/26 02:58:54     18s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[06/26 02:58:54     18s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[06/26 02:58:54     18s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[06/26 02:58:54     18s] Updating process node dependent CCOpt properties for the 130nm process node.
[06/26 02:58:54     18s] @file(par.tcl) 10: puts "set_multi_cpu_usage -local_cpu 4" 
[06/26 02:58:54     18s] set_multi_cpu_usage -local_cpu 4
[06/26 02:58:54     18s] @file(par.tcl) 11: set_multi_cpu_usage -local_cpu 4
[06/26 02:58:54     18s] @file(par.tcl) 12: puts "set_db timing_analysis_cppr both" 
[06/26 02:58:54     18s] set_db timing_analysis_cppr both
[06/26 02:58:54     18s] @file(par.tcl) 13: set_db timing_analysis_cppr both
[06/26 02:58:54     18s] @file(par.tcl) 14: puts "set_db timing_analysis_type ocv" 
[06/26 02:58:54     18s] set_db timing_analysis_type ocv
[06/26 02:58:54     18s] @file(par.tcl) 15: set_db timing_analysis_type ocv
[06/26 02:58:54     18s] @file(par.tcl) 16: puts "set_library_unit -time 1ns" 
[06/26 02:58:54     18s] set_library_unit -time 1ns
[06/26 02:58:54     18s] @file(par.tcl) 17: set_library_unit -time 1ns
[06/26 02:58:54     18s] @file(par.tcl) 18: puts "read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }" 
[06/26 02:58:54     18s] read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[06/26 02:58:54     18s] @file(par.tcl) 19: read_physical -lef { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[06/26 02:58:54     18s] 
[06/26 02:58:54     18s] Loading LEF file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef ...
[06/26 02:58:54     18s] 
[06/26 02:58:54     18s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[06/26 02:58:54     18s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[06/26 02:58:54     18s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[06/26 02:58:54     18s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[06/26 02:58:54     18s] so you are unable to create rectilinear partition in a hierarchical flow.
[06/26 02:58:54     18s] Set DBUPerIGU to M1 pitch 460.
[06/26 02:58:55     18s] 
[06/26 02:58:55     18s] Loading LEF file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef ...
[06/26 02:58:55     18s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[06/26 02:58:55     18s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/tech-sky130-cache/sky130_ef_io.lef at line 2.
[06/26 02:58:55     18s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_clamped_pad', pin geometry that defined after first occurrence will be skipped.
[06/26 02:58:55     18s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_pad', pin geometry that defined after first occurrence will be skipped.
[06/26 02:58:55     18s] 
[06/26 02:58:55     18s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef ...
[06/26 02:58:55     18s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[06/26 02:58:55     18s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef at line 2.
[06/26 02:58:55     19s] 
[06/26 02:58:55     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.lef ...
[06/26 02:58:55     19s] 
[06/26 02:58:55     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.lef ...
[06/26 02:58:55     19s] 
[06/26 02:58:55     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.lef ...
[06/26 02:58:56     19s] 
[06/26 02:58:56     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.lef ...
[06/26 02:58:56     20s] 
[06/26 02:58:56     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.lef ...
[06/26 02:58:57     20s] 
[06/26 02:58:57     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.lef ...
[06/26 02:58:57     20s] 
[06/26 02:58:57     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef ...
[06/26 02:58:57     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.lef at line 1.
[06/26 02:58:57     20s] 
[06/26 02:58:57     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef ...
[06/26 02:58:57     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.lef at line 1.
[06/26 02:58:57     20s] 
[06/26 02:58:57     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.lef ...
[06/26 02:58:57     21s] 
[06/26 02:58:57     21s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef ...
[06/26 02:58:57     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.lef at line 1.
[06/26 02:58:57     21s] 
[06/26 02:58:57     21s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.lef ...
[06/26 02:58:57     21s] 
[06/26 02:58:57     21s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.lef ...
[06/26 02:58:57     21s] 
[06/26 02:58:57     21s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.lef ...
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[1]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[2]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[3]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[4]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[5]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[6]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[7]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'addr[8]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'clk' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[10]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[11]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[12]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[13]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[14]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[15]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[16]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[17]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-200):	Pin 'din[18]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-200' for more detail.
[06/26 02:58:58     21s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/26 02:58:58     21s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[0]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[10]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[11]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[12]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[13]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[14]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[15]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[16]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[17]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[18]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[19]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[1]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[20]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[21]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[22]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[23]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[24]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[25]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[26]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (IMPLF-201):	Pin 'dout[27]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/26 02:58:58     21s] Type 'man IMPLF-201' for more detail.
[06/26 02:58:58     21s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/26 02:58:58     21s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:58:58     21s] 
[06/26 02:58:58     21s] viaInitial starts at Wed Jun 26 02:58:58 2024
[06/26 02:58:58     21s] viaInitial ends at Wed Jun 26 02:58:58 2024
[06/26 02:58:58     21s] @file(par.tcl) 20: puts "read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/mmmc.tcl" 
[06/26 02:58:58     21s] read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/mmmc.tcl
[06/26 02:58:58     21s] @file(par.tcl) 21: read_mmmc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/mmmc.tcl
[06/26 02:58:58     21s] #@ Begin verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/mmmc.tcl
[06/26 02:58:58     21s] @file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc]" 
[06/26 02:58:58     21s] create_constraint_mode -name my_constraint_mode -sdc_files /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc
[06/26 02:58:58     21s] @file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc]
[06/26 02:58:58     21s] @file(mmmc.tcl) 10: puts "create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[06/26 02:58:58     21s] create_library_set -name ss_100C_1v60.setup_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[06/26 02:58:58     21s] @file(mmmc.tcl) 11: create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[06/26 02:58:58     21s] @file(mmmc.tcl) 12: puts "create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]" 
[06/26 02:58:58     21s] create_timing_condition -name ss_100C_1v60.setup_cond -library_sets ss_100C_1v60.setup_set
[06/26 02:58:58     21s] @file(mmmc.tcl) 13: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
[06/26 02:58:58     21s] @file(mmmc.tcl) 14: puts "create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 " 
[06/26 02:58:58     21s] create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[06/26 02:58:58     21s] @file(mmmc.tcl) 15: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[06/26 02:58:58     21s] @file(mmmc.tcl) 16: puts "create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc" 
[06/26 02:58:58     21s] create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[06/26 02:58:58     21s] @file(mmmc.tcl) 17: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[06/26 02:58:58     21s] @file(mmmc.tcl) 18: puts "create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode" 
[06/26 02:58:58     21s] create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[06/26 02:58:58     21s] @file(mmmc.tcl) 19: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[06/26 02:58:58     21s] @file(mmmc.tcl) 20: puts "create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[06/26 02:58:58     21s] create_library_set -name ff_n40C_1v95.hold_set -timing /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[06/26 02:58:58     21s] @file(mmmc.tcl) 21: create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[06/26 02:58:58     21s] @file(mmmc.tcl) 22: puts "create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]" 
[06/26 02:58:58     21s] create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets ff_n40C_1v95.hold_set
[06/26 02:58:58     21s] @file(mmmc.tcl) 23: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
[06/26 02:58:58     21s] @file(mmmc.tcl) 24: puts "create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 " 
[06/26 02:58:58     21s] create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[06/26 02:58:58     21s] @file(mmmc.tcl) 25: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[06/26 02:58:58     21s] @file(mmmc.tcl) 26: puts "create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc" 
[06/26 02:58:58     21s] create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[06/26 02:58:58     21s] @file(mmmc.tcl) 27: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[06/26 02:58:58     21s] @file(mmmc.tcl) 28: puts "create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode" 
[06/26 02:58:58     21s] create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[06/26 02:58:58     21s] @file(mmmc.tcl) 29: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[06/26 02:58:58     21s] @file(mmmc.tcl) 30: puts "set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }" 
[06/26 02:58:58     21s] set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[06/26 02:58:58     21s] @file(mmmc.tcl) 31: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[06/26 02:58:58     21s] #@ End verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/mmmc.tcl
[06/26 02:58:59     21s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[06/26 02:58:59     21s] 
[06/26 02:58:59     21s] Threads Configured:4
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_2' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_4' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_0' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_2' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_4' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82150)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82284)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82418)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82695)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82829)
[06/26 02:58:59     23s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82963)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] Read 428 cells in library sky130_fd_sc_hd__ss_100C_1v60.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD_A_NOESD_H' of cell 'sky130_ef_io__gpiov2_pad_wrapped' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib, Line 167)
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib, Line 156)
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib, Line 191)
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib.
[06/26 02:58:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 869 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[06/26 02:58:59     23s] Read 1 cells in library sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_1024x32m8w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_64x32m4w32.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_1024x32m8w32.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_512x32m4w32.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_2048x32m8w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_512x32m4w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_4096x32m8w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_64x4m4w2.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_256x32m4w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_4096x8m8w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_64x32m4w8.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_64x24m4w24.
[06/26 02:58:59     23s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib.
[06/26 02:58:59     23s] Read 1 cells in library sram22_512x64m4w8.
[06/26 02:58:59     23s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[06/26 02:58:59     23s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[06/26 02:58:59     23s] 
[06/26 02:58:59     23s] Threads Configured:4
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib.
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 294922)
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 295592)
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 296262)
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 297611)
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298281)
[06/26 02:59:01     26s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298951)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/26 02:59:01     26s] Read 428 cells in library sky130_fd_sc_hd__ff_n40C_1v95.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 18)
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib, Line 167)
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib, Line 156)
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib, Line 191)
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.
[06/26 02:59:01     26s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 2506 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[06/26 02:59:01     26s] Message <TECHLIB-1334> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/26 02:59:01     26s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[06/26 02:59:01     26s] Read 1 cells in library sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.
[06/26 02:59:01     26s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[06/26 02:59:01     26s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 1)
[06/26 02:59:01     26s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[06/26 02:59:01     26s] @file(par.tcl) 22: puts "read_netlist { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v } -top riscv_top" 
[06/26 02:59:01     26s] read_netlist { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v } -top riscv_top
[06/26 02:59:01     26s] @file(par.tcl) 23: read_netlist { /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v } -top riscv_top
[06/26 02:59:01     26s] #% Begin Load netlist data ... (date=06/26 02:59:01, mem=558.2M)
[06/26 02:59:01     26s] *** Begin netlist parsing (mem=668.4M) ***
[06/26 02:59:01     26s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VDDA_PAD' of cell 'sky130_ef_io__vdda_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VDDIO_PAD' of cell 'sky130_ef_io__vddio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VSSA_PAD' of cell 'sky130_ef_io__vssa_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Pin 'VSSIO_PAD' of cell 'sky130_ef_io__vssio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/26 02:59:01     26s] Created 456 new cells from 45 timing libraries.
[06/26 02:59:01     26s] Reading netlist ...
[06/26 02:59:01     26s] Backslashed names will retain backslash and a trailing blank character.
[06/26 02:59:01     26s] Reading verilog netlist '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.v'
[06/26 02:59:01     26s] 
[06/26 02:59:01     26s] *** Memory Usage v#1 (Current mem = 668.438M, initial mem = 274.562M) ***
[06/26 02:59:01     26s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=668.4M) ***
[06/26 02:59:01     26s] #% End Load netlist data ... (date=06/26 02:59:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=576.0M, current mem=576.0M)
[06/26 02:59:01     26s] Set top cell to riscv_top.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfsbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[06/26 02:59:01     27s] **WARN: (EMS-27):	Message (IMPTS-419) has exceeded the current message display limit of 20.
[06/26 02:59:01     27s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:01     27s] Hooked 899 DB cells to tlib cells.
[06/26 02:59:01     27s] ** Removed 3 unused lib cells.
[06/26 02:59:01     27s] Starting recursive module instantiation check.
[06/26 02:59:01     27s] No recursion found.
[06/26 02:59:01     27s] Building hierarchical netlist for Cell riscv_top ...
[06/26 02:59:01     27s] *** Netlist is unique.
[06/26 02:59:01     27s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[06/26 02:59:01     27s] ** info: there are 1048 modules.
[06/26 02:59:01     27s] ** info: there are 9377 stdCell insts.
[06/26 02:59:01     27s] ** info: there are 10 macros.
[06/26 02:59:02     27s] 
[06/26 02:59:02     27s] *** Memory Usage v#1 (Current mem = 698.352M, initial mem = 274.562M) ***
[06/26 02:59:02     27s] @file(par.tcl) 24: puts "init_design" 
[06/26 02:59:02     27s] init_design
[06/26 02:59:02     27s] @file(par.tcl) 25: init_design
[06/26 02:59:02     27s] Set Default Net Delay as 1000 ps.
[06/26 02:59:02     27s] Set Default Net Load as 0.5 pF. 
[06/26 02:59:02     27s] Set Default Input Pin Transition as 0.1 ps.
[06/26 02:59:02     27s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/26 02:59:02     27s] Type 'man IMPFP-3961' for more detail.
[06/26 02:59:02     27s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[06/26 02:59:02     27s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[06/26 02:59:02     27s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[06/26 02:59:02     27s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[06/26 02:59:02     27s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[06/26 02:59:02     27s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[06/26 02:59:02     27s] Extraction setup Started 
[06/26 02:59:02     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/26 02:59:02     27s] Type 'man IMPEXT-2773' for more detail.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/26 02:59:02     27s] Summary of Active RC-Corners : 
[06/26 02:59:02     27s]  
[06/26 02:59:02     27s]  Analysis View: ss_100C_1v60.setup_view
[06/26 02:59:02     27s]     RC-Corner Name        : ss_100C_1v60.setup_rc
[06/26 02:59:02     27s]     RC-Corner Index       : 0
[06/26 02:59:02     27s]     RC-Corner Temperature : 100 Celsius
[06/26 02:59:02     27s]     RC-Corner Cap Table   : ''
[06/26 02:59:02     27s]     RC-Corner PreRoute Res Factor         : 1
[06/26 02:59:02     27s]     RC-Corner PreRoute Cap Factor         : 1
[06/26 02:59:02     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/26 02:59:02     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/26 02:59:02     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/26 02:59:02     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/26 02:59:02     27s]  
[06/26 02:59:02     27s]  Analysis View: ff_n40C_1v95.hold_view
[06/26 02:59:02     27s]     RC-Corner Name        : ff_n40C_1v95.hold_rc
[06/26 02:59:02     27s]     RC-Corner Index       : 1
[06/26 02:59:02     27s]     RC-Corner Temperature : -40 Celsius
[06/26 02:59:02     27s]     RC-Corner Cap Table   : ''
[06/26 02:59:02     27s]     RC-Corner PreRoute Res Factor         : 1
[06/26 02:59:02     27s]     RC-Corner PreRoute Cap Factor         : 1
[06/26 02:59:02     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/26 02:59:02     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/26 02:59:02     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/26 02:59:02     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/26 02:59:02     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/26 02:59:02     27s] Updating RC grid for preRoute extraction ...
[06/26 02:59:02     27s] Initializing multi-corner resistance tables ...
[06/26 02:59:02     27s] *Info: initialize multi-corner CTS.
[06/26 02:59:02     27s] Reading timing constraints file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/clock_constraints_fragment.sdc' ...
[06/26 02:59:02     27s] Current (total cpu=0:00:27.7, real=0:00:40.0, peak res=739.4M, current mem=739.2M)
[06/26 02:59:03     27s] INFO (CTE): Constraints read successfully.
[06/26 02:59:03     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=754.4M, current mem=754.4M)
[06/26 02:59:03     27s] Current (total cpu=0:00:27.8, real=0:00:41.0, peak res=754.4M, current mem=754.4M)
[06/26 02:59:03     27s] Reading timing constraints file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc' ...
[06/26 02:59:03     27s] Current (total cpu=0:00:27.8, real=0:00:41.0, peak res=754.4M, current mem=754.4M)
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_valid' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_rw' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[27]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[26]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[25]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[24]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] Message <TCLCMD-979> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] INFO (CTE): Reading of timing constraints file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/pin_constraints_fragment.sdc completed, with 0 Warnings and 20 Errors.
[06/26 02:59:03     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=754.9M, current mem=754.9M)
[06/26 02:59:03     27s] Current (total cpu=0:00:27.8, real=0:00:41.0, peak res=754.9M, current mem=754.9M)
[06/26 02:59:03     27s] Reading timing constraints file '/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc' ...
[06/26 02:59:03     27s] Current (total cpu=0:00:27.8, real=0:00:41.0, peak res=754.9M, current mem=754.9M)
[06/26 02:59:03     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 9).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 10).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] riscv_top
[06/26 02:59:03     27s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 15).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 15).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 228).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc, Line 228).
[06/26 02:59:03     27s] 
[06/26 02:59:03     27s] INFO (CTE): Reading of timing constraints file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/riscv_top.mapped.sdc completed, with 6 WARNING
[06/26 02:59:03     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=756.9M, current mem=756.9M)
[06/26 02:59:03     27s] Current (total cpu=0:00:27.9, real=0:00:41.0, peak res=756.9M, current mem=756.9M)
[06/26 02:59:03     27s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[06/26 02:59:03     27s] Creating Cell Server ...(0, 1, 1, 1)
[06/26 02:59:03     27s] Summary for sequential cells identification: 
[06/26 02:59:03     27s]   Identified SBFF number: 45
[06/26 02:59:03     27s]   Identified MBFF number: 0
[06/26 02:59:03     27s]   Identified SB Latch number: 0
[06/26 02:59:03     27s]   Identified MB Latch number: 0
[06/26 02:59:03     27s]   Not identified SBFF number: 0
[06/26 02:59:03     27s]   Not identified MBFF number: 0
[06/26 02:59:03     27s]   Not identified SB Latch number: 0
[06/26 02:59:03     27s]   Not identified MB Latch number: 0
[06/26 02:59:03     27s]   Number of sequential cells which are not FFs: 23
[06/26 02:59:03     27s] Total number of combinational cells: 329
[06/26 02:59:03     27s] Total number of sequential cells: 68
[06/26 02:59:03     27s] Total number of tristate cells: 13
[06/26 02:59:03     27s] Total number of level shifter cells: 7
[06/26 02:59:03     27s] Total number of power gating cells: 0
[06/26 02:59:03     27s] Total number of isolation cells: 11
[06/26 02:59:03     27s] Total number of power switch cells: 0
[06/26 02:59:03     27s] Total number of pulse generator cells: 0
[06/26 02:59:03     27s] Total number of always on buffers: 0
[06/26 02:59:03     27s] Total number of retention cells: 0
[06/26 02:59:03     27s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[06/26 02:59:03     27s] Total number of usable buffers: 13
[06/26 02:59:03     27s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[06/26 02:59:03     27s] Total number of unusable buffers: 2
[06/26 02:59:03     27s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[06/26 02:59:03     27s] Total number of usable inverters: 16
[06/26 02:59:03     27s] List of unusable inverters:
[06/26 02:59:03     27s] Total number of unusable inverters: 0
[06/26 02:59:03     27s] List of identified usable delay cells:[06/26 02:59:03     27s] Creating Cell Server, finished. 
[06/26 02:59:03     27s] 
 sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[06/26 02:59:03     27s] Total number of identified usable delay cells: 15
[06/26 02:59:03     27s] List of identified unusable delay cells:
[06/26 02:59:03     27s] Total number of identified unusable delay cells: 0
[06/26 02:59:03     27s] Deleting Cell Server ...
[06/26 02:59:03     27s] @file(par.tcl) 26: puts "read_power_intent -cpf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_spec.cpf" 
[06/26 02:59:03     27s] read_power_intent -cpf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_spec.cpf
[06/26 02:59:03     27s] @file(par.tcl) 27: read_power_intent -cpf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_spec.cpf
[06/26 02:59:03     28s] Loading CPF file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_spec.cpf ...
[06/26 02:59:03     28s] INFO: processed 18 CPF commands in 25 lines from file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_spec.cpf, with 0 errors
[06/26 02:59:03     28s] Checking CPF file ...
[06/26 02:59:03     28s] INFO: The CPF has only one domain defined.
[06/26 02:59:03     28s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[06/26 02:59:03     28s] @file(par.tcl) 28: puts "commit_power_intent" 
[06/26 02:59:03     28s] commit_power_intent
[06/26 02:59:03     28s] @file(par.tcl) 29: commit_power_intent
[06/26 02:59:03     28s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[06/26 02:59:03     28s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.09 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.04 real=0:00:00.00
[06/26 02:59:03     28s] **ERROR: (IMPMSMV-3502):	Power net VPWR is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[06/26 02:59:03     28s] Type 'man IMPMSMV-3502' for more detail.
[06/26 02:59:03     28s] INFO: Power domain of power net VPWR is set to AO.
[06/26 02:59:03     28s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[06/26 02:59:03     28s] **ERROR: (IMPMSMV-3502):	Power net VPB is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[06/26 02:59:03     28s] Type 'man IMPMSMV-3502' for more detail.
[06/26 02:59:03     28s] INFO: Power domain of power net VPB is set to AO.
[06/26 02:59:03     28s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[06/26 02:59:03     28s] **ERROR: (IMPMSMV-3502):	Power net vdd is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[06/26 02:59:03     28s] Type 'man IMPMSMV-3502' for more detail.
[06/26 02:59:03     28s] INFO: Power domain of power net vdd is set to AO.
[06/26 02:59:03     28s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[06/26 02:59:03     28s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.06 real=0:00:00.00
[06/26 02:59:03     28s] Current (total cpu=0:00:28.3, real=0:00:41.0, peak res=790.6M, current mem=781.9M)
[06/26 02:59:03     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=789.8M, current mem=789.8M)
[06/26 02:59:03     28s] Current (total cpu=0:00:28.3, real=0:00:41.0, peak res=790.6M, current mem=789.8M)
[06/26 02:59:03     28s] Current (total cpu=0:00:28.3, real=0:00:41.0, peak res=790.6M, current mem=789.8M)
[06/26 02:59:03     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=790.0M, current mem=790.0M)
[06/26 02:59:03     28s] Current (total cpu=0:00:28.4, real=0:00:41.0, peak res=790.6M, current mem=790.0M)
[06/26 02:59:03     28s] Current (total cpu=0:00:28.4, real=0:00:41.0, peak res=790.6M, current mem=790.0M)
[06/26 02:59:03     28s] riscv_top
[06/26 02:59:03     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=790.3M, current mem=790.3M)
[06/26 02:59:03     28s] Current (total cpu=0:00:28.4, real=0:00:41.0, peak res=790.6M, current mem=790.3M)
[06/26 02:59:03     28s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.21 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.04 real=0:00:00.00
[06/26 02:59:03     28s] Checking existing shifter/isolation cell for global net connection ...
[06/26 02:59:03     28s] CPF_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.02 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[06/26 02:59:03     28s] Creating Cell Server ...(0, 1, 1, 1)
[06/26 02:59:03     28s] Summary for sequential cells identification: 
[06/26 02:59:03     28s]   Identified SBFF number: 45
[06/26 02:59:03     28s]   Identified MBFF number: 0
[06/26 02:59:03     28s]   Identified SB Latch number: 0
[06/26 02:59:03     28s]   Identified MB Latch number: 0
[06/26 02:59:03     28s]   Not identified SBFF number: 0
[06/26 02:59:03     28s]   Not identified MBFF number: 0
[06/26 02:59:03     28s]   Not identified SB Latch number: 0
[06/26 02:59:03     28s]   Not identified MB Latch number: 0
[06/26 02:59:03     28s]   Number of sequential cells which are not FFs: 23
[06/26 02:59:03     28s] Total number of combinational cells: 319
[06/26 02:59:03     28s] Total number of sequential cells: 68
[06/26 02:59:03     28s] Total number of tristate cells: 13
[06/26 02:59:03     28s] Total number of level shifter cells: 7
[06/26 02:59:03     28s] Total number of power gating cells: 0
[06/26 02:59:03     28s] Total number of isolation cells: 0
[06/26 02:59:03     28s] Total number of power switch cells: 0
[06/26 02:59:03     28s] Total number of pulse generator cells: 0
[06/26 02:59:03     28s] Total number of always on buffers: 10
[06/26 02:59:03     28s] Total number of retention cells: 0
[06/26 02:59:03     28s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[06/26 02:59:03     28s] Total number of usable buffers: 13
[06/26 02:59:03     28s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[06/26 02:59:03     28s] Total number of unusable buffers: 2
[06/26 02:59:03     28s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[06/26 02:59:03     28s] Total number of usable inverters: 16
[06/26 02:59:03     28s] List of unusable inverters:
[06/26 02:59:03     28s] Total number of unusable inverters: 0
[06/26 02:59:03     28s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[06/26 02:59:03     28s] Total number of identified usable delay cells: [06/26 02:59:03     28s] Creating Cell Server, finished. 
[06/26 02:59:03     28s] 
15
[06/26 02:59:03     28s] List of identified unusable delay cells:
[06/26 02:59:03     28s] Total number of identified unusable delay cells: 0
[06/26 02:59:04     28s] Deleting Cell Server ...
[06/26 02:59:04     28s] -noImplicitRules false                     # bool, default=false, private
[06/26 02:59:04     28s] No isolation cell in libraries.
[06/26 02:59:04     28s] No level shifter cell in libraries.
[06/26 02:59:04     28s] @file(par.tcl) 30: puts "set_db design_flow_effort standard" 
[06/26 02:59:04     28s] set_db design_flow_effort standard
[06/26 02:59:04     28s] @file(par.tcl) 31: set_db design_flow_effort standard
[06/26 02:59:04     28s] 
[06/26 02:59:04     28s] @file(par.tcl) 33: puts "set_dont_use \[get_db lib_cells */*sdf*\]"
[06/26 02:59:04     28s] set_dont_use [get_db lib_cells */*sdf*]
[06/26 02:59:04     28s] @file(par.tcl) 34: if { [get_db lib_cells */*sdf*] ne "" } {
[06/26 02:59:04     28s]     set_dont_use [get_db lib_cells */*sdf*]
[06/26 02:59:04     28s] } else {
[06/26 02:59:04     28s]     puts "WARNING: cell */*sdf* was not found for set_dont_use"
[06/26 02:59:04     28s] }
[06/26 02:59:04     28s] @file(par.tcl) 41: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probe_p_*\]"
[06/26 02:59:04     28s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[06/26 02:59:04     28s] @file(par.tcl) 42: if { [get_db lib_cells */sky130_fd_sc_hd__probe_p_*] ne "" } {
[06/26 02:59:04     28s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[06/26 02:59:04     28s] } else {
[06/26 02:59:04     28s]     puts "WARNING: cell */sky130_fd_sc_hd__probe_p_* was not found for set_dont_use"
[06/26 02:59:04     28s] }
[06/26 02:59:04     28s] @file(par.tcl) 49: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probec_p_*\]"
[06/26 02:59:04     28s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[06/26 02:59:04     28s] @file(par.tcl) 50: if { [get_db lib_cells */sky130_fd_sc_hd__probec_p_*] ne "" } {
[06/26 02:59:04     28s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[06/26 02:59:04     28s] } else {
[06/26 02:59:04     28s]     puts "WARNING: cell */sky130_fd_sc_hd__probec_p_* was not found for set_dont_use"
[06/26 02:59:04     28s] }
[06/26 02:59:04     28s] @file(par.tcl) 56: puts "write_db pre_sky130_innovus_settings" 
[06/26 02:59:04     28s] write_db pre_sky130_innovus_settings
[06/26 02:59:04     28s] @file(par.tcl) 57: write_db pre_sky130_innovus_settings
[06/26 02:59:04     28s] #% Begin write_db save design ... (date=06/26 02:59:04, mem=791.8M)
[06/26 02:59:04     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:04     28s] % Begin Save ccopt configuration ... (date=06/26 02:59:04, mem=792.3M)
[06/26 02:59:04     28s] % End Save ccopt configuration ... (date=06/26 02:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.2M, current mem=793.2M)
[06/26 02:59:04     28s] % Begin Save netlist data ... (date=06/26 02:59:04, mem=794.3M)
[06/26 02:59:04     28s] Writing Binary DB to pre_sky130_innovus_settings/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:04     28s] % End Save netlist data ... (date=06/26 02:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=803.2M, current mem=803.2M)
[06/26 02:59:04     28s] Saving symbol-table file in separate thread ...
[06/26 02:59:04     28s] Saving congestion map file in separate thread ...
[06/26 02:59:04     28s] Saving congestion map file pre_sky130_innovus_settings/riscv_top.route.congmap.gz ...
[06/26 02:59:04     28s] % Begin Save AAE data ... (date=06/26 02:59:04, mem=804.2M)
[06/26 02:59:04     28s] Saving AAE Data ...
[06/26 02:59:04     28s] % End Save AAE data ... (date=06/26 02:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=804.2M, current mem=804.2M)
[06/26 02:59:04     28s] % Begin Save clock tree data ... (date=06/26 02:59:04, mem=804.4M)
[06/26 02:59:04     28s] % End Save clock tree data ... (date=06/26 02:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=804.4M, current mem=804.4M)
[06/26 02:59:04     28s] Saving preference file pre_sky130_innovus_settings/gui.pref.tcl ...
[06/26 02:59:04     28s] Saving mode setting ...
[06/26 02:59:04     28s] 2024/06/26 02:59:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:04     28s] 2024/06/26 02:59:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:04     28s] 2024/06/26 02:59:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:04     28s] 2024/06/26 02:59:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:04     28s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:04     29s] Saving global file ...
[06/26 02:59:04     29s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:04     29s] 2024/06/26 02:59:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:04     29s] 2024/06/26 02:59:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:05     29s] Saving Drc markers ...
[06/26 02:59:05     29s] ... No Drc file written since there is no markers found.
[06/26 02:59:05     29s] % Begin Save routing data ... (date=06/26 02:59:05, mem=806.3M)
[06/26 02:59:05     29s] Saving route file ...
[06/26 02:59:05     29s] 2024/06/26 02:59:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:05     29s] 2024/06/26 02:59:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:05     29s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=898.2M) ***
[06/26 02:59:05     29s] % End Save routing data ... (date=06/26 02:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.1M, current mem=808.1M)
[06/26 02:59:05     29s] Saving floorplan file in separate thread ...
[06/26 02:59:05     29s] Saving PG Conn file in separate thread ...
[06/26 02:59:05     29s] Saving placement file in separate thread ...
[06/26 02:59:05     29s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=906.2M) ***
[06/26 02:59:05     29s] 2024/06/26 02:59:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:05     29s] 2024/06/26 02:59:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:05     29s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:05     29s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:05     29s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:05     29s] Saving property file pre_sky130_innovus_settings/riscv_top.prop
[06/26 02:59:05     29s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=906.2M) ***
[06/26 02:59:05     29s] % Begin Save power constraints data ... (date=06/26 02:59:05, mem=812.4M)
[06/26 02:59:05     29s] % End Save power constraints data ... (date=06/26 02:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=812.4M, current mem=812.4M)
[06/26 02:59:05     29s] Saving CPF database ...
[06/26 02:59:05     29s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[06/26 02:59:07     29s] Generated self-contained design pre_sky130_innovus_settings
[06/26 02:59:07     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:07     29s] #% End write_db save design ... (date=06/26 02:59:07, total cpu=0:00:01.2, real=0:00:03.0, peak res=813.8M, current mem=809.7M)
[06/26 02:59:07     29s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:07     29s] 
[06/26 02:59:07     29s] @file(par.tcl) 58: puts "ln -sfn pre_sky130_innovus_settings latest" 
[06/26 02:59:07     29s] ln -sfn pre_sky130_innovus_settings latest
[06/26 02:59:07     29s] @file(par.tcl) 59: ln -sfn pre_sky130_innovus_settings latest
[06/26 02:59:07     29s] @file(par.tcl) 66: set_db place_global_place_io_pins  true
[06/26 02:59:07     29s] @file(par.tcl) 68: set_db opt_honor_fences true
[06/26 02:59:07     29s] @file(par.tcl) 69: set_db place_detail_dpt_flow true
[06/26 02:59:07     29s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_dpt_flow' is set to false 
[06/26 02:59:07     29s] @file(par.tcl) 70: set_db place_detail_color_aware_legal true
[06/26 02:59:07     29s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_color_aware_legal' is set to false 
[06/26 02:59:07     29s] @file(par.tcl) 71: set_db place_global_solver_effort high
[06/26 02:59:07     29s] @file(par.tcl) 72: set_db place_detail_check_cut_spacing true
[06/26 02:59:07     29s] @file(par.tcl) 73: set_db place_global_cong_effort high
[06/26 02:59:07     29s] @file(par.tcl) 80: set_db opt_fix_fanout_load true
[06/26 02:59:07     29s] @file(par.tcl) 81: set_db opt_clock_gate_aware false
[06/26 02:59:07     29s] @file(par.tcl) 82: set_db opt_area_recovery true
[06/26 02:59:07     29s] @file(par.tcl) 83: set_db opt_post_route_area_reclaim setup_aware
[06/26 02:59:07     29s] @file(par.tcl) 84: set_db opt_fix_hold_verbose true
[06/26 02:59:07     29s] @file(par.tcl) 90: set_db cts_target_skew 0.03
[06/26 02:59:07     29s] @file(par.tcl) 91: set_db cts_max_fanout 10
[06/26 02:59:07     29s] @file(par.tcl) 93: set_db opt_setup_target_slack 0.10
[06/26 02:59:07     29s] @file(par.tcl) 94: set_db opt_hold_target_slack 0.10
[06/26 02:59:07     29s] @file(par.tcl) 100: set_db route_design_antenna_diode_insertion 1
[06/26 02:59:07     29s] @file(par.tcl) 101: set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[06/26 02:59:07     29s] @file(par.tcl) 103: set_db route_design_high_freq_search_repair true
[06/26 02:59:07     29s] @file(par.tcl) 104: set_db route_design_detail_post_route_spread_wire true
[06/26 02:59:07     29s] @file(par.tcl) 105: set_db route_design_with_si_driven true
[06/26 02:59:07     29s] @file(par.tcl) 106: set_db route_design_with_timing_driven true
[06/26 02:59:07     29s] @file(par.tcl) 107: set_db route_design_concurrent_minimize_via_count_effort high
[06/26 02:59:07     29s] @file(par.tcl) 108: set_db opt_consider_routing_congestion true
[06/26 02:59:07     29s] @file(par.tcl) 109: set_db route_design_detail_use_multi_cut_via_effort medium
[06/26 02:59:07     29s] @file(par.tcl) 113: set_db floorplan_snap_die_grid manufacturing
[06/26 02:59:07     29s] @file(par.tcl) 115: puts "write_db pre_floorplan_design" 
[06/26 02:59:07     29s] write_db pre_floorplan_design
[06/26 02:59:07     29s] @file(par.tcl) 116: write_db pre_floorplan_design
[06/26 02:59:07     29s] #% Begin write_db save design ... (date=06/26 02:59:07, mem=810.5M)
[06/26 02:59:07     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:07     29s] % Begin Save ccopt configuration ... (date=06/26 02:59:07, mem=810.5M)
[06/26 02:59:07     29s] % End Save ccopt configuration ... (date=06/26 02:59:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=811.1M, current mem=811.1M)
[06/26 02:59:07     29s] % Begin Save netlist data ... (date=06/26 02:59:07, mem=811.1M)
[06/26 02:59:07     29s] Writing Binary DB to pre_floorplan_design/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:07     30s] % End Save netlist data ... (date=06/26 02:59:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.9M, current mem=825.9M)
[06/26 02:59:07     30s] Saving symbol-table file in separate thread ...
[06/26 02:59:07     30s] Saving congestion map file in separate thread ...
[06/26 02:59:07     30s] Saving congestion map file pre_floorplan_design/riscv_top.route.congmap.gz ...
[06/26 02:59:07     30s] % Begin Save AAE data ... (date=06/26 02:59:07, mem=826.1M)
[06/26 02:59:07     30s] Saving AAE Data ...
[06/26 02:59:07     30s] % End Save AAE data ... (date=06/26 02:59:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.1M, current mem=826.1M)
[06/26 02:59:07     30s] % Begin Save clock tree data ... (date=06/26 02:59:07, mem=826.1M)
[06/26 02:59:07     30s] % End Save clock tree data ... (date=06/26 02:59:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.1M, current mem=826.1M)
[06/26 02:59:07     30s] Saving preference file pre_floorplan_design/gui.pref.tcl ...
[06/26 02:59:07     30s] Saving mode setting ...
[06/26 02:59:07     30s] 2024/06/26 02:59:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:07     30s] 2024/06/26 02:59:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:07     30s] 2024/06/26 02:59:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:07     30s] 2024/06/26 02:59:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:07     30s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:08     30s] Saving global file ...
[06/26 02:59:08     30s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:08     30s] 2024/06/26 02:59:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:08     30s] 2024/06/26 02:59:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:08     30s] Saving Drc markers ...
[06/26 02:59:08     30s] ... No Drc file written since there is no markers found.
[06/26 02:59:08     30s] % Begin Save routing data ... (date=06/26 02:59:08, mem=826.6M)
[06/26 02:59:08     30s] Saving route file ...
[06/26 02:59:08     30s] 2024/06/26 02:59:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:08     30s] 2024/06/26 02:59:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:08     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=943.4M) ***
[06/26 02:59:08     30s] % End Save routing data ... (date=06/26 02:59:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.6M, current mem=827.6M)
[06/26 02:59:08     30s] Saving floorplan file in separate thread ...
[06/26 02:59:08     30s] Saving PG Conn file in separate thread ...
[06/26 02:59:08     30s] Saving placement file in separate thread ...
[06/26 02:59:08     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:08     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=951.4M) ***
[06/26 02:59:08     30s] 2024/06/26 02:59:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:08     30s] 2024/06/26 02:59:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:08     30s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:08     30s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:08     30s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:08     30s] Saving property file pre_floorplan_design/riscv_top.prop
[06/26 02:59:08     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=951.4M) ***
[06/26 02:59:08     30s] % Begin Save power constraints data ... (date=06/26 02:59:08, mem=828.1M)
[06/26 02:59:08     30s] % End Save power constraints data ... (date=06/26 02:59:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.1M, current mem=828.1M)
[06/26 02:59:08     30s] Saving CPF database ...
[06/26 02:59:08     30s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[06/26 02:59:10     30s] Generated self-contained design pre_floorplan_design
[06/26 02:59:10     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:10     30s] #% End write_db save design ... (date=06/26 02:59:10, total cpu=0:00:01.0, real=0:00:03.0, peak res=829.9M, current mem=813.9M)
[06/26 02:59:10     30s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:10     30s] 
[06/26 02:59:10     30s] @file(par.tcl) 117: puts "ln -sfn pre_floorplan_design latest" 
[06/26 02:59:10     30s] ln -sfn pre_floorplan_design latest
[06/26 02:59:10     30s] @file(par.tcl) 118: ln -sfn pre_floorplan_design latest
[06/26 02:59:10     30s] @file(par.tcl) 119: puts "source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/floorplan.tcl" 
[06/26 02:59:10     30s] source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/floorplan.tcl
[06/26 02:59:10     30s] @file(par.tcl) 120: source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/floorplan.tcl
[06/26 02:59:10     30s] #@ Begin verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/floorplan.tcl
[06/26 02:59:10     30s] @file(floorplan.tcl) 8: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site unithd -die_size { 1800 1800 0 0 0 0 }
[06/26 02:59:10     31s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[06/26 02:59:10     31s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[06/26 02:59:10     31s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[06/26 02:59:10     31s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[06/26 02:59:10     31s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[06/26 02:59:10     31s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[06/26 02:59:10     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/26 02:59:10     31s] @file(floorplan.tcl) 10: place_inst mem/icache/meta 500 1200 r0
[06/26 02:59:10     31s] @file(floorplan.tcl) 11: create_place_halo -insts mem/icache/meta -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 12: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M4 -inst mem/icache/meta
[06/26 02:59:10     31s] @file(floorplan.tcl) 13: place_inst mem/dcache/meta 750 115 r180
[06/26 02:59:10     31s] @file(floorplan.tcl) 14: create_place_halo -insts mem/dcache/meta -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 15: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M4 -inst mem/dcache/meta
[06/26 02:59:10     31s] @file(floorplan.tcl) 16: place_inst mem/icache/sram_00 5 905 r90
[06/26 02:59:10     31s] @file(floorplan.tcl) 17: create_place_halo -insts mem/icache/sram_00 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 18: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/icache/sram_00
[06/26 02:59:10     31s] @file(floorplan.tcl) 19: place_inst mem/icache/sram_01 1235 905 r270
[06/26 02:59:10     31s] @file(floorplan.tcl) 20: create_place_halo -insts mem/icache/sram_01 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 21: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/icache/sram_01
[06/26 02:59:10     31s] @file(floorplan.tcl) 22: place_inst mem/icache/sram_10 5 1200 r90
[06/26 02:59:10     31s] @file(floorplan.tcl) 23: create_place_halo -insts mem/icache/sram_10 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 24: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/icache/sram_10
[06/26 02:59:10     31s] @file(floorplan.tcl) 25: place_inst mem/icache/sram_11 1235 1200 r270
[06/26 02:59:10     31s] @file(floorplan.tcl) 26: create_place_halo -insts mem/icache/sram_11 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 27: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/icache/sram_11
[06/26 02:59:10     31s] @file(floorplan.tcl) 28: place_inst mem/dcache/sram_00 5 315 r90
[06/26 02:59:10     31s] @file(floorplan.tcl) 29: create_place_halo -insts mem/dcache/sram_00 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 30: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/dcache/sram_00
[06/26 02:59:10     31s] @file(floorplan.tcl) 31: place_inst mem/dcache/sram_01 1235 315 r270
[06/26 02:59:10     31s] @file(floorplan.tcl) 32: create_place_halo -insts mem/dcache/sram_01 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 33: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/dcache/sram_01
[06/26 02:59:10     31s] @file(floorplan.tcl) 34: place_inst mem/dcache/sram_10 5 610 r90
[06/26 02:59:10     31s] @file(floorplan.tcl) 35: create_place_halo -insts mem/dcache/sram_10 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 36: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/dcache/sram_10
[06/26 02:59:10     31s] @file(floorplan.tcl) 37: place_inst mem/dcache/sram_11 1235 610 r270
[06/26 02:59:10     31s] @file(floorplan.tcl) 38: create_place_halo -insts mem/dcache/sram_11 -halo_deltas {2.0 2.0 2.0 2.0} -snap_to_site
[06/26 02:59:10     31s] @file(floorplan.tcl) 39: create_route_halo -bottom_layer li1 -space 2.0 -top_layer M3 -inst mem/dcache/sram_11
[06/26 02:59:10     31s] @file(floorplan.tcl) 40: create_place_blockage -area {0 0 1800 1.08}
[06/26 02:59:10     31s] #@ End verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/floorplan.tcl
[06/26 02:59:10     31s] @file(par.tcl) 121: puts "write_db pre_place_bumps" 
[06/26 02:59:10     31s] write_db pre_place_bumps
[06/26 02:59:10     31s] @file(par.tcl) 122: write_db pre_place_bumps
[06/26 02:59:10     31s] #% Begin write_db save design ... (date=06/26 02:59:10, mem=816.9M)
[06/26 02:59:10     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:10     31s] % Begin Save ccopt configuration ... (date=06/26 02:59:10, mem=816.9M)
[06/26 02:59:10     31s] % End Save ccopt configuration ... (date=06/26 02:59:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.9M, current mem=816.9M)
[06/26 02:59:10     31s] % Begin Save netlist data ... (date=06/26 02:59:10, mem=816.9M)
[06/26 02:59:10     31s] Writing Binary DB to pre_place_bumps/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:10     31s] % End Save netlist data ... (date=06/26 02:59:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[06/26 02:59:10     31s] Saving symbol-table file in separate thread ...
[06/26 02:59:10     31s] Saving congestion map file in separate thread ...
[06/26 02:59:10     31s] Saving congestion map file pre_place_bumps/riscv_top.route.congmap.gz ...
[06/26 02:59:10     31s] % Begin Save AAE data ... (date=06/26 02:59:10, mem=825.8M)
[06/26 02:59:10     31s] Saving AAE Data ...
[06/26 02:59:10     31s] % End Save AAE data ... (date=06/26 02:59:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[06/26 02:59:10     31s] % Begin Save clock tree data ... (date=06/26 02:59:10, mem=825.8M)
[06/26 02:59:10     31s] % End Save clock tree data ... (date=06/26 02:59:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.8M, current mem=825.8M)
[06/26 02:59:10     31s] Saving preference file pre_place_bumps/gui.pref.tcl ...
[06/26 02:59:10     31s] Saving mode setting ...
[06/26 02:59:10     31s] 2024/06/26 02:59:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:10     31s] 2024/06/26 02:59:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:10     31s] 2024/06/26 02:59:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:10     31s] 2024/06/26 02:59:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:10     31s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:11     31s] Saving global file ...
[06/26 02:59:11     31s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:11     31s] 2024/06/26 02:59:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:11     31s] 2024/06/26 02:59:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:11     31s] Saving Drc markers ...
[06/26 02:59:11     31s] ... No Drc file written since there is no markers found.
[06/26 02:59:11     31s] % Begin Save routing data ... (date=06/26 02:59:11, mem=826.0M)
[06/26 02:59:11     31s] Saving route file ...
[06/26 02:59:11     31s] 2024/06/26 02:59:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:11     31s] 2024/06/26 02:59:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:11     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=962.4M) ***
[06/26 02:59:11     31s] % End Save routing data ... (date=06/26 02:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.1M, current mem=827.1M)
[06/26 02:59:11     31s] Saving floorplan file in separate thread ...
[06/26 02:59:11     31s] Saving PG Conn file in separate thread ...
[06/26 02:59:11     31s] Saving placement file in separate thread ...
[06/26 02:59:11     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:11     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=970.4M) ***
[06/26 02:59:11     31s] 2024/06/26 02:59:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:11     31s] 2024/06/26 02:59:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:11     31s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:11     31s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:11     31s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:11     31s] Saving property file pre_place_bumps/riscv_top.prop
[06/26 02:59:11     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=970.4M) ***
[06/26 02:59:11     31s] % Begin Save power constraints data ... (date=06/26 02:59:11, mem=827.6M)
[06/26 02:59:11     31s] % End Save power constraints data ... (date=06/26 02:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.6M, current mem=827.6M)
[06/26 02:59:11     31s] Saving CPF database ...
[06/26 02:59:11     31s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[06/26 02:59:13     32s] Generated self-contained design pre_place_bumps
[06/26 02:59:13     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:13     32s] #% End write_db save design ... (date=06/26 02:59:13, total cpu=0:00:01.1, real=0:00:03.0, peak res=827.6M, current mem=817.5M)
[06/26 02:59:13     32s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:13     32s] 
[06/26 02:59:13     32s] @file(par.tcl) 123: puts "ln -sfn pre_place_bumps latest" 
[06/26 02:59:13     32s] ln -sfn pre_place_bumps latest
[06/26 02:59:13     32s] @file(par.tcl) 124: ln -sfn pre_place_bumps latest
[06/26 02:59:13     32s] @file(par.tcl) 125: puts "write_db pre_sky130_add_endcaps" 
[06/26 02:59:13     32s] write_db pre_sky130_add_endcaps
[06/26 02:59:13     32s] @file(par.tcl) 126: write_db pre_sky130_add_endcaps
[06/26 02:59:13     32s] #% Begin write_db save design ... (date=06/26 02:59:13, mem=817.5M)
[06/26 02:59:13     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:13     32s] % Begin Save ccopt configuration ... (date=06/26 02:59:13, mem=817.5M)
[06/26 02:59:13     32s] % End Save ccopt configuration ... (date=06/26 02:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=817.5M, current mem=817.5M)
[06/26 02:59:13     32s] % Begin Save netlist data ... (date=06/26 02:59:13, mem=817.5M)
[06/26 02:59:13     32s] Writing Binary DB to pre_sky130_add_endcaps/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:13     32s] % End Save netlist data ... (date=06/26 02:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.0M, current mem=825.0M)
[06/26 02:59:13     32s] Saving symbol-table file in separate thread ...
[06/26 02:59:13     32s] Saving congestion map file in separate thread ...
[06/26 02:59:13     32s] Saving congestion map file pre_sky130_add_endcaps/riscv_top.route.congmap.gz ...
[06/26 02:59:13     32s] % Begin Save AAE data ... (date=06/26 02:59:13, mem=825.0M)
[06/26 02:59:13     32s] Saving AAE Data ...
[06/26 02:59:13     32s] % End Save AAE data ... (date=06/26 02:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.0M, current mem=825.0M)
[06/26 02:59:13     32s] % Begin Save clock tree data ... (date=06/26 02:59:13, mem=825.0M)
[06/26 02:59:13     32s] % End Save clock tree data ... (date=06/26 02:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.0M, current mem=825.0M)
[06/26 02:59:13     32s] Saving preference file pre_sky130_add_endcaps/gui.pref.tcl ...
[06/26 02:59:13     32s] Saving mode setting ...
[06/26 02:59:13     32s] 2024/06/26 02:59:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:13     32s] 2024/06/26 02:59:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:13     32s] 2024/06/26 02:59:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:13     32s] 2024/06/26 02:59:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:13     32s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:13     32s] Saving global file ...
[06/26 02:59:13     32s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:14     32s] 2024/06/26 02:59:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:14     32s] 2024/06/26 02:59:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:14     32s] Saving Drc markers ...
[06/26 02:59:14     32s] ... No Drc file written since there is no markers found.
[06/26 02:59:14     32s] % Begin Save routing data ... (date=06/26 02:59:14, mem=825.0M)
[06/26 02:59:14     32s] Saving route file ...
[06/26 02:59:14     32s] 2024/06/26 02:59:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:14     32s] 2024/06/26 02:59:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:14     32s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=981.4M) ***
[06/26 02:59:14     32s] % End Save routing data ... (date=06/26 02:59:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.0M, current mem=826.0M)
[06/26 02:59:14     32s] Saving floorplan file in separate thread ...
[06/26 02:59:14     32s] Saving PG Conn file in separate thread ...
[06/26 02:59:14     32s] Saving placement file in separate thread ...
[06/26 02:59:14     32s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:14     32s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=977.4M) ***
[06/26 02:59:14     32s] 2024/06/26 02:59:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:14     32s] 2024/06/26 02:59:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:14     32s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:14     32s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:14     32s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:14     32s] Saving property file pre_sky130_add_endcaps/riscv_top.prop
[06/26 02:59:14     32s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=977.4M) ***
[06/26 02:59:14     32s] % Begin Save power constraints data ... (date=06/26 02:59:14, mem=822.6M)
[06/26 02:59:14     32s] % End Save power constraints data ... (date=06/26 02:59:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=822.6M, current mem=822.6M)
[06/26 02:59:14     32s] Saving CPF database ...
[06/26 02:59:14     32s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[06/26 02:59:16     33s] Generated self-contained design pre_sky130_add_endcaps
[06/26 02:59:16     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:16     33s] #% End write_db save design ... (date=06/26 02:59:16, total cpu=0:00:01.1, real=0:00:03.0, peak res=826.0M, current mem=819.5M)
[06/26 02:59:16     33s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:16     33s] 
[06/26 02:59:16     33s] @file(par.tcl) 127: puts "ln -sfn pre_sky130_add_endcaps latest" 
[06/26 02:59:16     33s] ln -sfn pre_sky130_add_endcaps latest
[06/26 02:59:16     33s] @file(par.tcl) 128: ln -sfn pre_sky130_add_endcaps latest
[06/26 02:59:16     33s] @file(par.tcl) 130: set_db add_endcaps_boundary_tap     true
[06/26 02:59:16     33s] @file(par.tcl) 131: set_db add_endcaps_left_edge        sky130_fd_sc_hd__tap_1
[06/26 02:59:16     33s] @file(par.tcl) 132: set_db add_endcaps_right_edge       sky130_fd_sc_hd__tap_1
[06/26 02:59:16     33s] @file(par.tcl) 133: add_endcaps
[06/26 02:59:16     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:967.4M
[06/26 02:59:16     33s] #spOpts: N=130 VtWidth cut2cut 
[06/26 02:59:16     33s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:972.4M
[06/26 02:59:16     33s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:972.4M
[06/26 02:59:16     33s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.001, MEM:972.4M
[06/26 02:59:16     33s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:972.4M
[06/26 02:59:16     33s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:973.4M
[06/26 02:59:16     33s] Core basic site is unithd
[06/26 02:59:16     33s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:977.9M
[06/26 02:59:16     33s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 02:59:16     33s] SiteArray: use 10,345,972 bytes
[06/26 02:59:16     33s] SiteArray: current memory after site array memory allocatiion 985.9M
[06/26 02:59:16     33s] SiteArray: FP blocked sites are writable
[06/26 02:59:16     33s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.045, REAL:0.047, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:985.9M
[06/26 02:59:16     33s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:985.9M
[06/26 02:59:16     33s] Estimated cell power/ground rail width = 0.340 um
[06/26 02:59:16     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 02:59:16     33s] Mark StBox On SiteArr starts
[06/26 02:59:16     33s] Mark StBox On SiteArr ends
[06/26 02:59:16     33s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.004, REAL:0.006, MEM:985.9M
[06/26 02:59:16     33s] spiAuditVddOnBottomForRows for llg="default" starts
[06/26 02:59:16     33s] spiAuditVddOnBottomForRows ends
[06/26 02:59:16     33s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.009, REAL:0.011, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.116, REAL:0.132, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.004, REAL:0.004, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.196, REAL:0.216, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.196, REAL:0.217, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:994.9M
[06/26 02:59:16     33s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=994.9MB).
[06/26 02:59:16     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.225, REAL:0.281, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:994.9M
[06/26 02:59:16     33s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.093, REAL:0.093, MEM:996.9M
[06/26 02:59:16     33s] Minimum row-size in sites for endcap insertion = 3.
[06/26 02:59:16     33s] Minimum number of sites for row blockage       = 1.
[06/26 02:59:16     33s] Inserted 1732 pre-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[06/26 02:59:16     33s] Inserted 1732 post-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[06/26 02:59:16     33s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:998.9M
[06/26 02:59:16     33s] For 3464 new insts, *** Applied 8 GNC rules (cpu = 0:00:00.0)
[06/26 02:59:16     33s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.003, REAL:0.003, MEM:998.9M
[06/26 02:59:16     33s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:998.9M
[06/26 02:59:16     33s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:998.9M
[06/26 02:59:16     33s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:998.9M
[06/26 02:59:16     33s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:998.9M
[06/26 02:59:16     33s] @file(par.tcl) 135: puts "write_db pre_place_tap_cells" 
[06/26 02:59:16     33s] write_db pre_place_tap_cells
[06/26 02:59:16     33s] @file(par.tcl) 136: write_db pre_place_tap_cells
[06/26 02:59:16     33s] #% Begin write_db save design ... (date=06/26 02:59:16, mem=846.1M)
[06/26 02:59:16     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:16     33s] % Begin Save ccopt configuration ... (date=06/26 02:59:16, mem=846.1M)
[06/26 02:59:16     33s] % End Save ccopt configuration ... (date=06/26 02:59:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=846.1M, current mem=846.1M)
[06/26 02:59:16     33s] % Begin Save netlist data ... (date=06/26 02:59:16, mem=846.1M)
[06/26 02:59:16     33s] Writing Binary DB to pre_place_tap_cells/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:16     33s] % End Save netlist data ... (date=06/26 02:59:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=853.0M, current mem=852.5M)
[06/26 02:59:16     33s] Saving symbol-table file in separate thread ...
[06/26 02:59:16     33s] Saving congestion map file in separate thread ...
[06/26 02:59:16     33s] Saving congestion map file pre_place_tap_cells/riscv_top.route.congmap.gz ...
[06/26 02:59:16     33s] % Begin Save AAE data ... (date=06/26 02:59:16, mem=852.5M)
[06/26 02:59:16     33s] Saving AAE Data ...
[06/26 02:59:16     33s] % End Save AAE data ... (date=06/26 02:59:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.5M, current mem=852.5M)
[06/26 02:59:16     33s] % Begin Save clock tree data ... (date=06/26 02:59:16, mem=852.5M)
[06/26 02:59:17     33s] % End Save clock tree data ... (date=06/26 02:59:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=852.5M, current mem=852.5M)
[06/26 02:59:17     33s] Saving preference file pre_place_tap_cells/gui.pref.tcl ...
[06/26 02:59:17     33s] 2024/06/26 02:59:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:17     33s] 2024/06/26 02:59:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:17     33s] 2024/06/26 02:59:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:17     33s] 2024/06/26 02:59:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:17     33s] Saving mode setting ...
[06/26 02:59:17     33s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:17     33s] Saving global file ...
[06/26 02:59:17     33s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:17     34s] 2024/06/26 02:59:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:17     34s] 2024/06/26 02:59:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:17     34s] Saving Drc markers ...
[06/26 02:59:17     34s] ... No Drc file written since there is no markers found.
[06/26 02:59:17     34s] % Begin Save routing data ... (date=06/26 02:59:17, mem=852.5M)
[06/26 02:59:17     34s] Saving route file ...
[06/26 02:59:17     34s] 2024/06/26 02:59:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:17     34s] 2024/06/26 02:59:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:17     34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1015.9M) ***
[06/26 02:59:17     34s] % End Save routing data ... (date=06/26 02:59:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=853.3M, current mem=853.3M)
[06/26 02:59:17     34s] Saving floorplan file in separate thread ...
[06/26 02:59:17     34s] Saving PG Conn file in separate thread ...
[06/26 02:59:17     34s] Saving placement file in separate thread ...
[06/26 02:59:17     34s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:17     34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1031.9M) ***
[06/26 02:59:18     34s] 2024/06/26 02:59:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:18     34s] 2024/06/26 02:59:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:18     34s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[06/26 02:59:18     34s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:18     34s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:18     34s] Saving property file pre_place_tap_cells/riscv_top.prop
[06/26 02:59:18     34s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1031.9M) ***
[06/26 02:59:18     34s] % Begin Save power constraints data ... (date=06/26 02:59:18, mem=854.4M)
[06/26 02:59:18     34s] % End Save power constraints data ... (date=06/26 02:59:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.4M, current mem=854.4M)
[06/26 02:59:18     34s] Saving CPF database ...
[06/26 02:59:18     34s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 02:59:19     34s] Generated self-contained design pre_place_tap_cells
[06/26 02:59:19     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:19     34s] #% End write_db save design ... (date=06/26 02:59:19, total cpu=0:00:01.1, real=0:00:03.0, peak res=854.5M, current mem=835.2M)
[06/26 02:59:19     34s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:19     34s] 
[06/26 02:59:19     34s] @file(par.tcl) 137: puts "ln -sfn pre_place_tap_cells latest" 
[06/26 02:59:19     34s] ln -sfn pre_place_tap_cells latest
[06/26 02:59:19     34s] @file(par.tcl) 138: ln -sfn pre_place_tap_cells latest
[06/26 02:59:19     34s] @file(par.tcl) 139: set_db add_well_taps_cell sky130_fd_sc_hd__tapvpwrvgnd_1
[06/26 02:59:19     34s] @file(par.tcl) 140: add_well_taps -cell_interval 15.0 -in_row_offset 5.0
[06/26 02:59:19     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1008.3M
[06/26 02:59:19     34s] #spOpts: N=130 VtWidth mergeVia=F cut2cut 
[06/26 02:59:19     34s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1008.3M
[06/26 02:59:19     34s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1008.3M
[06/26 02:59:19     34s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1008.3M
[06/26 02:59:19     34s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1008.3M
[06/26 02:59:19     34s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1008.3M
[06/26 02:59:19     34s] Core basic site is unithd
[06/26 02:59:20     34s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1010.8M
[06/26 02:59:20     34s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 02:59:20     34s] SiteArray: use 10,345,972 bytes
[06/26 02:59:20     34s] SiteArray: current memory after site array memory allocatiion 1016.8M
[06/26 02:59:20     34s] SiteArray: FP blocked sites are writable
[06/26 02:59:20     34s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.045, REAL:0.045, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1016.8M
[06/26 02:59:20     34s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 02:59:20     34s] Mark StBox On SiteArr starts
[06/26 02:59:20     34s] Mark StBox On SiteArr ends
[06/26 02:59:20     34s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.000, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.001, REAL:0.001, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.107, REAL:0.108, MEM:1016.8M
[06/26 02:59:20     34s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.011, REAL:0.011, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.145, REAL:0.146, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.145, REAL:0.147, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1017.8M
[06/26 02:59:20     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1017.8M
[06/26 02:59:20     34s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1017.8MB).
[06/26 02:59:20     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.164, REAL:0.165, MEM:1017.8M
[06/26 02:59:20     34s] **WARN: (IMPSP-5134):	Setting cellInterval to 14.720 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[06/26 02:59:20     34s] Type 'man IMPSP-5134' for more detail.
[06/26 02:59:20     34s] **WARN: (IMPSP-5134):	Setting inRowOffset to 4.600 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[06/26 02:59:20     34s] Type 'man IMPSP-5134' for more detail.
[06/26 02:59:21     35s] For 56229 new insts, *** Applied 8 GNC rules (cpu = 0:00:00.0)
[06/26 02:59:21     35s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1051.8M
[06/26 02:59:21     35s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:1051.8M
[06/26 02:59:21     35s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1051.8M
[06/26 02:59:21     35s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1051.8M
[06/26 02:59:21     36s] Inserted 56229 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP_AO).
[06/26 02:59:21     36s] @file(par.tcl) 141: puts "write_db pre_sky130_connect_nets" 
[06/26 02:59:21     36s] write_db pre_sky130_connect_nets
[06/26 02:59:21     36s] @file(par.tcl) 142: write_db pre_sky130_connect_nets
[06/26 02:59:21     36s] #% Begin write_db save design ... (date=06/26 02:59:21, mem=883.3M)
[06/26 02:59:21     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:21     36s] % Begin Save ccopt configuration ... (date=06/26 02:59:21, mem=883.3M)
[06/26 02:59:21     36s] % End Save ccopt configuration ... (date=06/26 02:59:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=883.3M, current mem=883.3M)
[06/26 02:59:21     36s] % Begin Save netlist data ... (date=06/26 02:59:21, mem=883.3M)
[06/26 02:59:21     36s] Writing Binary DB to pre_sky130_connect_nets/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:21     36s] % End Save netlist data ... (date=06/26 02:59:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.1M, current mem=889.7M)
[06/26 02:59:21     36s] Saving symbol-table file in separate thread ...
[06/26 02:59:21     36s] Saving congestion map file in separate thread ...
[06/26 02:59:21     36s] Saving congestion map file pre_sky130_connect_nets/riscv_top.route.congmap.gz ...
[06/26 02:59:21     36s] % Begin Save AAE data ... (date=06/26 02:59:21, mem=889.7M)
[06/26 02:59:21     36s] Saving AAE Data ...
[06/26 02:59:21     36s] % End Save AAE data ... (date=06/26 02:59:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.7M, current mem=889.7M)
[06/26 02:59:21     36s] % Begin Save clock tree data ... (date=06/26 02:59:21, mem=889.7M)
[06/26 02:59:21     36s] % End Save clock tree data ... (date=06/26 02:59:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.7M, current mem=889.7M)
[06/26 02:59:21     36s] Saving preference file pre_sky130_connect_nets/gui.pref.tcl ...
[06/26 02:59:21     36s] 2024/06/26 02:59:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:21     36s] 2024/06/26 02:59:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:21     36s] 2024/06/26 02:59:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:21     36s] 2024/06/26 02:59:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:21     36s] Saving mode setting ...
[06/26 02:59:21     36s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:21     36s] Saving global file ...
[06/26 02:59:21     36s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:21     36s] 2024/06/26 02:59:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:21     36s] 2024/06/26 02:59:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:21     36s] Saving Drc markers ...
[06/26 02:59:21     36s] ... No Drc file written since there is no markers found.
[06/26 02:59:21     36s] % Begin Save routing data ... (date=06/26 02:59:21, mem=889.7M)
[06/26 02:59:21     36s] Saving route file ...
[06/26 02:59:22     36s] 2024/06/26 02:59:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:22     36s] 2024/06/26 02:59:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:22     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1069.8M) ***
[06/26 02:59:22     36s] % End Save routing data ... (date=06/26 02:59:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=889.7M, current mem=889.7M)
[06/26 02:59:22     36s] Saving floorplan file in separate thread ...
[06/26 02:59:22     36s] Saving PG Conn file in separate thread ...
[06/26 02:59:22     36s] Saving placement file in separate thread ...
[06/26 02:59:22     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:22     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1085.8M) ***
[06/26 02:59:22     36s] 2024/06/26 02:59:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:22     36s] 2024/06/26 02:59:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:22     36s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:22     36s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:22     36s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:22     36s] Saving property file pre_sky130_connect_nets/riscv_top.prop
[06/26 02:59:22     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1085.8M) ***
[06/26 02:59:22     36s] % Begin Save power constraints data ... (date=06/26 02:59:22, mem=890.5M)
[06/26 02:59:22     36s] % End Save power constraints data ... (date=06/26 02:59:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.5M, current mem=890.5M)
[06/26 02:59:22     36s] Saving CPF database ...
[06/26 02:59:22     36s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 02:59:24     37s] Generated self-contained design pre_sky130_connect_nets
[06/26 02:59:24     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:24     37s] #% End write_db save design ... (date=06/26 02:59:24, total cpu=0:00:01.1, real=0:00:03.0, peak res=890.7M, current mem=864.6M)
[06/26 02:59:24     37s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:24     37s] 
[06/26 02:59:24     37s] @file(par.tcl) 143: puts "ln -sfn pre_sky130_connect_nets latest" 
[06/26 02:59:24     37s] ln -sfn pre_sky130_connect_nets latest
[06/26 02:59:24     37s] @file(par.tcl) 144: ln -sfn pre_sky130_connect_nets latest
[06/26 02:59:24     37s] @file(par.tcl) 145: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 146: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 147: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 148: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 149: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 150: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 151: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 152: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 153: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 154: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 155: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 156: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[06/26 02:59:24     37s] @file(par.tcl) 157: puts "write_db pre_power_straps" 
[06/26 02:59:24     37s] write_db pre_power_straps
[06/26 02:59:24     37s] @file(par.tcl) 158: write_db pre_power_straps
[06/26 02:59:24     37s] #% Begin write_db save design ... (date=06/26 02:59:24, mem=864.6M)
[06/26 02:59:24     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:24     37s] % Begin Save ccopt configuration ... (date=06/26 02:59:24, mem=864.6M)
[06/26 02:59:24     37s] % End Save ccopt configuration ... (date=06/26 02:59:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=864.6M, current mem=864.6M)
[06/26 02:59:24     37s] % Begin Save netlist data ... (date=06/26 02:59:24, mem=864.6M)
[06/26 02:59:24     37s] Writing Binary DB to pre_power_straps/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:24     37s] % End Save netlist data ... (date=06/26 02:59:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=877.3M, current mem=877.3M)
[06/26 02:59:24     37s] Saving symbol-table file in separate thread ...
[06/26 02:59:24     37s] Saving congestion map file in separate thread ...
[06/26 02:59:24     37s] Saving congestion map file pre_power_straps/riscv_top.route.congmap.gz ...
[06/26 02:59:24     37s] % Begin Save AAE data ... (date=06/26 02:59:24, mem=877.3M)
[06/26 02:59:24     37s] Saving AAE Data ...
[06/26 02:59:24     37s] % End Save AAE data ... (date=06/26 02:59:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.3M, current mem=877.3M)
[06/26 02:59:24     37s] % Begin Save clock tree data ... (date=06/26 02:59:24, mem=877.3M)
[06/26 02:59:24     37s] % End Save clock tree data ... (date=06/26 02:59:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.3M, current mem=877.3M)
[06/26 02:59:24     37s] Saving preference file pre_power_straps/gui.pref.tcl ...
[06/26 02:59:24     37s] 2024/06/26 02:59:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:24     37s] 2024/06/26 02:59:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:24     37s] 2024/06/26 02:59:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:24     37s] 2024/06/26 02:59:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:24     37s] Saving mode setting ...
[06/26 02:59:24     37s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:24     37s] Saving global file ...
[06/26 02:59:24     37s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:24     37s] 2024/06/26 02:59:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:24     37s] 2024/06/26 02:59:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:24     37s] Saving Drc markers ...
[06/26 02:59:24     37s] ... No Drc file written since there is no markers found.
[06/26 02:59:24     37s] % Begin Save routing data ... (date=06/26 02:59:24, mem=877.4M)
[06/26 02:59:24     37s] Saving route file ...
[06/26 02:59:25     37s] 2024/06/26 02:59:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:25     37s] 2024/06/26 02:59:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:25     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1089.8M) ***
[06/26 02:59:25     37s] % End Save routing data ... (date=06/26 02:59:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=878.3M, current mem=878.3M)
[06/26 02:59:25     37s] Saving floorplan file in separate thread ...
[06/26 02:59:25     37s] Saving PG Conn file in separate thread ...
[06/26 02:59:25     37s] Saving placement file in separate thread ...
[06/26 02:59:25     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:25     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1105.8M) ***
[06/26 02:59:25     37s] 2024/06/26 02:59:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:25     37s] 2024/06/26 02:59:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:25     37s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:25     37s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:25     37s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:25     37s] Saving property file pre_power_straps/riscv_top.prop
[06/26 02:59:25     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1105.8M) ***
[06/26 02:59:25     37s] % Begin Save power constraints data ... (date=06/26 02:59:25, mem=880.3M)
[06/26 02:59:25     37s] % End Save power constraints data ... (date=06/26 02:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.3M, current mem=880.3M)
[06/26 02:59:25     37s] Saving CPF database ...
[06/26 02:59:25     37s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 02:59:26     38s] Generated self-contained design pre_power_straps
[06/26 02:59:26     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:26     38s] #% End write_db save design ... (date=06/26 02:59:26, total cpu=0:00:01.1, real=0:00:02.0, peak res=880.3M, current mem=866.3M)
[06/26 02:59:26     38s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:26     38s] 
[06/26 02:59:26     38s] @file(par.tcl) 159: puts "ln -sfn pre_power_straps latest" 
[06/26 02:59:26     38s] ln -sfn pre_power_straps latest
[06/26 02:59:26     38s] @file(par.tcl) 160: ln -sfn pre_power_straps latest
[06/26 02:59:26     38s] @file(par.tcl) 161: puts "source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_straps.tcl" 
[06/26 02:59:26     38s] source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_straps.tcl
[06/26 02:59:26     38s] @file(par.tcl) 162: source -echo -verbose /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_straps.tcl
[06/26 02:59:26     38s] #@ Begin verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_straps.tcl
[06/26 02:59:26     38s] @file(power_straps.tcl) 10: reset_db -category add_stripes
[06/26 02:59:26     38s] @file(power_straps.tcl) 11: set_db add_stripes_stacked_via_bottom_layer met1
[06/26 02:59:26     38s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer met1
[06/26 02:59:26     38s] @file(power_straps.tcl) 13: set_db add_stripes_spacing_from_block 2.000
[06/26 02:59:26     38s] Global stripes will break 2.000000 user units from obstructed blocks.
[06/26 02:59:26     38s] @file(power_straps.tcl) 14: add_stripes -pin_layer met1 -layer met1 -over_pins 1 -master "sky130_fd_sc_hd__tapvpwrvgnd_1" -block_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met1 -pad_core_ring_bottom_layer_limit met1 -pad_core_ring_top_layer_limit met1 -direction horizontal -width pin_width -nets { VSS VDD }
[06/26 02:59:27     38s] #% Begin add_stripes (date=06/26 02:59:26, mem=866.3M)
[06/26 02:59:27     38s] 
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (4.600 2.720) (5.060 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (19.320 2.720) (19.780 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (34.040 2.720) (34.500 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (48.760 2.720) (49.220 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (63.480 2.720) (63.940 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (78.200 2.720) (78.660 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (92.920 2.720) (93.380 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (107.640 2.720) (108.100 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (122.360 2.720) (122.820 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (137.080 2.720) (137.540 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (151.800 2.720) (152.260 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (166.520 2.720) (166.980 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (181.240 2.720) (181.700 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (195.960 2.720) (196.420 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (210.680 2.720) (211.140 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (225.400 2.720) (225.860 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (240.120 2.720) (240.580 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (254.840 2.720) (255.300 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (269.560 2.720) (270.020 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (284.280 2.720) (284.740 5.680) because pins or obstructions were outside the original block boundary.
[06/26 02:59:27     38s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[06/26 02:59:27     38s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:28     39s] Starting stripe generation ...
[06/26 02:59:28     39s] Non-Default Mode Option Settings :
[06/26 02:59:28     39s]   -spacing_from_block  2.00 
[06/26 02:59:28     40s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/26 02:59:28     40s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/26 02:59:33     44s] Stripe generation is complete.
[06/26 02:59:33     44s] add_stripes created 1719 wires.
[06/26 02:59:33     44s] ViaGen created 0 via, deleted 0 via to avoid violation.
[06/26 02:59:33     44s] +--------+----------------+----------------+
[06/26 02:59:33     44s] |  Layer |     Created    |     Deleted    |
[06/26 02:59:33     44s] +--------+----------------+----------------+
[06/26 02:59:33     44s] |  met1  |      1719      |       NA       |
[06/26 02:59:33     44s] +--------+----------------+----------------+
[06/26 02:59:33     44s] #% End add_stripes (date=06/26 02:59:33, total cpu=0:00:06.0, real=0:00:06.0, peak res=1066.3M, current mem=1065.6M)
[06/26 02:59:33     44s] @file(power_straps.tcl) 18: reset_db -category add_stripes
[06/26 02:59:33     44s] @file(power_straps.tcl) 19: set_db add_stripes_stacked_via_top_layer met2
[06/26 02:59:33     44s] @file(power_straps.tcl) 20: set_db add_stripes_stacked_via_bottom_layer met1
[06/26 02:59:33     44s] @file(power_straps.tcl) 21: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[06/26 02:59:33     44s] The power planner will set stripe antenna targets to stripe.
[06/26 02:59:33     44s] @file(power_straps.tcl) 22: set_db add_stripes_spacing_from_block 4.000
[06/26 02:59:33     44s] Global stripes will break 4.000000 user units from obstructed blocks.
[06/26 02:59:33     44s] @file(power_straps.tcl) 23: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met2 -block_ring_top_layer_limit met1 -direction vertical -layer met2 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met1 -set_to_set_distance 119.60 -spacing 0.42 -switch_layer_over_obs 0 -width 2.80 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 5.04]
[06/26 02:59:33     44s] #% Begin add_stripes (date=06/26 02:59:33, mem=1065.6M)
[06/26 02:59:33     44s] 
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55737' was increased to (1799.060 1784.320) (1799.520 1787.280) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55736' was increased to (1785.720 1784.320) (1786.180 1787.280) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55614' was increased to (1799.060 1781.600) (1799.520 1784.560) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55613' was increased to (1785.720 1781.600) (1786.180 1784.560) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55491' was increased to (1799.060 1778.880) (1799.520 1781.840) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55490' was increased to (1785.720 1778.880) (1786.180 1781.840) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55368' was increased to (1799.060 1776.160) (1799.520 1779.120) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55367' was increased to (1785.720 1776.160) (1786.180 1779.120) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55245' was increased to (1799.060 1773.440) (1799.520 1776.400) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55244' was increased to (1785.720 1773.440) (1786.180 1776.400) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3464' was increased to (1799.520 1795.200) (1799.980 1798.160) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3462' was increased to (1799.520 1792.480) (1799.980 1795.440) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3460' was increased to (1799.520 1789.760) (1799.980 1792.720) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3458' was increased to (1799.520 1787.040) (1799.980 1790.000) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3456' was increased to (1799.520 1784.320) (1799.980 1787.280) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3454' was increased to (1799.520 1781.600) (1799.980 1784.560) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3452' was increased to (1799.520 1778.880) (1799.980 1781.840) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3450' was increased to (1799.520 1776.160) (1799.980 1779.120) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_3448' was increased to (1799.520 1773.440) (1799.980 1776.400) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_55859' was increased to (1785.720 1787.040) (1786.180 1790.000) because pins or obstructions were outside the original block boundary.
[06/26 02:59:33     44s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[06/26 02:59:33     44s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:33     45s] Starting stripe generation ...
[06/26 02:59:33     45s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:33     45s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:33     45s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:33     45s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:33     45s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:33     45s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:33     45s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:33     45s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:33     45s] Non-Default Mode Option Settings :
[06/26 02:59:33     45s]   -spacing_from_block  4.00 
[06/26 02:59:33     45s]   -trim_antenna_back_to_shape   stripe
[06/26 02:59:33     45s]   -trim_antenna_max_distance  0.00
[06/26 02:59:34     45s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:34     45s] Stripe generation is complete.
[06/26 02:59:34     45s] vias are now being generated.
[06/26 02:59:34     45s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:35     46s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:35     46s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:35     46s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:36     46s] add_stripes created 50 wires.
[06/26 02:59:36     46s] ViaGen created 6897 vias, deleted 0 via to avoid violation.
[06/26 02:59:36     46s] +--------+----------------+----------------+
[06/26 02:59:36     46s] |  Layer |     Created    |     Deleted    |
[06/26 02:59:36     46s] +--------+----------------+----------------+
[06/26 02:59:36     46s] |   via  |      6897      |        0       |
[06/26 02:59:36     46s] |  met2  |       50       |       NA       |
[06/26 02:59:36     46s] +--------+----------------+----------------+
[06/26 02:59:36     46s] #% End add_stripes (date=06/26 02:59:36, total cpu=0:00:01.9, real=0:00:03.0, peak res=1066.8M, current mem=1066.2M)
[06/26 02:59:36     46s] @file(power_straps.tcl) 27: reset_db -category add_stripes
[06/26 02:59:36     46s] @file(power_straps.tcl) 28: set_db add_stripes_stacked_via_top_layer met3
[06/26 02:59:36     46s] @file(power_straps.tcl) 29: set_db add_stripes_stacked_via_bottom_layer met2
[06/26 02:59:36     46s] @file(power_straps.tcl) 30: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[06/26 02:59:36     46s] The power planner will set stripe antenna targets to stripe.
[06/26 02:59:36     46s] @file(power_straps.tcl) 31: set_db add_stripes_spacing_from_block 2.000
[06/26 02:59:36     46s] Global stripes will break 2.000000 user units from obstructed blocks.
[06/26 02:59:36     46s] @file(power_straps.tcl) 32: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met3 -block_ring_top_layer_limit met2 -direction horizontal -layer met3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met2 -set_to_set_distance 44.20 -spacing 1.10 -switch_layer_over_obs 0 -width 3.66 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.69]
[06/26 02:59:36     46s] #% Begin add_stripes (date=06/26 02:59:36, mem=1066.2M)
[06/26 02:59:36     46s] 
[06/26 02:59:36     46s] Starting stripe generation ...
[06/26 02:59:36     46s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:36     46s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:36     46s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:36     46s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:36     46s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:36     46s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:36     46s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:36     46s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:36     46s] Non-Default Mode Option Settings :
[06/26 02:59:36     46s]   -spacing_from_block  2.00 
[06/26 02:59:36     46s]   -trim_antenna_back_to_shape   stripe
[06/26 02:59:36     46s]   -trim_antenna_max_distance  0.00
[06/26 02:59:37     47s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:43     61s] Stripe generation is complete.
[06/26 02:59:43     61s] vias are now being generated.
[06/26 02:59:43     61s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:44     61s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:44     61s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:45     61s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:45     61s] add_stripes created 174 wires.
[06/26 02:59:45     61s] ViaGen created 856 vias, deleted 0 via to avoid violation.
[06/26 02:59:45     61s] +--------+----------------+----------------+
[06/26 02:59:45     61s] |  Layer |     Created    |     Deleted    |
[06/26 02:59:45     61s] +--------+----------------+----------------+
[06/26 02:59:45     61s] |  via2  |       856      |        0       |
[06/26 02:59:45     61s] |  met3  |       174      |       NA       |
[06/26 02:59:45     61s] +--------+----------------+----------------+
[06/26 02:59:46     62s] #% End add_stripes (date=06/26 02:59:46, total cpu=0:00:15.7, real=0:00:10.0, peak res=1066.2M, current mem=1066.1M)
[06/26 02:59:46     62s] @file(power_straps.tcl) 36: reset_db -category add_stripes
[06/26 02:59:46     62s] @file(power_straps.tcl) 37: set_db add_stripes_stacked_via_top_layer met4
[06/26 02:59:46     62s] @file(power_straps.tcl) 38: set_db add_stripes_stacked_via_bottom_layer met3
[06/26 02:59:46     62s] @file(power_straps.tcl) 39: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[06/26 02:59:46     62s] The power planner will set stripe antenna targets to stripe.
[06/26 02:59:46     62s] @file(power_straps.tcl) 40: set_db add_stripes_spacing_from_block 2.000
[06/26 02:59:46     62s] Global stripes will break 2.000000 user units from obstructed blocks.
[06/26 02:59:46     62s] @file(power_straps.tcl) 41: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met4 -block_ring_top_layer_limit met3 -direction vertical -layer met4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met3 -set_to_set_distance 80.04 -spacing 1.10 -switch_layer_over_obs 0 -width 5.34 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 10.21]
[06/26 02:59:46     62s] #% Begin add_stripes (date=06/26 02:59:46, mem=1066.1M)
[06/26 02:59:46     62s] 
[06/26 02:59:46     62s] Starting stripe generation ...
[06/26 02:59:46     62s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:46     62s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:46     62s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:46     62s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:46     62s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:46     62s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:46     62s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:46     62s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:46     62s] Non-Default Mode Option Settings :
[06/26 02:59:46     62s]   -spacing_from_block  2.00 
[06/26 02:59:46     62s]   -trim_antenna_back_to_shape   stripe
[06/26 02:59:46     62s]   -trim_antenna_max_distance  0.00
[06/26 02:59:46     62s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:47     63s] Stripe generation is complete.
[06/26 02:59:47     63s] vias are now being generated.
[06/26 02:59:47     63s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (972.18, 117.88) (972.51, 381.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (970.83, 117.88) (971.15, 381.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (974.91, 117.88) (975.22, 363.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (973.54, 117.88) (973.86, 381.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (973.54, 380.08) (973.87, 381.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (972.18, 380.08) (972.51, 381.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (970.82, 380.08) (971.15, 381.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (974.90, 118.00) (975.23, 119.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (973.54, 118.00) (973.87, 119.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (972.18, 118.00) (972.51, 119.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (970.82, 118.00) (971.15, 119.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (975.07, 120.40)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (973.71, 120.40)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (972.34, 120.40)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (970.98, 120.40)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (975.07, 121.76)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (973.71, 121.76)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (972.34, 121.76)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (970.98, 121.76)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (975.07, 123.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (973.71, 123.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (972.34, 123.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (970.98, 123.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (975.07, 124.49)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (973.71, 124.49)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (972.34, 124.49)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (970.98, 124.49)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (975.07, 125.85)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (973.71, 125.85)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (972.34, 125.85)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (970.98, 125.85)
[06/26 02:59:47     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:47     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (650.78, 1202.88) (651.10, 1302.13)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (652.15, 1202.88) (652.47, 1298.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (650.78, 1202.99) (651.11, 1204.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (652.14, 1202.99) (652.47, 1204.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (650.78, 1416.72) (651.10, 1419.77)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (652.61, 1298.75) (652.95, 1419.78)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (653.51, 1416.72) (653.83, 1419.77)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (654.86, 1416.72) (655.18, 1419.77)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (650.78, 1465.08) (651.11, 1466.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (650.78, 1458.20) (651.10, 1466.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (652.15, 1458.20) (652.47, 1466.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (653.51, 1458.20) (653.83, 1466.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (654.86, 1458.20) (655.18, 1466.33)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (652.14, 1465.08) (652.47, 1466.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (653.50, 1465.08) (653.83, 1466.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (654.86, 1465.08) (655.19, 1466.21)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1205.41)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1205.41)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1206.77)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1206.77)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1208.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1208.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1209.48)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1209.48)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1210.84)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1210.84)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1212.20)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1212.20)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1213.56)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1213.56)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1214.93)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1214.93)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1216.29)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1216.29)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (650.95, 1217.65)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (652.30, 1217.65)
[06/26 02:59:47     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:47     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (978.30, 115.16) (978.62, 384.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (976.95, 298.40) (977.27, 384.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (982.39, 115.16) (982.71, 366.73)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (979.66, 368.45) (979.98, 384.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (982.39, 371.16) (982.71, 384.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (981.03, 367.77) (981.34, 384.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (979.66, 382.80) (979.99, 383.93)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (978.30, 382.80) (978.63, 383.93)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (982.38, 382.80) (982.71, 383.93)
[06/26 02:59:47     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:47     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (656.91, 1200.16) (657.22, 1302.12)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (658.27, 1200.16) (658.59, 1298.05)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (656.90, 1200.28) (657.23, 1201.41)
[06/26 02:59:47     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (658.26, 1200.28) (658.59, 1201.41)
[06/26 02:59:47     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:47     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 5.12 x 0.32 at (12.77, 392.51)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (15.16, 392.51)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (12.44, 392.51)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (11.09, 392.51)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (13.81, 392.51)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 5.12 x 0.32 at (12.77, 393.86)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (15.16, 393.86)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (12.44, 393.86)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (11.09, 393.86)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (13.81, 393.86)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 5.12 x 0.32 at (12.77, 395.23)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (15.16, 395.23)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (12.44, 395.23)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (11.09, 395.23)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (13.81, 395.23)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 5.12 x 0.32 at (12.77, 396.58)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (15.16, 396.58)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (12.44, 396.58)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (11.09, 396.58)
[06/26 02:59:47     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (13.81, 396.58)
[06/26 02:59:47     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:47     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:48     63s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (731.03, 1202.88) (731.34, 1298.05)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (735.10, 1202.88) (735.42, 1302.13)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (731.02, 1202.99) (731.35, 1204.12)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (735.10, 1202.99) (735.43, 1204.12)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (731.91, 1298.75) (732.24, 1419.78)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (733.74, 1416.72) (734.07, 1419.77)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (735.10, 1416.72) (735.42, 1419.77)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (731.03, 1458.20) (731.34, 1466.33)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (732.39, 1458.20) (732.71, 1466.33)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (733.74, 1458.20) (734.07, 1466.33)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (735.10, 1458.20) (735.42, 1466.33)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (731.02, 1465.08) (731.35, 1466.21)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (732.38, 1465.08) (732.71, 1466.21)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (733.74, 1465.08) (734.07, 1466.21)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (735.10, 1465.08) (735.43, 1466.21)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1205.41)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1205.41)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1206.77)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1206.77)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1208.12)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1208.12)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1209.48)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1209.48)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1210.84)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1210.84)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1212.20)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1212.20)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1213.56)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1213.56)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1214.93)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1214.93)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1216.29)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1216.29)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (731.18, 1217.65)
[06/26 02:59:48     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (735.27, 1217.65)
[06/26 02:59:48     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:48     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (737.15, 1200.16) (737.47, 1298.05)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (741.22, 1200.16) (741.54, 1302.12)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (737.14, 1200.28) (737.47, 1201.41)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (741.22, 1200.28) (741.55, 1201.41)
[06/26 02:59:48     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (737.36, 1298.75) (737.70, 1419.78)
[06/26 02:59:48     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:48     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:48     63s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (810.34, 286.16) (810.66, 381.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (811.71, 282.08) (812.03, 381.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (815.78, 286.16) (816.10, 381.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (815.78, 380.08) (816.11, 381.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (810.34, 380.08) (810.67, 381.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (811.70, 380.08) (812.03, 381.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (815.51, 164.43) (815.84, 285.46)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (814.42, 164.45) (814.74, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (813.07, 164.45) (813.39, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (811.71, 164.45) (812.03, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (815.78, 117.88) (816.10, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (814.42, 117.88) (814.74, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (815.78, 118.00) (816.11, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (814.42, 118.00) (814.75, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (810.34, 117.88) (810.66, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (813.07, 117.88) (813.39, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (811.71, 117.88) (812.03, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (810.34, 118.00) (810.67, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (813.06, 118.00) (813.39, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (811.70, 118.00) (812.03, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (814.59, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (813.22, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (811.86, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.17 x 0.33 at (815.86, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.06 x 0.33 at (810.64, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (814.59, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (813.22, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (811.86, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.17 x 0.33 at (815.86, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.06 x 0.33 at (810.64, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (814.59, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (813.22, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (811.86, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.17 x 0.33 at (815.86, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.06 x 0.33 at (810.64, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (814.59, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (813.22, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (811.86, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.17 x 0.33 at (815.86, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.06 x 0.33 at (810.64, 124.49)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 4.90 x 0.32 at (173.18, 370.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (171.10, 370.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.18 x 0.32 at (174.54, 372.11)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 4.90 x 0.32 at (173.18, 665.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (171.10, 665.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.18 x 0.32 at (174.54, 667.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 4.90 x 0.32 at (173.18, 960.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (171.10, 960.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.18 x 0.32 at (174.54, 962.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 4.90 x 0.32 at (173.18, 1255.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (171.10, 1255.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 2.18 x 0.32 at (174.54, 1257.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 328.58)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 329.95)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 334.02)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 335.39)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 336.74)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 339.46)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 340.83)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.46 x 0.32 at (1456.04, 342.18)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (573.27, 1202.88) (573.59, 1298.05)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (571.91, 1202.88) (572.22, 1302.13)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (573.26, 1202.99) (573.59, 1204.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (571.90, 1202.99) (572.23, 1204.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (573.32, 1298.75) (573.65, 1419.78)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (574.62, 1416.72) (574.95, 1419.77)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (570.54, 1416.72) (570.86, 1419.77)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (571.91, 1416.72) (572.22, 1419.77)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (570.54, 1458.20) (570.86, 1466.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (570.54, 1465.08) (570.87, 1466.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (573.27, 1458.20) (573.59, 1466.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (574.62, 1458.20) (574.95, 1466.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (571.91, 1458.20) (572.22, 1466.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (573.26, 1465.08) (573.59, 1466.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (574.62, 1465.08) (574.95, 1466.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (571.90, 1465.08) (572.23, 1466.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1205.41)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1205.41)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1206.77)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1206.77)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1208.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1208.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1209.48)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1209.48)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1210.84)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1210.84)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1212.20)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1212.20)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1213.56)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1213.56)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1214.93)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1214.93)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1216.29)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1216.29)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (573.42, 1217.65)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (572.07, 1217.65)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (576.66, 1200.16) (576.98, 1302.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (578.03, 1200.16) (578.34, 1302.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (579.39, 1200.16) (579.71, 1298.05)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (576.66, 1200.28) (576.99, 1201.41)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (893.30, 282.08) (893.62, 381.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (890.59, 282.08) (890.91, 381.33)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (893.30, 380.08) (893.63, 381.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (890.58, 380.08) (890.91, 381.21)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (894.80, 164.43) (895.14, 285.46)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (893.30, 164.45) (893.62, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (891.95, 164.45) (892.27, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (890.59, 164.45) (890.91, 167.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (893.30, 118.00) (893.63, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (893.30, 117.88) (893.62, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (894.66, 117.88) (894.98, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (894.66, 118.00) (894.99, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (891.95, 117.88) (892.27, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (890.59, 117.88) (890.91, 126.01)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (891.94, 118.00) (892.27, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (890.58, 118.00) (890.91, 119.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (893.47, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (894.83, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (892.10, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.26 x 0.33 at (890.78, 120.40)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (893.47, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (894.83, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (892.10, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.26 x 0.33 at (890.78, 121.76)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (893.47, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (894.83, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (892.10, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.26 x 0.33 at (890.78, 123.12)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (893.47, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (894.83, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (892.10, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.26 x 0.33 at (890.78, 124.49)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (893.47, 125.85)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (894.83, 125.85)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (892.10, 125.85)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.26 x 0.33 at (890.78, 125.85)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (902.15, 286.17) (902.47, 384.05)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (899.42, 282.08) (899.74, 384.05)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (902.14, 382.80) (902.47, 383.93)
[06/26 02:59:49     63s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: met3 & met4 at (899.42, 382.80) (899.75, 383.93)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 3.67 x 0.32 at (1534.47, 576.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1534.17, 576.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1532.81, 576.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1535.53, 576.10)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 3.67 x 0.32 at (1534.47, 577.47)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1534.17, 577.47)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1532.81, 577.47)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1535.53, 577.47)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 3.67 x 0.32 at (1534.47, 578.83)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1534.17, 578.83)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1532.81, 578.83)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1535.53, 578.83)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 3.67 x 0.32 at (1534.47, 580.18)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1534.17, 580.18)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1532.81, 580.18)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1535.53, 580.18)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 3.67 x 0.32 at (1534.47, 581.54)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1534.17, 581.54)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1532.81, 581.54)
[06/26 02:59:49     63s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: met3 & met4, size: 0.33 x 0.33 at (1535.53, 581.54)
[06/26 02:59:49     63s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[06/26 02:59:49     63s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:50     63s] add_stripes created 46 wires.
[06/26 02:59:50     63s] ViaGen created 7918 vias, deleted 0 via to avoid violation.
[06/26 02:59:50     63s] +--------+----------------+----------------+
[06/26 02:59:50     63s] |  Layer |     Created    |     Deleted    |
[06/26 02:59:50     63s] +--------+----------------+----------------+
[06/26 02:59:50     63s] |  via3  |      7918      |        0       |
[06/26 02:59:50     63s] |  met4  |       46       |       NA       |
[06/26 02:59:50     63s] +--------+----------------+----------------+
[06/26 02:59:50     63s] #% End add_stripes (date=06/26 02:59:50, total cpu=0:00:01.8, real=0:00:04.0, peak res=1066.4M, current mem=1066.4M)
[06/26 02:59:50     63s] @file(power_straps.tcl) 45: reset_db -category add_stripes
[06/26 02:59:50     63s] @file(power_straps.tcl) 46: set_db add_stripes_stacked_via_top_layer met5
[06/26 02:59:50     63s] @file(power_straps.tcl) 47: set_db add_stripes_stacked_via_bottom_layer met4
[06/26 02:59:50     63s] @file(power_straps.tcl) 48: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[06/26 02:59:50     63s] The power planner will set stripe antenna targets to stripe.
[06/26 02:59:50     63s] @file(power_straps.tcl) 49: set_db add_stripes_spacing_from_block 2.000
[06/26 02:59:50     63s] Global stripes will break 2.000000 user units from obstructed blocks.
[06/26 02:59:50     63s] @file(power_straps.tcl) 50: add_stripes -create_pins 1 -block_ring_bottom_layer_limit met5 -block_ring_top_layer_limit met4 -direction horizontal -layer met5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met4 -set_to_set_distance 34.0 -spacing 4.8 -switch_layer_over_obs 0 -width 5.4 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.5]
[06/26 02:59:50     63s] #% Begin add_stripes (date=06/26 02:59:50, mem=1066.4M)
[06/26 02:59:50     63s] 
[06/26 02:59:50     64s] Starting stripe generation ...
[06/26 02:59:50     64s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:50     64s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:50     64s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:50     64s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:50     64s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:50     64s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:50     64s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[06/26 02:59:50     64s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[06/26 02:59:50     64s] Non-Default Mode Option Settings :
[06/26 02:59:50     64s]   -spacing_from_block  2.00 
[06/26 02:59:50     64s]   -trim_antenna_back_to_shape   stripe
[06/26 02:59:50     64s]   -trim_antenna_max_distance  0.00
[06/26 02:59:50     64s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:50     64s] Stripe generation is complete.
[06/26 02:59:50     64s] vias are now being generated.
[06/26 02:59:50     64s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 146.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 282.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 555.0250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 555.0450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 554.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 565.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 564.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 564.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 564.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 962.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 962.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 962.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 972.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 972.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 972.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 973.1250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 972.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 689.4400} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 690.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 1233.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 1233.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 1233.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 1233.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 1234.0000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 826.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 826.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 826.1870} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 826.1870} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {979.8000, 156.4000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 1244.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 1244.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 835.7450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 1244.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 836.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 1244.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 836.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 1244.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 836.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 180.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 588.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 588.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 588.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 588.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 588.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 588.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 1131.3800} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 1132.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 1132.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 1132.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 597.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 1142.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
[06/26 02:59:51     64s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 452.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 462.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 1267.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 1267.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 1267.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 1267.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 1267.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 316.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 735.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 859.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 860.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 860.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 1277.5200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 860.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 1277.5200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 1404.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 326.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 325.7000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 325.7000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 325.7000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 870.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 870.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 870.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 870.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 1415.0650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:51     64s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 214.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 622.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 622.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 622.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 622.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 621.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 622.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 621.4400} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 621.4400} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 1166.7850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 1166.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 1166.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 1165.3800} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 632.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 632.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 632.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 632.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 632.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 631.7450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 1040.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 1176.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 1175.6250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
[06/26 02:59:52     64s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 350.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 350.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 350.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 350.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 350.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 350.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 893.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 1438.8650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 1437.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 1437.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 360.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 360.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 360.5450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
[06/26 02:59:52     64s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:52     64s] Multi-CPU acceleration using 4 CPU(s).
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {973.3600, 248.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 1064.2000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 1064.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 531.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 802.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 656.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 656.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 656.2250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 656.9050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 384.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 384.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 384.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 384.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 384.3450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {819.7200, 122.4000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {899.7600, 122.4000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {979.8000, 122.4000} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 666.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 666.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {12.8800, 928.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 666.4250} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {92.9200, 928.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 665.7450} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {172.9600, 928.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {253.0000, 928.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 928.1050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {333.0400, 1471.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1293.5200, 1471.3200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1373.5600, 1472.6650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1453.6000, 1472.6650} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1533.6400, 1471.9850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1299.9600, 1210.1850} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1380.0000, 1209.5200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1460.0400, 1209.5200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {1540.0800, 1209.5200} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {19.3200, 938.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {99.3600, 938.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {179.4000, 938.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {259.4400, 938.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (IMPPP-4500):	Large amount of geometries exist around {339.4800, 938.3050} between Layer met4 and met5. Long running time might be introduced.
[06/26 02:59:52     64s] **WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
[06/26 02:59:52     64s] To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:52     64s] add_stripes created 106 wires.
[06/26 02:59:52     64s] ViaGen created 2438 vias, deleted 0 via to avoid violation.
[06/26 02:59:52     64s] +--------+----------------+----------------+
[06/26 02:59:52     64s] |  Layer |     Created    |     Deleted    |
[06/26 02:59:52     64s] +--------+----------------+----------------+
[06/26 02:59:52     64s] |  via4  |      2438      |        0       |
[06/26 02:59:52     64s] |  met5  |       106      |       NA       |
[06/26 02:59:52     64s] +--------+----------------+----------------+
[06/26 02:59:52     64s] #% End add_stripes (date=06/26 02:59:52, total cpu=0:00:01.0, real=0:00:02.0, peak res=1231.7M, current mem=1066.5M)
[06/26 02:59:52     64s] #@ End verbose source /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/power_straps.tcl
[06/26 02:59:52     64s] @file(par.tcl) 163: puts "write_db pre_place_pins" 
[06/26 02:59:52     64s] write_db pre_place_pins
[06/26 02:59:52     64s] @file(par.tcl) 164: write_db pre_place_pins
[06/26 02:59:52     64s] #% Begin write_db save design ... (date=06/26 02:59:52, mem=1066.5M)
[06/26 02:59:52     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:52     64s] % Begin Save ccopt configuration ... (date=06/26 02:59:52, mem=1066.5M)
[06/26 02:59:52     64s] % End Save ccopt configuration ... (date=06/26 02:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1066.5M, current mem=1066.5M)
[06/26 02:59:53     64s] % Begin Save netlist data ... (date=06/26 02:59:52, mem=1066.5M)
[06/26 02:59:53     64s] Writing Binary DB to pre_place_pins/riscv_top.v.bin in multi-threaded mode...
[06/26 02:59:53     64s] % End Save netlist data ... (date=06/26 02:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.0M, current mem=1063.6M)
[06/26 02:59:53     64s] Saving symbol-table file in separate thread ...
[06/26 02:59:53     64s] Saving congestion map file in separate thread ...
[06/26 02:59:53     65s] Saving congestion map file pre_place_pins/riscv_top.route.congmap.gz ...
[06/26 02:59:53     65s] % Begin Save AAE data ... (date=06/26 02:59:53, mem=1063.6M)
[06/26 02:59:53     65s] Saving AAE Data ...
[06/26 02:59:53     65s] % End Save AAE data ... (date=06/26 02:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.6M, current mem=1063.6M)
[06/26 02:59:53     65s] % Begin Save clock tree data ... (date=06/26 02:59:53, mem=1063.6M)
[06/26 02:59:53     65s] % End Save clock tree data ... (date=06/26 02:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.6M, current mem=1063.6M)
[06/26 02:59:53     65s] Saving preference file pre_place_pins/gui.pref.tcl ...
[06/26 02:59:53     65s] 2024/06/26 02:59:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:53     65s] 2024/06/26 02:59:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:53     65s] 2024/06/26 02:59:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:53     65s] 2024/06/26 02:59:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:53     65s] Saving mode setting ...
[06/26 02:59:53     65s] Saving root attributes to be loaded post write_db ...
[06/26 02:59:53     65s] Saving global file ...
[06/26 02:59:53     65s] Saving root attributes to be loaded previous write_db ...
[06/26 02:59:53     65s] 2024/06/26 02:59:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:53     65s] 2024/06/26 02:59:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:53     65s] Saving Drc markers ...
[06/26 02:59:53     65s] ... No Drc file written since there is no markers found.
[06/26 02:59:53     65s] % Begin Save routing data ... (date=06/26 02:59:53, mem=1063.6M)
[06/26 02:59:53     65s] Saving route file ...
[06/26 02:59:53     65s] 2024/06/26 02:59:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:53     65s] 2024/06/26 02:59:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:53     65s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1265.9M) ***
[06/26 02:59:53     65s] % End Save routing data ... (date=06/26 02:59:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.6M, current mem=1063.6M)
[06/26 02:59:53     65s] Saving floorplan file in separate thread ...
[06/26 02:59:53     65s] Saving PG Conn file in separate thread ...
[06/26 02:59:53     65s] Saving placement file in separate thread ...
[06/26 02:59:53     65s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 02:59:53     65s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1313.9M) ***
[06/26 02:59:53     65s] 2024/06/26 02:59:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 02:59:53     65s] 2024/06/26 02:59:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 02:59:54     65s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[06/26 02:59:54     65s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:54     65s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 02:59:54     65s] Saving property file pre_place_pins/riscv_top.prop
[06/26 02:59:54     65s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1281.9M) ***
[06/26 02:59:54     65s] % Begin Save power constraints data ... (date=06/26 02:59:54, mem=1064.6M)
[06/26 02:59:54     65s] % End Save power constraints data ... (date=06/26 02:59:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.6M, current mem=1064.6M)
[06/26 02:59:54     65s] Saving CPF database ...
[06/26 02:59:54     65s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 02:59:55     66s] Generated self-contained design pre_place_pins
[06/26 02:59:55     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 02:59:55     66s] #% End write_db save design ... (date=06/26 02:59:55, total cpu=0:00:01.2, real=0:00:03.0, peak res=1067.0M, current mem=950.9M)
[06/26 02:59:55     66s] *** Message Summary: 0 warning(s), 0 error(s)
[06/26 02:59:55     66s] 
[06/26 02:59:55     66s] @file(par.tcl) 165: puts "ln -sfn pre_place_pins latest" 
[06/26 02:59:55     66s] ln -sfn pre_place_pins latest
[06/26 02:59:55     66s] @file(par.tcl) 166: ln -sfn pre_place_pins latest
[06/26 02:59:55     66s] @file(par.tcl) 167: puts "set_db assign_pins_edit_in_batch true" 
[06/26 02:59:55     66s] set_db assign_pins_edit_in_batch true
[06/26 02:59:55     66s] @file(par.tcl) 168: set_db assign_pins_edit_in_batch true
[06/26 02:59:55     66s] @file(par.tcl) 169: set_db assign_pins_promoted_macro_bottom_layer li1
[06/26 02:59:55     66s] @file(par.tcl) 170: set_db assign_pins_promoted_macro_top_layer met5
[06/26 02:59:55     66s] @file(par.tcl) 171: set all_ppins ""
[06/26 02:59:55     66s] @file(par.tcl) 172: puts "edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 1800 0 } -end { 0 0 }   " 
[06/26 02:59:55     66s] edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 1800 0 } -end { 0 0 }   
[06/26 02:59:55     66s] @file(par.tcl) 173: edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 1800 0 } -end { 0 0 }   
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[0] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[1] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[2] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[3] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[4] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[5] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[6] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[7] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[8] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[9] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[10] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[11] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[12] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[13] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[14] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[15] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[16] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[17] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[18] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (NRDB-728) PIN dout[19] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[06/26 02:59:56     66s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[06/26 02:59:56     66s] #To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin PAD_A_NOESD_H of cell_view sky130_fd_io__top_gpiov2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRFL-176) invalid polygon point list.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (EMS-27) Message (NRFL-176) has exceeded the current message display limit of 20.
[06/26 02:59:59     70s] #To increase the message display limit, refer to the product command reference manual.
[06/26 02:59:59     70s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[06/26 02:59:59     70s] #WARNING (EMS-27) Message (NRDB-741) has exceeded the current message display limit of 20.
[06/26 02:59:59     70s] #To increase the message display limit, refer to the product command reference manual.
[06/26 03:00:00     71s] Successfully spread [350] pins.
[06/26 03:00:00     71s] editPin : finished (cpu = 0:00:05.6 real = 0:00:05.0, mem = 1231.3M).
[06/26 03:00:00     71s] @file(par.tcl) 174: puts "if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}" 
[06/26 03:00:00     71s] if {0 ne 0} {assign_io_pins -move_fixed_pin -pins }
[06/26 03:00:00     71s] @file(par.tcl) 175: if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}
[06/26 03:00:00     71s] @file(par.tcl) 176: puts "set_db assign_pins_edit_in_batch false" 
[06/26 03:00:00     71s] set_db assign_pins_edit_in_batch false
[06/26 03:00:00     71s] @file(par.tcl) 177: set_db assign_pins_edit_in_batch false
[06/26 03:00:00     71s] @file(par.tcl) 178: puts "write_db pre_place_opt_design" 
[06/26 03:00:00     71s] write_db pre_place_opt_design
[06/26 03:00:00     71s] @file(par.tcl) 179: write_db pre_place_opt_design
[06/26 03:00:00     71s] #% Begin write_db save design ... (date=06/26 03:00:00, mem=1012.5M)
[06/26 03:00:00     71s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:00:00     71s] % Begin Save ccopt configuration ... (date=06/26 03:00:00, mem=1012.5M)
[06/26 03:00:00     71s] % End Save ccopt configuration ... (date=06/26 03:00:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1013.2M, current mem=1013.2M)
[06/26 03:00:00     71s] % Begin Save netlist data ... (date=06/26 03:00:00, mem=1013.2M)
[06/26 03:00:00     71s] Writing Binary DB to pre_place_opt_design/riscv_top.v.bin in multi-threaded mode...
[06/26 03:00:00     71s] % End Save netlist data ... (date=06/26 03:00:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.1M, current mem=1020.1M)
[06/26 03:00:00     71s] Saving symbol-table file in separate thread ...
[06/26 03:00:00     71s] Saving congestion map file in separate thread ...
[06/26 03:00:00     71s] Saving congestion map file pre_place_opt_design/riscv_top.route.congmap.gz ...
[06/26 03:00:00     71s] % Begin Save AAE data ... (date=06/26 03:00:00, mem=1020.4M)
[06/26 03:00:00     71s] Saving AAE Data ...
[06/26 03:00:00     71s] % End Save AAE data ... (date=06/26 03:00:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.4M, current mem=1020.4M)
[06/26 03:00:00     71s] % Begin Save clock tree data ... (date=06/26 03:00:00, mem=1020.4M)
[06/26 03:00:00     71s] % End Save clock tree data ... (date=06/26 03:00:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.4M, current mem=1020.4M)
[06/26 03:00:00     71s] Saving preference file pre_place_opt_design/gui.pref.tcl ...
[06/26 03:00:00     71s] 2024/06/26 03:00:00 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:00:00     71s] 2024/06/26 03:00:00 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:00:00     71s] 2024/06/26 03:00:00 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:00:00     71s] 2024/06/26 03:00:00 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:00:00     71s] Saving mode setting ...
[06/26 03:00:00     71s] Saving root attributes to be loaded post write_db ...
[06/26 03:00:00     72s] Saving global file ...
[06/26 03:00:00     72s] Saving root attributes to be loaded previous write_db ...
[06/26 03:00:01     72s] 2024/06/26 03:00:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:00:01     72s] 2024/06/26 03:00:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:00:01     72s] Saving Drc markers ...
[06/26 03:00:01     72s] ... No Drc file written since there is no markers found.
[06/26 03:00:01     72s] % Begin Save routing data ... (date=06/26 03:00:01, mem=1020.5M)
[06/26 03:00:01     72s] Saving route file ...
[06/26 03:00:01     72s] 2024/06/26 03:00:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:00:01     72s] 2024/06/26 03:00:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:00:01     72s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1262.4M) ***
[06/26 03:00:01     72s] % End Save routing data ... (date=06/26 03:00:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.5M, current mem=1021.5M)
[06/26 03:00:01     72s] Saving floorplan file in separate thread ...
[06/26 03:00:01     72s] Saving PG Conn file in separate thread ...
[06/26 03:00:01     72s] Saving placement file in separate thread ...
[06/26 03:00:01     72s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:00:01     72s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1310.4M) ***
[06/26 03:00:01     72s] 2024/06/26 03:00:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:00:01     72s] 2024/06/26 03:00:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:00:01     72s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:00:01     72s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:00:01     72s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:00:01     72s] Saving property file pre_place_opt_design/riscv_top.prop
[06/26 03:00:01     72s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1278.4M) ***
[06/26 03:00:01     72s] % Begin Save power constraints data ... (date=06/26 03:00:01, mem=1025.3M)
[06/26 03:00:01     72s] % End Save power constraints data ... (date=06/26 03:00:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1025.3M, current mem=1025.3M)
[06/26 03:00:01     72s] Saving CPF database ...
[06/26 03:00:01     72s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:00:03     72s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:00:03     72s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:00:03     72s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:00:03     72s] Generated self-contained design pre_place_opt_design
[06/26 03:00:03     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:00:03     72s] #% End write_db save design ... (date=06/26 03:00:03, total cpu=0:00:01.2, real=0:00:03.0, peak res=1025.3M, current mem=1002.7M)
[06/26 03:00:03     72s] 
[06/26 03:00:03     72s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:00:03     72s] Severity  ID               Count  Summary                                  
[06/26 03:00:03     72s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:00:03     72s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:00:03     72s] 
[06/26 03:00:03     72s] @file(par.tcl) 180: puts "ln -sfn pre_place_opt_design latest" 
[06/26 03:00:03     72s] ln -sfn pre_place_opt_design latest
[06/26 03:00:03     72s] @file(par.tcl) 181: ln -sfn pre_place_opt_design latest
[06/26 03:00:03     72s] @file(par.tcl) 182: puts "place_opt_design" 
[06/26 03:00:03     72s] place_opt_design
[06/26 03:00:03     72s] @file(par.tcl) 183: place_opt_design
[06/26 03:00:03     72s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/26 03:00:03     72s] 'set_default_switching_activity' finished successfully.
[06/26 03:00:03     72s] *** Starting GigaPlace ***
[06/26 03:00:03     72s] **INFO: user set placement options
[06/26 03:00:03     73s] root: { place_detail_check_cut_spacing {true} place_detail_color_aware_legal {false} place_global_cong_effort {high} place_global_place_io_pins {true}}
[06/26 03:00:03     73s] **INFO: user set opt options
[06/26 03:00:03     73s] root: { opt_area_recovery {true} opt_consider_routing_congestion {true} opt_fix_fanout_load {true} opt_fix_hold_verbose {true} opt_hold_target_slack {0.1} opt_honor_fences {true} opt_post_route_area_reclaim {setup_aware} opt_setup_target_slack {0.1}}
[06/26 03:00:03     73s] #optDebug: fT-E <X 2 3 1 0>
[06/26 03:00:03     73s] #optDebug: fT-E <X 2 3 1 0>
[06/26 03:00:03     73s] #optDebug: fT-S <1 2 3 1 0>
[06/26 03:00:03     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1255.3M
[06/26 03:00:03     73s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:00:03     73s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1255.3M
[06/26 03:00:03     73s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1255.3M
[06/26 03:00:03     73s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1255.3M
[06/26 03:00:03     73s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1255.3M
[06/26 03:00:03     73s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1255.3M
[06/26 03:00:03     73s] Core basic site is unithd
[06/26 03:00:04     73s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1256.9M
[06/26 03:00:04     73s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:00:04     73s] SiteArray: use 10,345,972 bytes
[06/26 03:00:04     73s] SiteArray: current memory after site array memory allocatiion 1256.9M
[06/26 03:00:04     73s] SiteArray: FP blocked sites are writable
[06/26 03:00:04     73s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.047, REAL:0.048, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1256.9M
[06/26 03:00:04     73s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:00:04     73s] Mark StBox On SiteArr starts
[06/26 03:00:04     73s] Mark StBox On SiteArr ends
[06/26 03:00:04     73s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.087, REAL:0.026, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.088, REAL:0.027, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.005, REAL:0.005, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.205, REAL:0.145, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.148, REAL:0.149, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Starting CMU at level 4, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.406, REAL:0.347, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.406, REAL:0.348, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:1256.9M
[06/26 03:00:04     73s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1256.9MB).
[06/26 03:00:04     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.523, REAL:0.465, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1256.9M
[06/26 03:00:04     73s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1256.9M
[06/26 03:00:04     73s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:00:04     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1760, percentage of missing scan cell = 0.00% (0 / 1760)
[06/26 03:00:04     74s] no activity file in design. spp won't run.
[06/26 03:00:05     74s] *** Start delete_buffer_trees ***
[06/26 03:00:05     75s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:00:05     75s] 
[06/26 03:00:06     75s] *info: Marking 0 level shifter instances dont touch
[06/26 03:00:06     75s] *info: Marking 0 always on instances dont touch
[06/26 03:00:06     75s] Info: Detect buffers to remove automatically.
[06/26 03:00:06     75s] Analyzing netlist ...
[06/26 03:00:06     75s] Updating netlist
[06/26 03:00:06     75s] AAE DB initialization (MEM=1376.09 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/26 03:00:06     75s] Start AAE Lib Loading. (MEM=1376.09)
[06/26 03:00:07     75s] End AAE Lib Loading. (MEM=1404.71 CPU=0:00:00.1 Real=0:00:01.0)
[06/26 03:00:07     75s] 
[06/26 03:00:07     76s] Cleanup ECO timing graph ...
[06/26 03:00:07     76s] Cleanup RC data ...
[06/26 03:00:07     76s] Cleanup routing data ...
[06/26 03:00:07     76s] *summary: 687 instances (buffers/inverters) removed
[06/26 03:00:07     76s] *       :     49 instances of type 'sky130_fd_sc_hd__inv_16' removed
[06/26 03:00:07     76s] *       :      4 instances of type 'sky130_fd_sc_hd__inv_4' removed
[06/26 03:00:07     76s] *       :     74 instances of type 'sky130_fd_sc_hd__inv_2' removed
[06/26 03:00:07     76s] *       :     12 instances of type 'sky130_fd_sc_hd__inv_1' removed
[06/26 03:00:07     76s] *       :     20 instances of type 'sky130_fd_sc_hd__dlygate4sd1_1' removed
[06/26 03:00:07     76s] *       :     10 instances of type 'sky130_fd_sc_hd__clkinv_8' removed
[06/26 03:00:07     76s] *       :      1 instance  of type 'sky130_fd_sc_hd__clkinv_4' removed
[06/26 03:00:07     76s] *       :     10 instances of type 'sky130_fd_sc_hd__clkinv_1' removed
[06/26 03:00:07     76s] *       :     19 instances of type 'sky130_fd_sc_hd__clkbuf_1' removed
[06/26 03:00:07     76s] *       :      1 instance  of type 'sky130_fd_sc_hd__bufinv_16' removed
[06/26 03:00:07     76s] *       :      2 instances of type 'sky130_fd_sc_hd__buf_12' removed
[06/26 03:00:07     76s] *       :    158 instances of type 'sky130_fd_sc_hd__buf_8' removed
[06/26 03:00:07     76s] *       :      6 instances of type 'sky130_fd_sc_hd__buf_6' removed
[06/26 03:00:07     76s] *       :      1 instance  of type 'sky130_fd_sc_hd__buf_4' removed
[06/26 03:00:07     76s] *       :    309 instances of type 'sky130_fd_sc_hd__buf_2' removed
[06/26 03:00:07     76s] *       :     11 instances of type 'sky130_fd_sc_hd__buf_1' removed
[06/26 03:00:07     76s] *** Finish delete_buffer_trees (0:00:01.3) ***
[06/26 03:00:07     76s] Deleted 0 physical inst  (cell - / prefix -).
[06/26 03:00:07     76s] Did not delete 59693 physical insts as they were marked preplaced.
[06/26 03:00:07     76s] Extracting standard cell pins and blockage ...... 
[06/26 03:00:07     76s] Pin and blockage extraction finished
[06/26 03:00:07     76s] Extracting macro/IO cell pins and blockage ...... 
[06/26 03:00:07     76s] Pin and blockage extraction finished
[06/26 03:00:07     76s] no activity file in design. spp won't run.
[06/26 03:00:07     76s] No user-set net weight.
[06/26 03:00:07     76s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[06/26 03:00:07     76s] Scan chains were not defined.
[06/26 03:00:07     76s] #spOpts: N=130 minPadR=1.1 cut2cut 
[06/26 03:00:07     76s] #std cell=68407 (59693 fixed + 8714 movable) #block=10 (0 floating + 10 preplaced)
[06/26 03:00:07     76s] #ioInst=0 #net=8575 #term=32829 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=350, #floatPin=0
[06/26 03:00:07     76s] stdCell: 68407 single + 0 double + 0 multi
[06/26 03:00:07     76s] Total standard cell length = 58.4191 (mm), area = 0.1589 (mm^2)
[06/26 03:00:07     76s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1405.7M
[06/26 03:00:07     76s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1405.7M
[06/26 03:00:07     76s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1405.7M
[06/26 03:00:07     76s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1405.7M
[06/26 03:00:07     76s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1405.7M
[06/26 03:00:07     76s] Core basic site is unithd
[06/26 03:00:07     76s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1408.2M
[06/26 03:00:07     76s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:00:07     76s] SiteArray: use 10,345,972 bytes
[06/26 03:00:07     76s] SiteArray: current memory after site array memory allocatiion 1414.2M
[06/26 03:00:07     76s] SiteArray: FP blocked sites are writable
[06/26 03:00:07     76s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.032, REAL:0.032, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.045, REAL:0.045, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1414.2M
[06/26 03:00:07     76s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1414.2M
[06/26 03:00:07     76s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:00:07     76s] Mark StBox On SiteArr starts
[06/26 03:00:07     76s] Mark StBox On SiteArr ends
[06/26 03:00:07     76s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.086, REAL:0.025, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.087, REAL:0.026, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.005, REAL:0.005, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.208, REAL:0.148, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1446.2M
[06/26 03:00:07     76s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.144, REAL:0.145, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.034, REAL:0.035, MEM:1456.2M
[06/26 03:00:07     76s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.046, REAL:0.046, MEM:1456.2M
[06/26 03:00:08     76s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1456.5M
[06/26 03:00:08     76s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.010, REAL:0.010, MEM:1456.5M
[06/26 03:00:08     76s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.422, REAL:0.427, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.820, REAL:0.767, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.821, REAL:0.767, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF: Starting pre-place ADS at level 1, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.045, REAL:0.046, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.010, REAL:0.010, MEM:1456.2M
[06/26 03:00:08     77s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1457.2M
[06/26 03:00:08     77s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1457.2M
[06/26 03:00:08     77s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.001, REAL:0.001, MEM:1458.2M
[06/26 03:00:08     77s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1458.2M
[06/26 03:00:08     77s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1458.2M
[06/26 03:00:08     77s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.040, REAL:0.040, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.028, REAL:0.029, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.069, REAL:0.069, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.072, REAL:0.073, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.045, REAL:0.045, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.010, REAL:0.010, MEM:1468.2M
[06/26 03:00:08     77s] ADSU 0.040 -> 0.040
[06/26 03:00:08     77s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.291, REAL:0.298, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.035, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.043, REAL:0.044, MEM:1468.2M
[06/26 03:00:08     77s] Average module density = 0.040.
[06/26 03:00:08     77s] Density for the design = 0.040.
[06/26 03:00:08     77s]        = stdcell_area 67305 sites (84212 um^2) / alloc_area 1699127 sites (2125947 um^2).
[06/26 03:00:08     77s] Pin Density = 0.01269.
[06/26 03:00:08     77s]             = total # of pins 32829 / total area 2586493.
[06/26 03:00:08     77s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.043, REAL:0.043, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.035, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.043, REAL:0.044, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.043, REAL:0.043, MEM:1468.2M
[06/26 03:00:08     77s] Initial padding reaches pin density 0.184 for top
[06/26 03:00:08     77s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.000
[06/26 03:00:08     77s] InitPadU 0.040 -> 0.119 for top
[06/26 03:00:08     77s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1468.2M
[06/26 03:00:08     77s] Identified 630 spare or floating instances, with no clusters.
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1468.2M
[06/26 03:00:08     77s] 
[06/26 03:00:08     77s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.048, REAL:0.048, MEM:1468.2M
[06/26 03:00:08     77s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[06/26 03:00:08     77s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1468.2M
[06/26 03:00:08     77s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.064, REAL:0.064, MEM:1483.3M
[06/26 03:00:08     77s] === lastAutoLevel = 11 
[06/26 03:00:09     77s] 0 delay mode for cte enabled initNetWt.
[06/26 03:00:09     77s] no activity file in design. spp won't run.
[06/26 03:00:09     77s] [spp] 0
[06/26 03:00:09     77s] [adp] 0:1:0:1
[06/26 03:00:09     78s] 0 delay mode for cte disabled initNetWt.
[06/26 03:00:09     78s] no activity file in design. spp won't run.
[06/26 03:00:09     78s] no activity file in design. spp won't run.
[06/26 03:00:09     78s] Clock gating cells determined by native netlist tracing.
[06/26 03:00:11     79s] Iteration  1: Total net bbox = 9.224e+05 (4.36e+05 4.86e+05)
[06/26 03:00:11     79s]               Est.  stn bbox = 9.647e+05 (4.56e+05 5.09e+05)
[06/26 03:00:11     79s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1712.1M
[06/26 03:00:11     79s] Iteration  2: Total net bbox = 9.224e+05 (4.36e+05 4.86e+05)
[06/26 03:00:11     79s]               Est.  stn bbox = 9.647e+05 (4.56e+05 5.09e+05)
[06/26 03:00:11     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.1M
[06/26 03:00:15     86s] exp_mt_sequential is set from setPlaceMode option to 1
[06/26 03:00:15     86s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[06/26 03:00:15     86s] place_exp_mt_interval set to default 32
[06/26 03:00:15     86s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/26 03:00:15     87s] Iteration  3: Total net bbox = 7.834e+05 (3.66e+05 4.18e+05)
[06/26 03:00:15     87s]               Est.  stn bbox = 8.439e+05 (3.94e+05 4.50e+05)
[06/26 03:00:15     87s]               cpu = 0:00:07.2 real = 0:00:04.0 mem = 1958.0M
[06/26 03:00:16     87s] Iteration  4: Total net bbox = 7.641e+05 (3.58e+05 4.06e+05)
[06/26 03:00:16     87s]               Est.  stn bbox = 8.201e+05 (3.86e+05 4.34e+05)
[06/26 03:00:16     87s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1959.0M
[06/26 03:00:16     87s] Iteration  5: Total net bbox = 7.641e+05 (3.58e+05 4.06e+05)
[06/26 03:00:16     87s]               Est.  stn bbox = 8.201e+05 (3.86e+05 4.34e+05)
[06/26 03:00:16     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1959.0M
[06/26 03:00:20     95s] Iteration  6: Total net bbox = 9.215e+05 (4.45e+05 4.76e+05)
[06/26 03:00:20     95s]               Est.  stn bbox = 1.038e+06 (5.04e+05 5.34e+05)
[06/26 03:00:20     95s]               cpu = 0:00:06.8 real = 0:00:03.0 mem = 1979.0M
[06/26 03:00:20     95s] 
[06/26 03:00:20     95s] Iteration  7: Total net bbox = 9.276e+05 (4.52e+05 4.76e+05)
[06/26 03:00:20     95s]               Est.  stn bbox = 1.044e+06 (5.10e+05 5.34e+05)
[06/26 03:00:20     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.0M
[06/26 03:00:20     95s] Iteration  8: Total net bbox = 9.276e+05 (4.52e+05 4.76e+05)
[06/26 03:00:20     95s]               Est.  stn bbox = 1.044e+06 (5.10e+05 5.34e+05)
[06/26 03:00:20     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.0M
[06/26 03:00:23    102s] Iteration  9: Total net bbox = 9.504e+05 (4.58e+05 4.93e+05)
[06/26 03:00:23    102s]               Est.  stn bbox = 1.080e+06 (5.23e+05 5.56e+05)
[06/26 03:00:23    102s]               cpu = 0:00:06.5 real = 0:00:03.0 mem = 1927.9M
[06/26 03:00:23    102s] Iteration 10: Total net bbox = 9.504e+05 (4.58e+05 4.93e+05)
[06/26 03:00:23    102s]               Est.  stn bbox = 1.080e+06 (5.23e+05 5.56e+05)
[06/26 03:00:23    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1927.9M
[06/26 03:00:26    107s] Starting Early Global Route rough congestion estimation: mem = 1931.9M
[06/26 03:00:26    107s] (I)       Reading DB...
[06/26 03:00:26    107s] (I)       Read data from FE... (mem=1931.9M)
[06/26 03:00:26    107s] (I)       Read nodes and places... (mem=1931.9M)
[06/26 03:00:26    107s] (I)       Done Read nodes and places (cpu=0.076s, mem=1931.9M)
[06/26 03:00:26    107s] (I)       Read nets... (mem=1931.9M)
[06/26 03:00:26    107s] (I)       Done Read nets (cpu=0.025s, mem=1931.9M)
[06/26 03:00:26    107s] (I)       Done Read data from FE (cpu=0.101s, mem=1931.9M)
[06/26 03:00:26    107s] (I)       before initializing RouteDB syMemory usage = 1931.9 MB
[06/26 03:00:26    107s] (I)       congestionReportName   : 
[06/26 03:00:26    107s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:26    107s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:26    107s] (I)       doTrackAssignment      : 1
[06/26 03:00:26    107s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:26    107s] (I)       numThreads             : 4
[06/26 03:00:26    107s] (I)       bufferingAwareRouting  : false
[06/26 03:00:26    107s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:26    107s] (I)       honorPin               : false
[06/26 03:00:26    107s] (I)       honorPinGuide          : true
[06/26 03:00:26    107s] (I)       honorPartition         : false
[06/26 03:00:26    107s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:26    107s] (I)       allowPartitionCrossover: false
[06/26 03:00:26    107s] (I)       honorSingleEntry       : true
[06/26 03:00:26    107s] (I)       honorSingleEntryStrong : true
[06/26 03:00:26    107s] (I)       handleViaSpacingRule   : false
[06/26 03:00:26    107s] (I)       handleEolSpacingRule   : false
[06/26 03:00:26    107s] (I)       PDConstraint           : none
[06/26 03:00:26    107s] (I)       expBetterNDRHandling   : false
[06/26 03:00:26    107s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:26    107s] (I)       routingEffortLevel     : 3
[06/26 03:00:26    107s] (I)       effortLevel            : standard
[06/26 03:00:26    107s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:26    107s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:26    107s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:26    107s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:26    107s] (I)       numRowsPerGCell        : 11
[06/26 03:00:26    107s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:26    107s] (I)       multiThreadingTA       : 1
[06/26 03:00:26    107s] (I)       optimizationMode       : false
[06/26 03:00:26    107s] (I)       routeSecondPG          : false
[06/26 03:00:26    107s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:26    107s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:26    107s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:26    107s] (I)       scenicBound            : 1.15
[06/26 03:00:26    107s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:26    107s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:26    107s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:26    107s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:26    107s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:26    107s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:26    107s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:26    107s] (I)       localRouteEffort       : 1.00
[06/26 03:00:26    107s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:26    107s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:26    107s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:26    107s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:26    107s] (I)       routeVias              : 
[06/26 03:00:26    107s] (I)       readTROption           : true
[06/26 03:00:26    107s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:26    107s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:26    107s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:26    107s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:26    107s] (I)       extraDemandForClocks   : 0
[06/26 03:00:26    107s] (I)       steinerRemoveLayers    : false
[06/26 03:00:26    107s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:26    107s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:26    107s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:26    107s] (I)       spanningTreeRefinement : false
[06/26 03:00:26    107s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:26    107s] (I)       starting read tracks
[06/26 03:00:26    107s] (I)       build grid graph
[06/26 03:00:26    107s] (I)       build grid graph start
[06/26 03:00:26    107s] [NR-eGR] li1 has no routable track
[06/26 03:00:26    107s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:26    107s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:26    107s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:26    107s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:26    107s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:26    107s] (I)       build grid graph end
[06/26 03:00:26    107s] (I)       merge level 0
[06/26 03:00:26    107s] (I)       numViaLayers=6
[06/26 03:00:26    107s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:26    107s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:26    107s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:26    107s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:26    107s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:26    107s] (I)       end build via table
[06/26 03:00:26    107s] [NR-eGR] Read 38313 PG shapes in 0.006 seconds
[06/26 03:00:26    107s] 
[06/26 03:00:26    107s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:26    107s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:26    107s] (I)       readDataFromPlaceDB
[06/26 03:00:26    107s] (I)       Read net information..
[06/26 03:00:26    107s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:26    107s] (I)       Read testcase time = 0.003 seconds
[06/26 03:00:26    107s] 
[06/26 03:00:26    107s] (I)       read default dcut vias
[06/26 03:00:26    107s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:26    107s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:26    107s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:26    107s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:26    107s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:26    107s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:26    107s] (I)       build grid graph start
[06/26 03:00:26    107s] (I)       build grid graph end
[06/26 03:00:26    107s] (I)       Model blockage into capacity
[06/26 03:00:26    107s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:26    107s] (I)       Modeling time = 0.039 seconds
[06/26 03:00:26    107s] 
[06/26 03:00:26    107s] (I)       Number of ignored nets = 0
[06/26 03:00:26    107s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:26    107s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:26    107s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:26    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:26    107s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:26    107s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1931.9 MB
[06/26 03:00:26    107s] (I)       Ndr track 0 does not exist
[06/26 03:00:26    107s] (I)       Layer1  viaCost=200.00
[06/26 03:00:26    107s] (I)       Layer2  viaCost=200.00
[06/26 03:00:26    107s] (I)       Layer3  viaCost=300.00
[06/26 03:00:26    107s] (I)       Layer4  viaCost=200.00
[06/26 03:00:26    107s] (I)       Layer5  viaCost=200.00
[06/26 03:00:26    107s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:26    107s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:26    107s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:26    107s] (I)       Site width          :   460  (dbu)
[06/26 03:00:26    107s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:26    107s] (I)       GCell width         : 29920  (dbu)
[06/26 03:00:26    107s] (I)       GCell height        : 29920  (dbu)
[06/26 03:00:26    107s] (I)       Grid                :    61    61     6
[06/26 03:00:26    107s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:26    107s] (I)       Vertical capacity   :     0     0 29920     0 29920     0
[06/26 03:00:26    107s] (I)       Horizontal capacity :     0 29920     0 29920     0 29920
[06/26 03:00:26    107s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:26    107s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:26    107s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:26    107s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:26    107s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:26    107s] (I)       Num tracks per GCell: 88.00 88.00 65.04 49.05 43.36  8.17
[06/26 03:00:26    107s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:26    107s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:26    107s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:26    107s] (I)       --------------------------------------------------------
[06/26 03:00:26    107s] 
[06/26 03:00:26    107s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:26    107s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:26    107s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:26    107s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:26    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:26    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:26    107s] [NR-eGR] ========================================
[06/26 03:00:26    107s] [NR-eGR] 
[06/26 03:00:26    107s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:26    107s] (I)       blocked tracks on layer2 : = 174987 / 322934 (54.19%)
[06/26 03:00:26    107s] (I)       blocked tracks on layer3 : = 83324 / 238693 (34.91%)
[06/26 03:00:26    107s] (I)       blocked tracks on layer4 : = 72875 / 179950 (40.50%)
[06/26 03:00:26    107s] (I)       blocked tracks on layer5 : = 25254 / 159088 (15.87%)
[06/26 03:00:26    107s] (I)       blocked tracks on layer6 : = 17995 / 29951 (60.08%)
[06/26 03:00:26    107s] (I)       After initializing earlyGlobalRoute syMemory usage = 1931.9 MB
[06/26 03:00:26    107s] (I)       Loading and dumping file time : 0.23 seconds
[06/26 03:00:26    107s] (I)       ============= Initialization =============
[06/26 03:00:26    107s] (I)       numLocalWires=30089  numGlobalNetBranches=9101  numLocalNetBranches=5961
[06/26 03:00:26    107s] (I)       totalPins=32829  totalGlobalPin=13763 (41.92%)
[06/26 03:00:26    107s] (I)       total 2D Cap : 576798 = (283977 H, 292821 V)
[06/26 03:00:26    107s] (I)       ============  Phase 1a Route ============
[06/26 03:00:27    108s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:00:27    108s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/26 03:00:27    108s] (I)       Usage: 34820 = (16756 H, 18064 V) = (5.90% H, 6.17% V) = (5.013e+05um H, 5.405e+05um V)
[06/26 03:00:27    108s] (I)       
[06/26 03:00:27    108s] (I)       ============  Phase 1b Route ============
[06/26 03:00:27    108s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:00:27    108s] (I)       Usage: 34850 = (16756 H, 18094 V) = (5.90% H, 6.18% V) = (5.013e+05um H, 5.414e+05um V)
[06/26 03:00:27    108s] (I)       
[06/26 03:00:27    108s] (I)       earlyGlobalRoute overflow: 1.00% H + 0.09% V
[06/26 03:00:27    108s] 
[06/26 03:00:27    108s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.56% H + 0.05% V
[06/26 03:00:27    108s] Finished Early Global Route rough congestion estimation: mem = 1931.9M
[06/26 03:00:27    108s] earlyGlobalRoute rough estimation gcell size 11 row height
[06/26 03:00:27    108s] OPERPROF: Starting CDPad at level 1, MEM:1931.9M
[06/26 03:00:27    108s] CDPadU 0.123 -> 0.123
[06/26 03:00:27    108s] OPERPROF: Finished CDPad at level 1, CPU:0.322, REAL:0.324, MEM:1931.9M
[06/26 03:00:28    109s] Global placement CDP skipped at cutLevel 11.
[06/26 03:00:28    109s] Iteration 11: Total net bbox = 9.606e+05 (4.62e+05 4.99e+05)
[06/26 03:00:28    109s]               Est.  stn bbox = 1.096e+06 (5.30e+05 5.66e+05)
[06/26 03:00:28    109s]               cpu = 0:00:07.2 real = 0:00:05.0 mem = 1931.9M
[06/26 03:00:28    109s] Iteration 12: Total net bbox = 9.606e+05 (4.62e+05 4.99e+05)
[06/26 03:00:28    109s]               Est.  stn bbox = 1.096e+06 (5.30e+05 5.66e+05)
[06/26 03:00:28    109s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.9M
[06/26 03:00:30    113s] Starting Early Global Route rough congestion estimation: mem = 1932.9M
[06/26 03:00:30    113s] (I)       Reading DB...
[06/26 03:00:30    113s] (I)       Read data from FE... (mem=1932.9M)
[06/26 03:00:30    113s] (I)       Read nodes and places... (mem=1932.9M)
[06/26 03:00:31    113s] (I)       Done Read nodes and places (cpu=0.075s, mem=1932.9M)
[06/26 03:00:31    113s] (I)       Read nets... (mem=1932.9M)
[06/26 03:00:31    113s] (I)       Done Read nets (cpu=0.024s, mem=1932.9M)
[06/26 03:00:31    113s] (I)       Done Read data from FE (cpu=0.099s, mem=1932.9M)
[06/26 03:00:31    113s] (I)       before initializing RouteDB syMemory usage = 1932.9 MB
[06/26 03:00:31    113s] (I)       congestionReportName   : 
[06/26 03:00:31    113s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:31    113s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:31    113s] (I)       doTrackAssignment      : 1
[06/26 03:00:31    113s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:31    113s] (I)       numThreads             : 4
[06/26 03:00:31    113s] (I)       bufferingAwareRouting  : false
[06/26 03:00:31    113s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:31    113s] (I)       honorPin               : false
[06/26 03:00:31    113s] (I)       honorPinGuide          : true
[06/26 03:00:31    113s] (I)       honorPartition         : false
[06/26 03:00:31    113s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:31    113s] (I)       allowPartitionCrossover: false
[06/26 03:00:31    113s] (I)       honorSingleEntry       : true
[06/26 03:00:31    113s] (I)       honorSingleEntryStrong : true
[06/26 03:00:31    113s] (I)       handleViaSpacingRule   : false
[06/26 03:00:31    113s] (I)       handleEolSpacingRule   : false
[06/26 03:00:31    113s] (I)       PDConstraint           : none
[06/26 03:00:31    113s] (I)       expBetterNDRHandling   : false
[06/26 03:00:31    113s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:31    113s] (I)       routingEffortLevel     : 3
[06/26 03:00:31    113s] (I)       effortLevel            : standard
[06/26 03:00:31    113s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:31    113s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:31    113s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:31    113s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:31    113s] (I)       numRowsPerGCell        : 6
[06/26 03:00:31    113s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:31    113s] (I)       multiThreadingTA       : 1
[06/26 03:00:31    113s] (I)       optimizationMode       : false
[06/26 03:00:31    113s] (I)       routeSecondPG          : false
[06/26 03:00:31    113s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:31    113s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:31    113s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:31    113s] (I)       scenicBound            : 1.15
[06/26 03:00:31    113s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:31    113s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:31    113s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:31    113s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:31    113s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:31    113s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:31    113s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:31    113s] (I)       localRouteEffort       : 1.00
[06/26 03:00:31    113s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:31    113s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:31    113s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:31    113s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:31    113s] (I)       routeVias              : 
[06/26 03:00:31    113s] (I)       readTROption           : true
[06/26 03:00:31    113s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:31    113s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:31    113s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:31    113s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:31    113s] (I)       extraDemandForClocks   : 0
[06/26 03:00:31    113s] (I)       steinerRemoveLayers    : false
[06/26 03:00:31    113s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:31    113s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:31    113s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:31    113s] (I)       spanningTreeRefinement : false
[06/26 03:00:31    113s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:31    113s] (I)       starting read tracks
[06/26 03:00:31    113s] (I)       build grid graph
[06/26 03:00:31    113s] (I)       build grid graph start
[06/26 03:00:31    113s] [NR-eGR] li1 has no routable track
[06/26 03:00:31    113s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:31    113s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:31    113s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:31    113s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:31    113s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:31    113s] (I)       build grid graph end
[06/26 03:00:31    113s] (I)       merge level 0
[06/26 03:00:31    113s] (I)       numViaLayers=6
[06/26 03:00:31    113s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:31    113s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:31    113s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:31    113s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:31    113s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:31    113s] (I)       end build via table
[06/26 03:00:31    114s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:00:31    114s] 
[06/26 03:00:31    114s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:31    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:31    114s] (I)       readDataFromPlaceDB
[06/26 03:00:31    114s] (I)       Read net information..
[06/26 03:00:31    114s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:31    114s] (I)       Read testcase time = 0.003 seconds
[06/26 03:00:31    114s] 
[06/26 03:00:31    114s] (I)       read default dcut vias
[06/26 03:00:31    114s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:31    114s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:31    114s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:31    114s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:31    114s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:31    114s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:31    114s] (I)       build grid graph start
[06/26 03:00:31    114s] (I)       build grid graph end
[06/26 03:00:31    114s] (I)       Model blockage into capacity
[06/26 03:00:31    114s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:31    114s] (I)       Modeling time = 0.046 seconds
[06/26 03:00:31    114s] 
[06/26 03:00:31    114s] (I)       Number of ignored nets = 0
[06/26 03:00:31    114s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:31    114s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:31    114s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:31    114s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:31    114s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:31    114s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1932.9 MB
[06/26 03:00:31    114s] (I)       Ndr track 0 does not exist
[06/26 03:00:31    114s] (I)       Layer1  viaCost=200.00
[06/26 03:00:31    114s] (I)       Layer2  viaCost=200.00
[06/26 03:00:31    114s] (I)       Layer3  viaCost=300.00
[06/26 03:00:31    114s] (I)       Layer4  viaCost=200.00
[06/26 03:00:31    114s] (I)       Layer5  viaCost=200.00
[06/26 03:00:31    114s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:31    114s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:31    114s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:31    114s] (I)       Site width          :   460  (dbu)
[06/26 03:00:31    114s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:31    114s] (I)       GCell width         : 16320  (dbu)
[06/26 03:00:31    114s] (I)       GCell height        : 16320  (dbu)
[06/26 03:00:31    114s] (I)       Grid                :   111   111     6
[06/26 03:00:31    114s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:31    114s] (I)       Vertical capacity   :     0     0 16320     0 16320     0
[06/26 03:00:31    114s] (I)       Horizontal capacity :     0 16320     0 16320     0 16320
[06/26 03:00:31    114s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:31    114s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:31    114s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:31    114s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:31    114s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:31    114s] (I)       Num tracks per GCell: 48.00 48.00 35.48 26.75 23.65  4.46
[06/26 03:00:31    114s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:31    114s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:31    114s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:31    114s] (I)       --------------------------------------------------------
[06/26 03:00:31    114s] 
[06/26 03:00:31    114s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:31    114s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:31    114s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:31    114s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:31    114s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:31    114s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:31    114s] [NR-eGR] ========================================
[06/26 03:00:31    114s] [NR-eGR] 
[06/26 03:00:31    114s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:31    114s] (I)       blocked tracks on layer2 : = 312334 / 587634 (53.15%)
[06/26 03:00:31    114s] (I)       blocked tracks on layer3 : = 148866 / 434343 (34.27%)
[06/26 03:00:31    114s] (I)       blocked tracks on layer4 : = 128572 / 327450 (39.26%)
[06/26 03:00:31    114s] (I)       blocked tracks on layer5 : = 45954 / 289488 (15.87%)
[06/26 03:00:31    114s] (I)       blocked tracks on layer6 : = 32745 / 54501 (60.08%)
[06/26 03:00:31    114s] (I)       After initializing earlyGlobalRoute syMemory usage = 1932.9 MB
[06/26 03:00:31    114s] (I)       Loading and dumping file time : 0.23 seconds
[06/26 03:00:31    114s] (I)       ============= Initialization =============
[06/26 03:00:31    114s] (I)       numLocalWires=21411  numGlobalNetBranches=6765  numLocalNetBranches=3960
[06/26 03:00:31    114s] (I)       totalPins=32829  totalGlobalPin=19305 (58.80%)
[06/26 03:00:31    114s] (I)       total 2D Cap : 1047327 = (515865 H, 531462 V)
[06/26 03:00:31    114s] (I)       ============  Phase 1a Route ============
[06/26 03:00:31    114s] (I)       Phase 1a runs 0.01 seconds
[06/26 03:00:31    114s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/26 03:00:31    114s] (I)       Usage: 65416 = (31566 H, 33850 V) = (6.12% H, 6.37% V) = (5.152e+05um H, 5.524e+05um V)
[06/26 03:00:31    114s] (I)       
[06/26 03:00:31    114s] (I)       ============  Phase 1b Route ============
[06/26 03:00:31    114s] (I)       Phase 1b runs 0.01 seconds
[06/26 03:00:31    114s] (I)       Usage: 65405 = (31565 H, 33840 V) = (6.12% H, 6.37% V) = (5.151e+05um H, 5.523e+05um V)
[06/26 03:00:31    114s] (I)       
[06/26 03:00:31    114s] (I)       earlyGlobalRoute overflow: 0.53% H + 0.72% V
[06/26 03:00:31    114s] 
[06/26 03:00:31    114s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.42% H + 0.27% V
[06/26 03:00:31    114s] Finished Early Global Route rough congestion estimation: mem = 1932.9M
[06/26 03:00:31    114s] earlyGlobalRoute rough estimation gcell size 6 row height
[06/26 03:00:31    114s] OPERPROF: Starting CDPad at level 1, MEM:1932.9M
[06/26 03:00:31    114s] CDPadU 0.123 -> 0.123
[06/26 03:00:31    114s] OPERPROF: Finished CDPad at level 1, CPU:0.536, REAL:0.539, MEM:1932.9M
[06/26 03:00:32    115s] Global placement CDP skipped at cutLevel 13.
[06/26 03:00:32    115s] Iteration 13: Total net bbox = 9.751e+05 (4.71e+05 5.04e+05)
[06/26 03:00:32    115s]               Est.  stn bbox = 1.113e+06 (5.42e+05 5.72e+05)
[06/26 03:00:32    115s]               cpu = 0:00:06.3 real = 0:00:04.0 mem = 1929.6M
[06/26 03:00:32    115s] Iteration 14: Total net bbox = 9.751e+05 (4.71e+05 5.04e+05)
[06/26 03:00:32    115s]               Est.  stn bbox = 1.113e+06 (5.42e+05 5.72e+05)
[06/26 03:00:32    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1929.6M
[06/26 03:00:34    119s] Starting Early Global Route rough congestion estimation: mem = 1945.6M
[06/26 03:00:34    119s] (I)       Reading DB...
[06/26 03:00:34    119s] (I)       Read data from FE... (mem=1945.6M)
[06/26 03:00:34    119s] (I)       Read nodes and places... (mem=1945.6M)
[06/26 03:00:35    119s] (I)       Done Read nodes and places (cpu=0.075s, mem=1945.6M)
[06/26 03:00:35    119s] (I)       Read nets... (mem=1945.6M)
[06/26 03:00:35    119s] (I)       Done Read nets (cpu=0.024s, mem=1945.6M)
[06/26 03:00:35    119s] (I)       Done Read data from FE (cpu=0.100s, mem=1945.6M)
[06/26 03:00:35    119s] (I)       before initializing RouteDB syMemory usage = 1945.6 MB
[06/26 03:00:35    119s] (I)       congestionReportName   : 
[06/26 03:00:35    119s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:35    119s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:35    119s] (I)       doTrackAssignment      : 1
[06/26 03:00:35    119s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:35    119s] (I)       numThreads             : 4
[06/26 03:00:35    119s] (I)       bufferingAwareRouting  : false
[06/26 03:00:35    119s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:35    119s] (I)       honorPin               : false
[06/26 03:00:35    119s] (I)       honorPinGuide          : true
[06/26 03:00:35    119s] (I)       honorPartition         : false
[06/26 03:00:35    119s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:35    119s] (I)       allowPartitionCrossover: false
[06/26 03:00:35    119s] (I)       honorSingleEntry       : true
[06/26 03:00:35    119s] (I)       honorSingleEntryStrong : true
[06/26 03:00:35    119s] (I)       handleViaSpacingRule   : false
[06/26 03:00:35    119s] (I)       handleEolSpacingRule   : false
[06/26 03:00:35    119s] (I)       PDConstraint           : none
[06/26 03:00:35    119s] (I)       expBetterNDRHandling   : false
[06/26 03:00:35    119s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:35    119s] (I)       routingEffortLevel     : 3
[06/26 03:00:35    119s] (I)       effortLevel            : standard
[06/26 03:00:35    119s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:35    119s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:35    119s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:35    119s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:35    119s] (I)       numRowsPerGCell        : 3
[06/26 03:00:35    119s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:35    119s] (I)       multiThreadingTA       : 1
[06/26 03:00:35    119s] (I)       optimizationMode       : false
[06/26 03:00:35    119s] (I)       routeSecondPG          : false
[06/26 03:00:35    119s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:35    119s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:35    119s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:35    119s] (I)       scenicBound            : 1.15
[06/26 03:00:35    119s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:35    119s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:35    119s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:35    119s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:35    119s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:35    119s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:35    119s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:35    119s] (I)       localRouteEffort       : 1.00
[06/26 03:00:35    119s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:35    119s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:35    119s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:35    119s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:35    119s] (I)       routeVias              : 
[06/26 03:00:35    119s] (I)       readTROption           : true
[06/26 03:00:35    119s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:35    119s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:35    119s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:35    119s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:35    119s] (I)       extraDemandForClocks   : 0
[06/26 03:00:35    119s] (I)       steinerRemoveLayers    : false
[06/26 03:00:35    119s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:35    119s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:35    119s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:35    119s] (I)       spanningTreeRefinement : false
[06/26 03:00:35    119s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:35    119s] (I)       starting read tracks
[06/26 03:00:35    119s] (I)       build grid graph
[06/26 03:00:35    119s] (I)       build grid graph start
[06/26 03:00:35    119s] [NR-eGR] li1 has no routable track
[06/26 03:00:35    119s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:35    119s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:35    119s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:35    119s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:35    119s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:35    119s] (I)       build grid graph end
[06/26 03:00:35    119s] (I)       merge level 0
[06/26 03:00:35    119s] (I)       numViaLayers=6
[06/26 03:00:35    119s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:35    119s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:35    119s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:35    119s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:35    119s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:35    119s] (I)       end build via table
[06/26 03:00:35    119s] [NR-eGR] Read 38313 PG shapes in 0.006 seconds
[06/26 03:00:35    119s] 
[06/26 03:00:35    119s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:35    119s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:35    119s] (I)       readDataFromPlaceDB
[06/26 03:00:35    119s] (I)       Read net information..
[06/26 03:00:35    119s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:35    119s] (I)       Read testcase time = 0.002 seconds
[06/26 03:00:35    119s] 
[06/26 03:00:35    119s] (I)       read default dcut vias
[06/26 03:00:35    119s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:35    119s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:35    119s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:35    119s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:35    119s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:35    119s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:35    119s] (I)       build grid graph start
[06/26 03:00:35    119s] (I)       build grid graph end
[06/26 03:00:35    119s] (I)       Model blockage into capacity
[06/26 03:00:35    119s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:35    119s] (I)       Modeling time = 0.063 seconds
[06/26 03:00:35    119s] 
[06/26 03:00:35    119s] (I)       Number of ignored nets = 0
[06/26 03:00:35    119s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:35    119s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:35    119s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:35    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:35    119s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:35    119s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1945.6 MB
[06/26 03:00:35    119s] (I)       Ndr track 0 does not exist
[06/26 03:00:35    119s] (I)       Layer1  viaCost=200.00
[06/26 03:00:35    119s] (I)       Layer2  viaCost=200.00
[06/26 03:00:35    119s] (I)       Layer3  viaCost=300.00
[06/26 03:00:35    119s] (I)       Layer4  viaCost=200.00
[06/26 03:00:35    119s] (I)       Layer5  viaCost=200.00
[06/26 03:00:35    119s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:35    119s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:35    119s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:35    119s] (I)       Site width          :   460  (dbu)
[06/26 03:00:35    119s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:35    119s] (I)       GCell width         :  8160  (dbu)
[06/26 03:00:35    119s] (I)       GCell height        :  8160  (dbu)
[06/26 03:00:35    119s] (I)       Grid                :   221   221     6
[06/26 03:00:35    119s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:35    119s] (I)       Vertical capacity   :     0     0  8160     0  8160     0
[06/26 03:00:35    119s] (I)       Horizontal capacity :     0  8160     0  8160     0  8160
[06/26 03:00:35    119s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:35    119s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:35    119s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:35    119s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:35    119s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:35    119s] (I)       Num tracks per GCell: 24.00 24.00 17.74 13.38 11.83  2.23
[06/26 03:00:35    119s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:35    119s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:35    119s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:35    119s] (I)       --------------------------------------------------------
[06/26 03:00:35    119s] 
[06/26 03:00:35    119s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:35    119s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:35    119s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:35    119s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:35    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:35    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:35    119s] [NR-eGR] ========================================
[06/26 03:00:35    119s] [NR-eGR] 
[06/26 03:00:35    119s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:35    119s] (I)       blocked tracks on layer2 : = 614986 / 1169974 (52.56%)
[06/26 03:00:35    119s] (I)       blocked tracks on layer3 : = 296054 / 864773 (34.23%)
[06/26 03:00:35    119s] (I)       blocked tracks on layer4 : = 246155 / 651950 (37.76%)
[06/26 03:00:35    119s] (I)       blocked tracks on layer5 : = 91494 / 576368 (15.87%)
[06/26 03:00:35    119s] (I)       blocked tracks on layer6 : = 65195 / 108511 (60.08%)
[06/26 03:00:35    119s] (I)       After initializing earlyGlobalRoute syMemory usage = 1945.6 MB
[06/26 03:00:35    119s] (I)       Loading and dumping file time : 0.25 seconds
[06/26 03:00:35    119s] (I)       ============= Initialization =============
[06/26 03:00:35    119s] (I)       numLocalWires=9895  numGlobalNetBranches=3585  numLocalNetBranches=1373
[06/26 03:00:35    119s] (I)       totalPins=32829  totalGlobalPin=26592 (81.00%)
[06/26 03:00:35    119s] (I)       total 2D Cap : 2087994 = (1031594 H, 1056400 V)
[06/26 03:00:35    119s] (I)       ============  Phase 1a Route ============
[06/26 03:00:35    119s] (I)       Phase 1a runs 0.02 seconds
[06/26 03:00:35    119s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=25
[06/26 03:00:35    119s] (I)       Usage: 133842 = (64796 H, 69046 V) = (6.28% H, 6.54% V) = (5.287e+05um H, 5.634e+05um V)
[06/26 03:00:35    119s] (I)       
[06/26 03:00:35    119s] (I)       ============  Phase 1b Route ============
[06/26 03:00:35    119s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:00:35    119s] (I)       Usage: 133860 = (64800 H, 69060 V) = (6.28% H, 6.54% V) = (5.288e+05um H, 5.635e+05um V)
[06/26 03:00:35    119s] (I)       
[06/26 03:00:35    119s] (I)       earlyGlobalRoute overflow: 0.60% H + 0.70% V
[06/26 03:00:35    119s] 
[06/26 03:00:35    119s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.42% V
[06/26 03:00:35    119s] Finished Early Global Route rough congestion estimation: mem = 1945.6M
[06/26 03:00:35    119s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/26 03:00:35    119s] OPERPROF: Starting CDPad at level 1, MEM:1945.6M
[06/26 03:00:36    121s] CDPadU 0.123 -> 0.123
[06/26 03:00:36    121s] OPERPROF: Finished CDPad at level 1, CPU:1.435, REAL:1.445, MEM:1945.6M
[06/26 03:00:37    121s] AB param 30.3% (2635/8696).
[06/26 03:00:37    122s] Global placement CDP is working on the selected area.
[06/26 03:00:39    124s] Starting Early Global Route rough congestion estimation: mem = 1961.6M
[06/26 03:00:39    124s] (I)       Reading DB...
[06/26 03:00:39    124s] (I)       Read data from FE... (mem=1961.6M)
[06/26 03:00:39    124s] (I)       Read nodes and places... (mem=1961.6M)
[06/26 03:00:39    124s] (I)       Done Read nodes and places (cpu=0.079s, mem=1961.6M)
[06/26 03:00:39    124s] (I)       Read nets... (mem=1961.6M)
[06/26 03:00:39    124s] (I)       Done Read nets (cpu=0.024s, mem=1961.6M)
[06/26 03:00:39    124s] (I)       Done Read data from FE (cpu=0.103s, mem=1961.6M)
[06/26 03:00:39    124s] (I)       before initializing RouteDB syMemory usage = 1961.6 MB
[06/26 03:00:39    124s] (I)       congestionReportName   : 
[06/26 03:00:39    124s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:39    124s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:39    124s] (I)       doTrackAssignment      : 1
[06/26 03:00:39    124s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:39    124s] (I)       numThreads             : 4
[06/26 03:00:39    124s] (I)       bufferingAwareRouting  : false
[06/26 03:00:39    124s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:39    124s] (I)       honorPin               : false
[06/26 03:00:39    124s] (I)       honorPinGuide          : true
[06/26 03:00:39    124s] (I)       honorPartition         : false
[06/26 03:00:39    124s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:39    124s] (I)       allowPartitionCrossover: false
[06/26 03:00:39    124s] (I)       honorSingleEntry       : true
[06/26 03:00:39    124s] (I)       honorSingleEntryStrong : true
[06/26 03:00:39    124s] (I)       handleViaSpacingRule   : false
[06/26 03:00:39    124s] (I)       handleEolSpacingRule   : false
[06/26 03:00:39    124s] (I)       PDConstraint           : none
[06/26 03:00:39    124s] (I)       expBetterNDRHandling   : false
[06/26 03:00:39    124s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:39    124s] (I)       routingEffortLevel     : 3
[06/26 03:00:39    124s] (I)       effortLevel            : standard
[06/26 03:00:39    124s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:39    124s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:39    124s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:39    124s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:39    124s] (I)       numRowsPerGCell        : 3
[06/26 03:00:39    124s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:39    124s] (I)       multiThreadingTA       : 1
[06/26 03:00:39    124s] (I)       optimizationMode       : false
[06/26 03:00:39    124s] (I)       routeSecondPG          : false
[06/26 03:00:39    124s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:39    124s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:39    124s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:39    124s] (I)       scenicBound            : 1.15
[06/26 03:00:39    124s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:39    124s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:39    124s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:39    124s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:39    124s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:39    124s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:39    124s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:39    124s] (I)       localRouteEffort       : 1.00
[06/26 03:00:39    124s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:39    124s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:39    124s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:39    124s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:39    124s] (I)       routeVias              : 
[06/26 03:00:39    124s] (I)       readTROption           : true
[06/26 03:00:39    124s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:39    124s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:39    124s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:39    124s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:39    124s] (I)       extraDemandForClocks   : 0
[06/26 03:00:39    124s] (I)       steinerRemoveLayers    : false
[06/26 03:00:39    124s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:39    124s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:39    124s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:39    124s] (I)       spanningTreeRefinement : false
[06/26 03:00:39    124s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:39    124s] (I)       starting read tracks
[06/26 03:00:39    124s] (I)       build grid graph
[06/26 03:00:39    124s] (I)       build grid graph start
[06/26 03:00:39    124s] [NR-eGR] li1 has no routable track
[06/26 03:00:39    124s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:39    124s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:39    124s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:39    124s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:39    124s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:39    124s] (I)       build grid graph end
[06/26 03:00:39    124s] (I)       merge level 0
[06/26 03:00:39    124s] (I)       numViaLayers=6
[06/26 03:00:39    124s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:39    124s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:39    124s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:39    124s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:39    124s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:39    124s] (I)       end build via table
[06/26 03:00:39    124s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:00:39    124s] 
[06/26 03:00:39    124s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:39    124s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:39    124s] (I)       readDataFromPlaceDB
[06/26 03:00:39    124s] (I)       Read net information..
[06/26 03:00:39    124s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:39    124s] (I)       Read testcase time = 0.002 seconds
[06/26 03:00:39    124s] 
[06/26 03:00:39    124s] (I)       read default dcut vias
[06/26 03:00:39    124s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:39    124s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:39    124s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:39    124s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:39    124s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:39    124s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:39    124s] (I)       build grid graph start
[06/26 03:00:39    124s] (I)       build grid graph end
[06/26 03:00:39    124s] (I)       Model blockage into capacity
[06/26 03:00:39    124s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:39    124s] (I)       Modeling time = 0.064 seconds
[06/26 03:00:39    124s] 
[06/26 03:00:39    124s] (I)       Number of ignored nets = 0
[06/26 03:00:39    124s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:39    124s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:39    124s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:39    124s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:39    124s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:39    124s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1961.6 MB
[06/26 03:00:39    124s] (I)       Ndr track 0 does not exist
[06/26 03:00:39    124s] (I)       Layer1  viaCost=200.00
[06/26 03:00:39    124s] (I)       Layer2  viaCost=200.00
[06/26 03:00:39    124s] (I)       Layer3  viaCost=300.00
[06/26 03:00:39    124s] (I)       Layer4  viaCost=200.00
[06/26 03:00:39    124s] (I)       Layer5  viaCost=200.00
[06/26 03:00:39    124s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:39    124s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:39    124s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:39    124s] (I)       Site width          :   460  (dbu)
[06/26 03:00:39    124s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:39    124s] (I)       GCell width         :  8160  (dbu)
[06/26 03:00:39    124s] (I)       GCell height        :  8160  (dbu)
[06/26 03:00:39    124s] (I)       Grid                :   221   221     6
[06/26 03:00:39    124s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:39    124s] (I)       Vertical capacity   :     0     0  8160     0  8160     0
[06/26 03:00:39    124s] (I)       Horizontal capacity :     0  8160     0  8160     0  8160
[06/26 03:00:39    124s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:39    124s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:39    124s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:39    124s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:39    124s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:39    124s] (I)       Num tracks per GCell: 24.00 24.00 17.74 13.38 11.83  2.23
[06/26 03:00:39    124s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:39    124s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:39    124s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:39    124s] (I)       --------------------------------------------------------
[06/26 03:00:39    124s] 
[06/26 03:00:39    124s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:39    124s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:39    124s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:39    124s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:39    124s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:39    124s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:39    124s] [NR-eGR] ========================================
[06/26 03:00:39    124s] [NR-eGR] 
[06/26 03:00:39    124s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:39    124s] (I)       blocked tracks on layer2 : = 615378 / 1169974 (52.60%)
[06/26 03:00:39    124s] (I)       blocked tracks on layer3 : = 296054 / 864773 (34.23%)
[06/26 03:00:39    124s] (I)       blocked tracks on layer4 : = 246155 / 651950 (37.76%)
[06/26 03:00:39    124s] (I)       blocked tracks on layer5 : = 91494 / 576368 (15.87%)
[06/26 03:00:39    124s] (I)       blocked tracks on layer6 : = 65195 / 108511 (60.08%)
[06/26 03:00:39    124s] (I)       After initializing earlyGlobalRoute syMemory usage = 1961.6 MB
[06/26 03:00:39    124s] (I)       Loading and dumping file time : 0.25 seconds
[06/26 03:00:39    124s] (I)       ============= Initialization =============
[06/26 03:00:39    124s] (I)       numLocalWires=9785  numGlobalNetBranches=3550  numLocalNetBranches=1353
[06/26 03:00:39    124s] (I)       totalPins=32829  totalGlobalPin=26649 (81.18%)
[06/26 03:00:39    124s] (I)       total 2D Cap : 2087889 = (1031489 H, 1056400 V)
[06/26 03:00:39    124s] (I)       ============  Phase 1a Route ============
[06/26 03:00:39    124s] (I)       Phase 1a runs 0.02 seconds
[06/26 03:00:39    124s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=25
[06/26 03:00:39    124s] (I)       Usage: 134223 = (64962 H, 69261 V) = (6.30% H, 6.56% V) = (5.301e+05um H, 5.652e+05um V)
[06/26 03:00:39    124s] (I)       
[06/26 03:00:39    124s] (I)       ============  Phase 1b Route ============
[06/26 03:00:39    124s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:00:39    124s] (I)       Usage: 134252 = (64970 H, 69282 V) = (6.30% H, 6.56% V) = (5.302e+05um H, 5.653e+05um V)
[06/26 03:00:39    124s] (I)       
[06/26 03:00:39    124s] (I)       earlyGlobalRoute overflow: 0.59% H + 0.70% V
[06/26 03:00:39    124s] 
[06/26 03:00:39    124s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.42% V
[06/26 03:00:39    124s] Finished Early Global Route rough congestion estimation: mem = 1961.6M
[06/26 03:00:39    124s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/26 03:00:39    124s] OPERPROF: Starting CDPad at level 1, MEM:1961.6M
[06/26 03:00:41    125s] CDPadU 0.123 -> 0.123
[06/26 03:00:41    125s] OPERPROF: Finished CDPad at level 1, CPU:1.227, REAL:1.236, MEM:1961.6M
[06/26 03:00:42    126s] AB param 19.2% (1666/8696).
[06/26 03:00:42    126s] Global placement CDP is working on the selected area.
[06/26 03:00:43    128s] Starting Early Global Route rough congestion estimation: mem = 1958.3M
[06/26 03:00:43    128s] (I)       Reading DB...
[06/26 03:00:43    128s] (I)       Read data from FE... (mem=1958.3M)
[06/26 03:00:43    128s] (I)       Read nodes and places... (mem=1958.3M)
[06/26 03:00:43    128s] (I)       Done Read nodes and places (cpu=0.075s, mem=1958.3M)
[06/26 03:00:43    128s] (I)       Read nets... (mem=1958.3M)
[06/26 03:00:43    128s] (I)       Done Read nets (cpu=0.024s, mem=1958.3M)
[06/26 03:00:43    128s] (I)       Done Read data from FE (cpu=0.100s, mem=1958.3M)
[06/26 03:00:43    128s] (I)       before initializing RouteDB syMemory usage = 1958.3 MB
[06/26 03:00:43    128s] (I)       congestionReportName   : 
[06/26 03:00:43    128s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:43    128s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:43    128s] (I)       doTrackAssignment      : 1
[06/26 03:00:43    128s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:43    128s] (I)       numThreads             : 4
[06/26 03:00:43    128s] (I)       bufferingAwareRouting  : false
[06/26 03:00:43    128s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:43    128s] (I)       honorPin               : false
[06/26 03:00:43    128s] (I)       honorPinGuide          : true
[06/26 03:00:43    128s] (I)       honorPartition         : false
[06/26 03:00:43    128s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:43    128s] (I)       allowPartitionCrossover: false
[06/26 03:00:43    128s] (I)       honorSingleEntry       : true
[06/26 03:00:43    128s] (I)       honorSingleEntryStrong : true
[06/26 03:00:43    128s] (I)       handleViaSpacingRule   : false
[06/26 03:00:43    128s] (I)       handleEolSpacingRule   : false
[06/26 03:00:43    128s] (I)       PDConstraint           : none
[06/26 03:00:43    128s] (I)       expBetterNDRHandling   : false
[06/26 03:00:43    128s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:43    128s] (I)       routingEffortLevel     : 3
[06/26 03:00:43    128s] (I)       effortLevel            : standard
[06/26 03:00:43    128s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:43    128s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:43    128s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:43    128s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:43    128s] (I)       numRowsPerGCell        : 3
[06/26 03:00:43    128s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:43    128s] (I)       multiThreadingTA       : 1
[06/26 03:00:43    128s] (I)       optimizationMode       : false
[06/26 03:00:43    128s] (I)       routeSecondPG          : false
[06/26 03:00:43    128s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:43    128s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:43    128s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:43    128s] (I)       scenicBound            : 1.15
[06/26 03:00:43    128s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:43    128s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:43    128s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:43    128s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:43    128s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:43    128s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:43    128s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:43    128s] (I)       localRouteEffort       : 1.00
[06/26 03:00:43    128s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:43    128s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:43    128s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:43    128s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:43    128s] (I)       routeVias              : 
[06/26 03:00:43    128s] (I)       readTROption           : true
[06/26 03:00:43    128s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:43    128s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:43    128s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:43    128s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:43    128s] (I)       extraDemandForClocks   : 0
[06/26 03:00:43    128s] (I)       steinerRemoveLayers    : false
[06/26 03:00:43    128s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:43    128s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:43    128s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:43    128s] (I)       spanningTreeRefinement : false
[06/26 03:00:43    128s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:43    128s] (I)       starting read tracks
[06/26 03:00:43    128s] (I)       build grid graph
[06/26 03:00:43    128s] (I)       build grid graph start
[06/26 03:00:43    128s] [NR-eGR] li1 has no routable track
[06/26 03:00:43    128s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:43    128s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:43    128s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:43    128s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:43    128s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:43    128s] (I)       build grid graph end
[06/26 03:00:43    128s] (I)       merge level 0
[06/26 03:00:43    128s] (I)       numViaLayers=6
[06/26 03:00:43    128s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:43    128s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:43    128s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:43    128s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:43    128s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:43    128s] (I)       end build via table
[06/26 03:00:43    128s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:00:43    128s] 
[06/26 03:00:43    128s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:43    128s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:44    128s] (I)       readDataFromPlaceDB
[06/26 03:00:44    128s] (I)       Read net information..
[06/26 03:00:44    128s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:44    128s] (I)       Read testcase time = 0.003 seconds
[06/26 03:00:44    128s] 
[06/26 03:00:44    128s] (I)       read default dcut vias
[06/26 03:00:44    128s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:44    128s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:44    128s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:44    128s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:44    128s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:44    128s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:44    128s] (I)       build grid graph start
[06/26 03:00:44    128s] (I)       build grid graph end
[06/26 03:00:44    128s] (I)       Model blockage into capacity
[06/26 03:00:44    128s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:44    129s] (I)       Modeling time = 0.064 seconds
[06/26 03:00:44    129s] 
[06/26 03:00:44    129s] (I)       Number of ignored nets = 0
[06/26 03:00:44    129s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:44    129s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:44    129s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:44    129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:44    129s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:44    129s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1958.3 MB
[06/26 03:00:44    129s] (I)       Ndr track 0 does not exist
[06/26 03:00:44    129s] (I)       Layer1  viaCost=200.00
[06/26 03:00:44    129s] (I)       Layer2  viaCost=200.00
[06/26 03:00:44    129s] (I)       Layer3  viaCost=300.00
[06/26 03:00:44    129s] (I)       Layer4  viaCost=200.00
[06/26 03:00:44    129s] (I)       Layer5  viaCost=200.00
[06/26 03:00:44    129s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:44    129s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:44    129s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:44    129s] (I)       Site width          :   460  (dbu)
[06/26 03:00:44    129s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:44    129s] (I)       GCell width         :  8160  (dbu)
[06/26 03:00:44    129s] (I)       GCell height        :  8160  (dbu)
[06/26 03:00:44    129s] (I)       Grid                :   221   221     6
[06/26 03:00:44    129s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:44    129s] (I)       Vertical capacity   :     0     0  8160     0  8160     0
[06/26 03:00:44    129s] (I)       Horizontal capacity :     0  8160     0  8160     0  8160
[06/26 03:00:44    129s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:44    129s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:44    129s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:44    129s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:44    129s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:44    129s] (I)       Num tracks per GCell: 24.00 24.00 17.74 13.38 11.83  2.23
[06/26 03:00:44    129s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:44    129s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:44    129s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:44    129s] (I)       --------------------------------------------------------
[06/26 03:00:44    129s] 
[06/26 03:00:44    129s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:44    129s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:44    129s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:44    129s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:44    129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:44    129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:44    129s] [NR-eGR] ========================================
[06/26 03:00:44    129s] [NR-eGR] 
[06/26 03:00:44    129s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:44    129s] (I)       blocked tracks on layer2 : = 615912 / 1169974 (52.64%)
[06/26 03:00:44    129s] (I)       blocked tracks on layer3 : = 296054 / 864773 (34.23%)
[06/26 03:00:44    129s] (I)       blocked tracks on layer4 : = 246155 / 651950 (37.76%)
[06/26 03:00:44    129s] (I)       blocked tracks on layer5 : = 91494 / 576368 (15.87%)
[06/26 03:00:44    129s] (I)       blocked tracks on layer6 : = 65195 / 108511 (60.08%)
[06/26 03:00:44    129s] (I)       After initializing earlyGlobalRoute syMemory usage = 1958.3 MB
[06/26 03:00:44    129s] (I)       Loading and dumping file time : 0.25 seconds
[06/26 03:00:44    129s] (I)       ============= Initialization =============
[06/26 03:00:44    129s] (I)       numLocalWires=9815  numGlobalNetBranches=3552  numLocalNetBranches=1365
[06/26 03:00:44    129s] (I)       totalPins=32829  totalGlobalPin=26623 (81.10%)
[06/26 03:00:44    129s] (I)       total 2D Cap : 2087684 = (1031284 H, 1056400 V)
[06/26 03:00:44    129s] (I)       ============  Phase 1a Route ============
[06/26 03:00:44    129s] (I)       Phase 1a runs 0.02 seconds
[06/26 03:00:44    129s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=25
[06/26 03:00:44    129s] (I)       Usage: 134294 = (64997 H, 69297 V) = (6.30% H, 6.56% V) = (5.304e+05um H, 5.655e+05um V)
[06/26 03:00:44    129s] (I)       
[06/26 03:00:44    129s] (I)       ============  Phase 1b Route ============
[06/26 03:00:44    129s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:00:44    129s] (I)       Usage: 134257 = (64997 H, 69260 V) = (6.30% H, 6.56% V) = (5.304e+05um H, 5.652e+05um V)
[06/26 03:00:44    129s] (I)       
[06/26 03:00:44    129s] (I)       earlyGlobalRoute overflow: 0.54% H + 0.33% V
[06/26 03:00:44    129s] 
[06/26 03:00:44    129s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.42% H + 0.24% V
[06/26 03:00:44    129s] Finished Early Global Route rough congestion estimation: mem = 1958.3M
[06/26 03:00:44    129s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/26 03:00:44    129s] OPERPROF: Starting CDPad at level 1, MEM:1958.3M
[06/26 03:00:45    130s] CDPadU 0.123 -> 0.123
[06/26 03:00:45    130s] OPERPROF: Finished CDPad at level 1, CPU:1.390, REAL:1.397, MEM:1958.3M
[06/26 03:00:46    131s] AB param 40.6% (3531/8696).
[06/26 03:00:46    131s] Global placement CDP is working on the selected area.
[06/26 03:00:48    134s] Iteration 15: Total net bbox = 9.914e+05 (4.80e+05 5.11e+05)
[06/26 03:00:48    134s]               Est.  stn bbox = 1.133e+06 (5.52e+05 5.80e+05)
[06/26 03:00:48    134s]               cpu = 0:00:18.5 real = 0:00:16.0 mem = 1958.3M
[06/26 03:00:48    134s] Iteration 16: Total net bbox = 9.914e+05 (4.80e+05 5.11e+05)
[06/26 03:00:48    134s]               Est.  stn bbox = 1.133e+06 (5.52e+05 5.80e+05)
[06/26 03:00:48    134s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1958.3M
[06/26 03:00:51    138s] Starting Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:00:51    138s] (I)       Reading DB...
[06/26 03:00:51    138s] (I)       Read data from FE... (mem=2022.3M)
[06/26 03:00:51    138s] (I)       Read nodes and places... (mem=2022.3M)
[06/26 03:00:51    138s] (I)       Done Read nodes and places (cpu=0.080s, mem=2022.3M)
[06/26 03:00:51    138s] (I)       Read nets... (mem=2022.3M)
[06/26 03:00:51    138s] (I)       Done Read nets (cpu=0.024s, mem=2022.3M)
[06/26 03:00:51    138s] (I)       Done Read data from FE (cpu=0.104s, mem=2022.3M)
[06/26 03:00:51    138s] (I)       before initializing RouteDB syMemory usage = 2022.3 MB
[06/26 03:00:51    138s] (I)       congestionReportName   : 
[06/26 03:00:51    138s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:51    138s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:51    138s] (I)       doTrackAssignment      : 1
[06/26 03:00:51    138s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:51    138s] (I)       numThreads             : 4
[06/26 03:00:51    138s] (I)       bufferingAwareRouting  : false
[06/26 03:00:51    138s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:51    138s] (I)       honorPin               : false
[06/26 03:00:51    138s] (I)       honorPinGuide          : true
[06/26 03:00:51    138s] (I)       honorPartition         : false
[06/26 03:00:51    138s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:51    138s] (I)       allowPartitionCrossover: false
[06/26 03:00:51    138s] (I)       honorSingleEntry       : true
[06/26 03:00:51    138s] (I)       honorSingleEntryStrong : true
[06/26 03:00:51    138s] (I)       handleViaSpacingRule   : false
[06/26 03:00:51    138s] (I)       handleEolSpacingRule   : false
[06/26 03:00:51    138s] (I)       PDConstraint           : none
[06/26 03:00:51    138s] (I)       expBetterNDRHandling   : false
[06/26 03:00:51    138s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:51    138s] (I)       routingEffortLevel     : 3
[06/26 03:00:51    138s] (I)       effortLevel            : standard
[06/26 03:00:51    138s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:51    138s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:51    138s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:51    138s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:51    138s] (I)       numRowsPerGCell        : 2
[06/26 03:00:51    138s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:51    138s] (I)       multiThreadingTA       : 1
[06/26 03:00:51    138s] (I)       optimizationMode       : false
[06/26 03:00:51    138s] (I)       routeSecondPG          : false
[06/26 03:00:51    138s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:51    138s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:51    138s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:51    138s] (I)       scenicBound            : 1.15
[06/26 03:00:51    138s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:51    138s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:51    138s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:51    138s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:51    138s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:51    138s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:51    138s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:51    138s] (I)       localRouteEffort       : 1.00
[06/26 03:00:51    138s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:51    138s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:51    138s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:51    138s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:51    138s] (I)       routeVias              : 
[06/26 03:00:51    138s] (I)       readTROption           : true
[06/26 03:00:51    138s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:51    138s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:51    138s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:51    138s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:51    138s] (I)       extraDemandForClocks   : 0
[06/26 03:00:51    138s] (I)       steinerRemoveLayers    : false
[06/26 03:00:51    138s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:51    138s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:51    138s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:51    138s] (I)       spanningTreeRefinement : false
[06/26 03:00:51    138s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:51    138s] (I)       starting read tracks
[06/26 03:00:51    138s] (I)       build grid graph
[06/26 03:00:51    138s] (I)       build grid graph start
[06/26 03:00:51    138s] [NR-eGR] li1 has no routable track
[06/26 03:00:51    138s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:51    138s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:51    138s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:51    138s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:51    138s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:51    138s] (I)       build grid graph end
[06/26 03:00:51    138s] (I)       merge level 0
[06/26 03:00:51    138s] (I)       numViaLayers=6
[06/26 03:00:51    138s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:51    138s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:51    138s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:51    138s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:51    138s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:51    138s] (I)       end build via table
[06/26 03:00:51    138s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:00:51    138s] 
[06/26 03:00:51    138s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:51    138s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:51    138s] (I)       readDataFromPlaceDB
[06/26 03:00:51    138s] (I)       Read net information..
[06/26 03:00:51    138s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:51    138s] (I)       Read testcase time = 0.004 seconds
[06/26 03:00:51    138s] 
[06/26 03:00:51    138s] (I)       read default dcut vias
[06/26 03:00:51    138s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:51    138s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:51    138s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:51    138s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:51    138s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:51    138s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:51    138s] (I)       build grid graph start
[06/26 03:00:51    138s] (I)       build grid graph end
[06/26 03:00:51    138s] (I)       Model blockage into capacity
[06/26 03:00:51    138s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:51    138s] (I)       Modeling time = 0.083 seconds
[06/26 03:00:51    138s] 
[06/26 03:00:51    138s] (I)       Number of ignored nets = 0
[06/26 03:00:51    138s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:51    138s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:51    138s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:51    138s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:51    138s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:51    138s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:00:51    138s] (I)       Ndr track 0 does not exist
[06/26 03:00:51    138s] (I)       Layer1  viaCost=200.00
[06/26 03:00:51    138s] (I)       Layer2  viaCost=200.00
[06/26 03:00:51    138s] (I)       Layer3  viaCost=300.00
[06/26 03:00:51    138s] (I)       Layer4  viaCost=200.00
[06/26 03:00:51    138s] (I)       Layer5  viaCost=200.00
[06/26 03:00:51    138s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:51    138s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:51    138s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:51    138s] (I)       Site width          :   460  (dbu)
[06/26 03:00:51    138s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:51    138s] (I)       GCell width         :  5440  (dbu)
[06/26 03:00:51    138s] (I)       GCell height        :  5440  (dbu)
[06/26 03:00:51    138s] (I)       Grid                :   331   331     6
[06/26 03:00:51    138s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:51    138s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[06/26 03:00:51    138s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[06/26 03:00:51    138s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:51    138s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:51    138s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:51    138s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:51    138s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:51    138s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[06/26 03:00:51    138s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:51    138s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:51    138s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:51    138s] (I)       --------------------------------------------------------
[06/26 03:00:51    138s] 
[06/26 03:00:51    138s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:51    138s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:51    138s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:51    138s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:51    138s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:51    138s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:51    138s] [NR-eGR] ========================================
[06/26 03:00:51    138s] [NR-eGR] 
[06/26 03:00:51    138s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:51    138s] (I)       blocked tracks on layer2 : = 913498 / 1752314 (52.13%)
[06/26 03:00:51    138s] (I)       blocked tracks on layer3 : = 442467 / 1295203 (34.16%)
[06/26 03:00:51    138s] (I)       blocked tracks on layer4 : = 364136 / 976450 (37.29%)
[06/26 03:00:51    138s] (I)       blocked tracks on layer5 : = 137034 / 863248 (15.87%)
[06/26 03:00:51    138s] (I)       blocked tracks on layer6 : = 97645 / 162521 (60.08%)
[06/26 03:00:51    138s] (I)       After initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:00:51    138s] (I)       Loading and dumping file time : 0.28 seconds
[06/26 03:00:51    138s] (I)       ============= Initialization =============
[06/26 03:00:51    138s] (I)       numLocalWires=3821  numGlobalNetBranches=1413  numLocalNetBranches=506
[06/26 03:00:51    138s] (I)       totalPins=32829  totalGlobalPin=30406 (92.62%)
[06/26 03:00:51    138s] (I)       total 2D Cap : 3124188 = (1542734 H, 1581454 V)
[06/26 03:00:51    138s] (I)       ============  Phase 1a Route ============
[06/26 03:00:51    139s] (I)       Phase 1a runs 0.03 seconds
[06/26 03:00:51    139s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=35
[06/26 03:00:51    139s] (I)       Usage: 204334 = (98676 H, 105658 V) = (6.40% H, 6.68% V) = (5.368e+05um H, 5.748e+05um V)
[06/26 03:00:51    139s] (I)       
[06/26 03:00:51    139s] (I)       ============  Phase 1b Route ============
[06/26 03:00:51    139s] (I)       Phase 1b runs 0.07 seconds
[06/26 03:00:51    139s] (I)       Usage: 204471 = (98709 H, 105762 V) = (6.40% H, 6.69% V) = (5.370e+05um H, 5.753e+05um V)
[06/26 03:00:51    139s] (I)       
[06/26 03:00:51    139s] (I)       earlyGlobalRoute overflow: 1.22% H + 0.64% V
[06/26 03:00:51    139s] 
[06/26 03:00:51    139s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.79% H + 0.36% V
[06/26 03:00:51    139s] Finished Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:00:51    139s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/26 03:00:51    139s] OPERPROF: Starting CDPad at level 1, MEM:2022.3M
[06/26 03:00:53    141s] CDPadU 0.123 -> 0.123
[06/26 03:00:53    141s] OPERPROF: Finished CDPad at level 1, CPU:2.278, REAL:2.260, MEM:2022.3M
[06/26 03:00:55    142s] AB param 40.4% (3509/8696).
[06/26 03:00:55    142s] Global placement CDP is working on the selected area.
[06/26 03:00:57    145s] Starting Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:00:57    145s] (I)       Reading DB...
[06/26 03:00:57    145s] (I)       Read data from FE... (mem=2022.3M)
[06/26 03:00:57    145s] (I)       Read nodes and places... (mem=2022.3M)
[06/26 03:00:57    145s] (I)       Done Read nodes and places (cpu=0.074s, mem=2022.3M)
[06/26 03:00:57    145s] (I)       Read nets... (mem=2022.3M)
[06/26 03:00:57    145s] (I)       Done Read nets (cpu=0.023s, mem=2022.3M)
[06/26 03:00:57    145s] (I)       Done Read data from FE (cpu=0.097s, mem=2022.3M)
[06/26 03:00:57    145s] (I)       before initializing RouteDB syMemory usage = 2022.3 MB
[06/26 03:00:57    145s] (I)       congestionReportName   : 
[06/26 03:00:57    145s] (I)       layerRangeFor2DCongestion : 
[06/26 03:00:57    145s] (I)       buildTerm2TermWires    : 1
[06/26 03:00:57    145s] (I)       doTrackAssignment      : 1
[06/26 03:00:57    145s] (I)       dumpBookshelfFiles     : 0
[06/26 03:00:57    145s] (I)       numThreads             : 4
[06/26 03:00:57    145s] (I)       bufferingAwareRouting  : false
[06/26 03:00:57    145s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:00:57    145s] (I)       honorPin               : false
[06/26 03:00:57    145s] (I)       honorPinGuide          : true
[06/26 03:00:57    145s] (I)       honorPartition         : false
[06/26 03:00:57    145s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:00:57    145s] (I)       allowPartitionCrossover: false
[06/26 03:00:57    145s] (I)       honorSingleEntry       : true
[06/26 03:00:57    145s] (I)       honorSingleEntryStrong : true
[06/26 03:00:57    145s] (I)       handleViaSpacingRule   : false
[06/26 03:00:57    145s] (I)       handleEolSpacingRule   : false
[06/26 03:00:57    145s] (I)       PDConstraint           : none
[06/26 03:00:57    145s] (I)       expBetterNDRHandling   : false
[06/26 03:00:57    145s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:00:57    145s] (I)       routingEffortLevel     : 3
[06/26 03:00:57    145s] (I)       effortLevel            : standard
[06/26 03:00:57    145s] [NR-eGR] minRouteLayer          : 2
[06/26 03:00:57    145s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:00:57    145s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:00:57    145s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:00:57    145s] (I)       numRowsPerGCell        : 2
[06/26 03:00:57    145s] (I)       speedUpLargeDesign     : 0
[06/26 03:00:57    145s] (I)       multiThreadingTA       : 1
[06/26 03:00:57    145s] (I)       optimizationMode       : false
[06/26 03:00:57    145s] (I)       routeSecondPG          : false
[06/26 03:00:57    145s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:00:57    145s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:00:57    145s] (I)       punchThroughDistance   : 500.00
[06/26 03:00:57    145s] (I)       scenicBound            : 1.15
[06/26 03:00:57    145s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:00:57    145s] (I)       source-to-sink ratio   : 0.00
[06/26 03:00:57    145s] (I)       targetCongestionRatioH : 1.00
[06/26 03:00:57    145s] (I)       targetCongestionRatioV : 1.00
[06/26 03:00:57    145s] (I)       layerCongestionRatio   : 0.70
[06/26 03:00:57    145s] (I)       m1CongestionRatio      : 0.10
[06/26 03:00:57    145s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:00:57    145s] (I)       localRouteEffort       : 1.00
[06/26 03:00:57    145s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:00:57    145s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:00:57    145s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:00:57    145s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:00:57    145s] (I)       routeVias              : 
[06/26 03:00:57    145s] (I)       readTROption           : true
[06/26 03:00:57    145s] (I)       extraSpacingFactor     : 1.00
[06/26 03:00:57    145s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:00:57    145s] (I)       routeSelectedNetsOnly  : false
[06/26 03:00:57    145s] (I)       clkNetUseMaxDemand     : false
[06/26 03:00:57    145s] (I)       extraDemandForClocks   : 0
[06/26 03:00:57    145s] (I)       steinerRemoveLayers    : false
[06/26 03:00:57    145s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:00:57    145s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:00:57    145s] (I)       similarTopologyRoutingFast : false
[06/26 03:00:57    145s] (I)       spanningTreeRefinement : false
[06/26 03:00:57    145s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:00:57    145s] (I)       starting read tracks
[06/26 03:00:57    145s] (I)       build grid graph
[06/26 03:00:57    145s] (I)       build grid graph start
[06/26 03:00:57    145s] [NR-eGR] li1 has no routable track
[06/26 03:00:57    145s] [NR-eGR] met1 has single uniform track structure
[06/26 03:00:57    145s] [NR-eGR] met2 has single uniform track structure
[06/26 03:00:57    145s] [NR-eGR] met3 has single uniform track structure
[06/26 03:00:57    145s] [NR-eGR] met4 has single uniform track structure
[06/26 03:00:57    145s] [NR-eGR] met5 has single uniform track structure
[06/26 03:00:57    145s] (I)       build grid graph end
[06/26 03:00:57    145s] (I)       merge level 0
[06/26 03:00:57    145s] (I)       numViaLayers=6
[06/26 03:00:57    145s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:57    145s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:00:57    145s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:00:57    145s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:57    145s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:57    145s] (I)       end build via table
[06/26 03:00:57    145s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:00:57    145s] 
[06/26 03:00:57    145s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:00:57    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:00:57    145s] (I)       readDataFromPlaceDB
[06/26 03:00:57    145s] (I)       Read net information..
[06/26 03:00:57    145s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:00:57    145s] (I)       Read testcase time = 0.003 seconds
[06/26 03:00:57    145s] 
[06/26 03:00:57    145s] (I)       read default dcut vias
[06/26 03:00:57    145s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:00:57    145s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:00:57    145s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:00:57    145s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:00:57    145s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:00:57    145s] (I)       early_global_route_priority property id does not exist.
[06/26 03:00:57    145s] (I)       build grid graph start
[06/26 03:00:57    145s] (I)       build grid graph end
[06/26 03:00:57    145s] (I)       Model blockage into capacity
[06/26 03:00:57    145s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:00:57    145s] (I)       Modeling time = 0.083 seconds
[06/26 03:00:57    145s] 
[06/26 03:00:57    145s] (I)       Number of ignored nets = 0
[06/26 03:00:57    145s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:00:57    145s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:00:57    145s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:00:57    145s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:00:57    145s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:00:57    145s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:00:57    145s] (I)       Ndr track 0 does not exist
[06/26 03:00:57    145s] (I)       Layer1  viaCost=200.00
[06/26 03:00:57    145s] (I)       Layer2  viaCost=200.00
[06/26 03:00:57    145s] (I)       Layer3  viaCost=300.00
[06/26 03:00:57    145s] (I)       Layer4  viaCost=200.00
[06/26 03:00:57    145s] (I)       Layer5  viaCost=200.00
[06/26 03:00:57    145s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:00:57    145s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:00:57    145s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:00:57    145s] (I)       Site width          :   460  (dbu)
[06/26 03:00:57    145s] (I)       Row height          :  2720  (dbu)
[06/26 03:00:57    145s] (I)       GCell width         :  5440  (dbu)
[06/26 03:00:57    145s] (I)       GCell height        :  5440  (dbu)
[06/26 03:00:57    145s] (I)       Grid                :   331   331     6
[06/26 03:00:57    145s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:00:57    145s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[06/26 03:00:57    145s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[06/26 03:00:57    145s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:00:57    145s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:00:57    145s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:00:57    145s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:00:57    145s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:00:57    145s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[06/26 03:00:57    145s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:00:57    145s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:00:57    145s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:00:57    145s] (I)       --------------------------------------------------------
[06/26 03:00:57    145s] 
[06/26 03:00:57    145s] [NR-eGR] ============ Routing rule table ============
[06/26 03:00:57    145s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:00:57    145s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:00:57    145s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:00:57    145s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:57    145s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:00:57    145s] [NR-eGR] ========================================
[06/26 03:00:57    145s] [NR-eGR] 
[06/26 03:00:57    145s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:00:57    145s] (I)       blocked tracks on layer2 : = 913376 / 1752314 (52.12%)
[06/26 03:00:57    145s] (I)       blocked tracks on layer3 : = 442467 / 1295203 (34.16%)
[06/26 03:00:57    145s] (I)       blocked tracks on layer4 : = 364136 / 976450 (37.29%)
[06/26 03:00:57    145s] (I)       blocked tracks on layer5 : = 137034 / 863248 (15.87%)
[06/26 03:00:57    145s] (I)       blocked tracks on layer6 : = 97645 / 162521 (60.08%)
[06/26 03:00:57    145s] (I)       After initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:00:57    145s] (I)       Loading and dumping file time : 0.27 seconds
[06/26 03:00:57    145s] (I)       ============= Initialization =============
[06/26 03:00:57    145s] (I)       numLocalWires=3739  numGlobalNetBranches=1380  numLocalNetBranches=498
[06/26 03:00:57    145s] (I)       totalPins=32829  totalGlobalPin=30456 (92.77%)
[06/26 03:00:57    145s] (I)       total 2D Cap : 3124247 = (1542793 H, 1581454 V)
[06/26 03:00:57    145s] (I)       ============  Phase 1a Route ============
[06/26 03:00:57    145s] (I)       Phase 1a runs 0.03 seconds
[06/26 03:00:57    145s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=35
[06/26 03:00:57    145s] (I)       Usage: 204656 = (98716 H, 105940 V) = (6.40% H, 6.70% V) = (5.370e+05um H, 5.763e+05um V)
[06/26 03:00:57    145s] (I)       
[06/26 03:00:57    145s] (I)       ============  Phase 1b Route ============
[06/26 03:00:57    145s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:00:57    145s] (I)       Usage: 204773 = (98743 H, 106030 V) = (6.40% H, 6.70% V) = (5.372e+05um H, 5.768e+05um V)
[06/26 03:00:57    145s] (I)       
[06/26 03:00:57    145s] (I)       earlyGlobalRoute overflow: 1.19% H + 0.63% V
[06/26 03:00:57    145s] 
[06/26 03:00:57    145s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.77% H + 0.36% V
[06/26 03:00:57    145s] Finished Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:00:57    145s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/26 03:00:57    145s] OPERPROF: Starting CDPad at level 1, MEM:2022.3M
[06/26 03:00:59    148s] CDPadU 0.123 -> 0.124
[06/26 03:00:59    148s] OPERPROF: Finished CDPad at level 1, CPU:2.248, REAL:2.261, MEM:2022.3M
[06/26 03:01:01    149s] AB param 47.7% (4147/8696).
[06/26 03:01:01    149s] Global placement CDP is working on the selected area.
[06/26 03:01:03    151s] Starting Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:01:03    151s] (I)       Reading DB...
[06/26 03:01:03    151s] (I)       Read data from FE... (mem=2022.3M)
[06/26 03:01:03    151s] (I)       Read nodes and places... (mem=2022.3M)
[06/26 03:01:03    151s] (I)       Done Read nodes and places (cpu=0.076s, mem=2022.3M)
[06/26 03:01:03    151s] (I)       Read nets... (mem=2022.3M)
[06/26 03:01:03    152s] (I)       Done Read nets (cpu=0.023s, mem=2022.3M)
[06/26 03:01:03    152s] (I)       Done Read data from FE (cpu=0.099s, mem=2022.3M)
[06/26 03:01:03    152s] (I)       before initializing RouteDB syMemory usage = 2022.3 MB
[06/26 03:01:03    152s] (I)       congestionReportName   : 
[06/26 03:01:03    152s] (I)       layerRangeFor2DCongestion : 
[06/26 03:01:03    152s] (I)       buildTerm2TermWires    : 1
[06/26 03:01:03    152s] (I)       doTrackAssignment      : 1
[06/26 03:01:03    152s] (I)       dumpBookshelfFiles     : 0
[06/26 03:01:03    152s] (I)       numThreads             : 4
[06/26 03:01:03    152s] (I)       bufferingAwareRouting  : false
[06/26 03:01:03    152s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:01:03    152s] (I)       honorPin               : false
[06/26 03:01:03    152s] (I)       honorPinGuide          : true
[06/26 03:01:03    152s] (I)       honorPartition         : false
[06/26 03:01:03    152s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:01:03    152s] (I)       allowPartitionCrossover: false
[06/26 03:01:03    152s] (I)       honorSingleEntry       : true
[06/26 03:01:03    152s] (I)       honorSingleEntryStrong : true
[06/26 03:01:03    152s] (I)       handleViaSpacingRule   : false
[06/26 03:01:03    152s] (I)       handleEolSpacingRule   : false
[06/26 03:01:03    152s] (I)       PDConstraint           : none
[06/26 03:01:03    152s] (I)       expBetterNDRHandling   : false
[06/26 03:01:03    152s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:01:03    152s] (I)       routingEffortLevel     : 3
[06/26 03:01:03    152s] (I)       effortLevel            : standard
[06/26 03:01:03    152s] [NR-eGR] minRouteLayer          : 2
[06/26 03:01:03    152s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:01:03    152s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:01:03    152s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:01:03    152s] (I)       numRowsPerGCell        : 2
[06/26 03:01:03    152s] (I)       speedUpLargeDesign     : 0
[06/26 03:01:03    152s] (I)       multiThreadingTA       : 1
[06/26 03:01:03    152s] (I)       optimizationMode       : false
[06/26 03:01:03    152s] (I)       routeSecondPG          : false
[06/26 03:01:03    152s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:01:03    152s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:01:03    152s] (I)       punchThroughDistance   : 500.00
[06/26 03:01:03    152s] (I)       scenicBound            : 1.15
[06/26 03:01:03    152s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:01:03    152s] (I)       source-to-sink ratio   : 0.00
[06/26 03:01:03    152s] (I)       targetCongestionRatioH : 1.00
[06/26 03:01:03    152s] (I)       targetCongestionRatioV : 1.00
[06/26 03:01:03    152s] (I)       layerCongestionRatio   : 0.70
[06/26 03:01:03    152s] (I)       m1CongestionRatio      : 0.10
[06/26 03:01:03    152s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:01:03    152s] (I)       localRouteEffort       : 1.00
[06/26 03:01:03    152s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:01:03    152s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:01:03    152s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:01:03    152s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:01:03    152s] (I)       routeVias              : 
[06/26 03:01:03    152s] (I)       readTROption           : true
[06/26 03:01:03    152s] (I)       extraSpacingFactor     : 1.00
[06/26 03:01:03    152s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:01:03    152s] (I)       routeSelectedNetsOnly  : false
[06/26 03:01:03    152s] (I)       clkNetUseMaxDemand     : false
[06/26 03:01:03    152s] (I)       extraDemandForClocks   : 0
[06/26 03:01:03    152s] (I)       steinerRemoveLayers    : false
[06/26 03:01:03    152s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:01:03    152s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:01:03    152s] (I)       similarTopologyRoutingFast : false
[06/26 03:01:03    152s] (I)       spanningTreeRefinement : false
[06/26 03:01:03    152s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:01:03    152s] (I)       starting read tracks
[06/26 03:01:03    152s] (I)       build grid graph
[06/26 03:01:03    152s] (I)       build grid graph start
[06/26 03:01:03    152s] [NR-eGR] li1 has no routable track
[06/26 03:01:03    152s] [NR-eGR] met1 has single uniform track structure
[06/26 03:01:03    152s] [NR-eGR] met2 has single uniform track structure
[06/26 03:01:03    152s] [NR-eGR] met3 has single uniform track structure
[06/26 03:01:03    152s] [NR-eGR] met4 has single uniform track structure
[06/26 03:01:03    152s] [NR-eGR] met5 has single uniform track structure
[06/26 03:01:03    152s] (I)       build grid graph end
[06/26 03:01:03    152s] (I)       merge level 0
[06/26 03:01:03    152s] (I)       numViaLayers=6
[06/26 03:01:03    152s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:03    152s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:01:03    152s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:01:03    152s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:03    152s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:03    152s] (I)       end build via table
[06/26 03:01:03    152s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:01:03    152s] 
[06/26 03:01:03    152s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:01:03    152s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:01:03    152s] (I)       readDataFromPlaceDB
[06/26 03:01:03    152s] (I)       Read net information..
[06/26 03:01:03    152s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:01:03    152s] (I)       Read testcase time = 0.002 seconds
[06/26 03:01:03    152s] 
[06/26 03:01:03    152s] (I)       read default dcut vias
[06/26 03:01:03    152s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:03    152s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:01:03    152s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:01:03    152s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:03    152s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:03    152s] (I)       early_global_route_priority property id does not exist.
[06/26 03:01:03    152s] (I)       build grid graph start
[06/26 03:01:03    152s] (I)       build grid graph end
[06/26 03:01:03    152s] (I)       Model blockage into capacity
[06/26 03:01:03    152s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:01:03    152s] (I)       Modeling time = 0.084 seconds
[06/26 03:01:03    152s] 
[06/26 03:01:03    152s] (I)       Number of ignored nets = 0
[06/26 03:01:03    152s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:01:03    152s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:01:03    152s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:01:03    152s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:01:03    152s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:01:03    152s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:01:03    152s] (I)       Ndr track 0 does not exist
[06/26 03:01:03    152s] (I)       Layer1  viaCost=200.00
[06/26 03:01:03    152s] (I)       Layer2  viaCost=200.00
[06/26 03:01:03    152s] (I)       Layer3  viaCost=300.00
[06/26 03:01:03    152s] (I)       Layer4  viaCost=200.00
[06/26 03:01:03    152s] (I)       Layer5  viaCost=200.00
[06/26 03:01:03    152s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:01:03    152s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:01:03    152s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:01:03    152s] (I)       Site width          :   460  (dbu)
[06/26 03:01:03    152s] (I)       Row height          :  2720  (dbu)
[06/26 03:01:03    152s] (I)       GCell width         :  5440  (dbu)
[06/26 03:01:03    152s] (I)       GCell height        :  5440  (dbu)
[06/26 03:01:03    152s] (I)       Grid                :   331   331     6
[06/26 03:01:03    152s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:01:03    152s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[06/26 03:01:03    152s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[06/26 03:01:03    152s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:01:03    152s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:01:03    152s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:01:03    152s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:01:03    152s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:01:03    152s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[06/26 03:01:03    152s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:01:03    152s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:01:03    152s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:01:03    152s] (I)       --------------------------------------------------------
[06/26 03:01:03    152s] 
[06/26 03:01:03    152s] [NR-eGR] ============ Routing rule table ============
[06/26 03:01:03    152s] [NR-eGR] Rule id: 0  Nets: 8575 
[06/26 03:01:03    152s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:01:03    152s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:01:03    152s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:01:03    152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:01:03    152s] [NR-eGR] ========================================
[06/26 03:01:03    152s] [NR-eGR] 
[06/26 03:01:03    152s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:01:03    152s] (I)       blocked tracks on layer2 : = 913875 / 1752314 (52.15%)
[06/26 03:01:03    152s] (I)       blocked tracks on layer3 : = 442467 / 1295203 (34.16%)
[06/26 03:01:03    152s] (I)       blocked tracks on layer4 : = 364136 / 976450 (37.29%)
[06/26 03:01:03    152s] (I)       blocked tracks on layer5 : = 137034 / 863248 (15.87%)
[06/26 03:01:03    152s] (I)       blocked tracks on layer6 : = 97645 / 162521 (60.08%)
[06/26 03:01:03    152s] (I)       After initializing earlyGlobalRoute syMemory usage = 2022.3 MB
[06/26 03:01:03    152s] (I)       Loading and dumping file time : 0.27 seconds
[06/26 03:01:03    152s] (I)       ============= Initialization =============
[06/26 03:01:03    152s] (I)       numLocalWires=3707  numGlobalNetBranches=1371  numLocalNetBranches=491
[06/26 03:01:03    152s] (I)       totalPins=32829  totalGlobalPin=30479 (92.84%)
[06/26 03:01:03    152s] (I)       total 2D Cap : 3124114 = (1542660 H, 1581454 V)
[06/26 03:01:03    152s] (I)       ============  Phase 1a Route ============
[06/26 03:01:03    152s] (I)       Phase 1a runs 0.03 seconds
[06/26 03:01:03    152s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=35
[06/26 03:01:03    152s] (I)       Usage: 204897 = (98906 H, 105991 V) = (6.41% H, 6.70% V) = (5.380e+05um H, 5.766e+05um V)
[06/26 03:01:03    152s] (I)       
[06/26 03:01:03    152s] (I)       ============  Phase 1b Route ============
[06/26 03:01:03    152s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:01:03    152s] (I)       Usage: 204976 = (98927 H, 106049 V) = (6.41% H, 6.71% V) = (5.382e+05um H, 5.769e+05um V)
[06/26 03:01:03    152s] (I)       
[06/26 03:01:03    152s] (I)       earlyGlobalRoute overflow: 1.15% H + 0.64% V
[06/26 03:01:03    152s] 
[06/26 03:01:03    152s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.78% H + 0.36% V
[06/26 03:01:03    152s] Finished Early Global Route rough congestion estimation: mem = 2022.3M
[06/26 03:01:03    152s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/26 03:01:03    152s] OPERPROF: Starting CDPad at level 1, MEM:2022.3M
[06/26 03:01:05    154s] CDPadU 0.124 -> 0.125
[06/26 03:01:05    154s] OPERPROF: Finished CDPad at level 1, CPU:2.245, REAL:2.258, MEM:2022.3M
[06/26 03:01:06    155s] AB param 50.5% (4393/8696).
[06/26 03:01:07    155s] Global placement CDP is working on the selected area.
[06/26 03:01:09    158s] Iteration 17: Total net bbox = 1.004e+06 (4.84e+05 5.20e+05)
[06/26 03:01:09    158s]               Est.  stn bbox = 1.147e+06 (5.57e+05 5.90e+05)
[06/26 03:01:09    158s]               cpu = 0:00:24.4 real = 0:00:21.0 mem = 2022.3M
[06/26 03:01:09    158s] Iteration 18: Total net bbox = 1.004e+06 (4.84e+05 5.20e+05)
[06/26 03:01:09    158s]               Est.  stn bbox = 1.147e+06 (5.57e+05 5.90e+05)
[06/26 03:01:09    158s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2022.3M
[06/26 03:01:19    177s] Iteration 19: Total net bbox = 1.017e+06 (4.93e+05 5.24e+05)
[06/26 03:01:19    177s]               Est.  stn bbox = 1.160e+06 (5.66e+05 5.95e+05)
[06/26 03:01:19    177s]               cpu = 0:00:19.0 real = 0:00:10.0 mem = 2086.3M
[06/26 03:01:19    178s] Iteration 20: Total net bbox = 1.017e+06 (4.93e+05 5.24e+05)
[06/26 03:01:19    178s]               Est.  stn bbox = 1.160e+06 (5.66e+05 5.95e+05)
[06/26 03:01:19    178s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2086.3M
[06/26 03:01:19    178s] Finished Global Placement (cpu=0:01:39, real=0:01:10, mem=2086.3M)
[06/26 03:01:19    178s] Placement multithread real runtime: 0:01:10 with 4 threads.
[06/26 03:01:19    178s] 0 delay mode for cte disabled.
[06/26 03:01:19    178s] *** Free Virtual Timing Model ...(mem=2038.3M)
[06/26 03:01:19    178s] SKP cleared!
[06/26 03:01:19    178s] Info: 18 clock gating cells identified, 18 (on average) moved 270/15
[06/26 03:01:19    178s] net ignore based on current view = 0
[06/26 03:01:19    178s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] Solver runtime cpu: 0:00:45.3 real: 0:00:18.6
[06/26 03:01:19    178s] Core Placement runtime cpu: 0:01:24 real: 0:00:56.0
[06/26 03:01:19    178s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2006.3M
[06/26 03:01:19    178s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/26 03:01:19    178s] Type 'man IMPSP-9025' for more detail.
[06/26 03:01:19    178s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2006.3M
[06/26 03:01:19    178s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:19    178s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:2006.3M
[06/26 03:01:19    178s] Core basic site is unithd
[06/26 03:01:19    178s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:2006.3M
[06/26 03:01:19    178s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:01:19    178s] SiteArray: use 10,345,972 bytes
[06/26 03:01:19    178s] SiteArray: current memory after site array memory allocatiion 2006.3M
[06/26 03:01:19    178s] SiteArray: FP blocked sites are writable
[06/26 03:01:19    178s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.031, REAL:0.032, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.043, REAL:0.044, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:2006.3M
[06/26 03:01:19    178s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:2006.3M
[06/26 03:01:19    178s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:01:19    178s] Mark StBox On SiteArr starts
[06/26 03:01:20    178s] Mark StBox On SiteArr ends
[06/26 03:01:20    178s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.095, REAL:0.039, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.097, REAL:0.040, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.005, REAL:0.005, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.214, REAL:0.159, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.194, REAL:0.196, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Starting CMU at level 5, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:         Finished CMU at level 5, CPU:0.008, REAL:0.008, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.467, REAL:0.413, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.467, REAL:0.414, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.040, MEM:1632.7M
[06/26 03:01:20    178s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=1632.7MB).
[06/26 03:01:20    178s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.572, REAL:0.519, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.572, REAL:0.519, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF: Starting RefinePlace at level 1, MEM:1632.7M
[06/26 03:01:20    178s] *** Starting place_detail (0:02:59 mem=1632.7M) ***
[06/26 03:01:20    178s] Total net bbox length = 1.017e+06 (4.926e+05 5.241e+05) (ext = 2.807e+05)
[06/26 03:01:20    178s] # spcSbClkGt: 18
[06/26 03:01:20    178s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[06/26 03:01:20    178s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:01:20    178s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.006, MEM:1632.7M
[06/26 03:01:20    178s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1632.7M
[06/26 03:01:20    178s] Starting refinePlace ...
[06/26 03:01:21    179s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:01:21    179s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1632.7MB) @(0:02:59 - 0:02:59).
[06/26 03:01:21    179s] Move report: preRPlace moves 8714 insts, mean move: 0.97 um, max move: 13.47 um
[06/26 03:01:21    179s] 	Max move on inst (cpu/rf2/genblk1[28].reg_x/q_reg[8]): (536.42, 508.83) --> (549.70, 508.64)
[06/26 03:01:21    179s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[06/26 03:01:21    179s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 03:01:21    179s] tweakage running in 4 threads.
[06/26 03:01:21    179s] Placement tweakage begins.
[06/26 03:01:21    179s] wire length = 1.154e+06
[06/26 03:01:21    180s] wire length = 1.141e+06
[06/26 03:01:21    180s] Placement tweakage ends.
[06/26 03:01:21    180s] Move report: tweak moves 948 insts, mean move: 8.34 um, max move: 32.22 um
[06/26 03:01:21    180s] 	Max move on inst (mem/icache/hold_instr_reg/q_reg[27]): (875.84, 889.44) --> (873.54, 919.36)
[06/26 03:01:21    180s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1639.0MB) @(0:02:59 - 0:03:00).
[06/26 03:01:21    180s] 
[06/26 03:01:21    180s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:01:21    180s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:01:21    180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1639.0MB) @(0:03:00 - 0:03:00).
[06/26 03:01:21    180s] Move report: Detail placement moves 8714 insts, mean move: 1.78 um, max move: 32.84 um
[06/26 03:01:21    180s] 	Max move on inst (mem/icache/hold_instr_reg/q_reg[27]): (875.97, 888.95) --> (873.54, 919.36)
[06/26 03:01:21    180s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1639.0MB
[06/26 03:01:21    180s] Statistics of distance of Instance movement in refine placement:
[06/26 03:01:21    180s]   maximum (X+Y) =        32.84 um
[06/26 03:01:21    180s]   inst (mem/icache/hold_instr_reg/q_reg[27]) with max move: (875.972, 888.952) -> (873.54, 919.36)
[06/26 03:01:21    180s]   mean    (X+Y) =         1.78 um
[06/26 03:01:21    180s] Summary Report:
[06/26 03:01:21    180s] Instances move: 8714 (out of 8714 movable)
[06/26 03:01:21    180s] Instances flipped: 0
[06/26 03:01:21    180s] Mean displacement: 1.78 um
[06/26 03:01:21    180s] Max displacement: 32.84 um (Instance: mem/icache/hold_instr_reg/q_reg[27]) (875.972, 888.952) -> (873.54, 919.36)
[06/26 03:01:21    180s] Total instances moved : 8714
[06/26 03:01:21    180s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[06/26 03:01:21    180s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.619, REAL:1.292, MEM:1639.0M
[06/26 03:01:21    180s] Total net bbox length = 1.006e+06 (4.822e+05 5.240e+05) (ext = 2.806e+05)
[06/26 03:01:21    180s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1639.0MB
[06/26 03:01:21    180s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=1639.0MB) @(0:02:59 - 0:03:00).
[06/26 03:01:21    180s] *** Finished place_detail (0:03:00 mem=1639.0M) ***
[06/26 03:01:21    180s] OPERPROF: Finished RefinePlace at level 1, CPU:1.784, REAL:1.468, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:21    180s] *** Finished Initial Placement (cpu=0:01:44, real=0:01:14, mem=1639.0M) ***
[06/26 03:01:21    180s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:21    180s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1639.0M
[06/26 03:01:21    180s] Core basic site is unithd
[06/26 03:01:21    180s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1639.0M
[06/26 03:01:21    180s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:01:21    180s] SiteArray: use 10,345,972 bytes
[06/26 03:01:21    180s] SiteArray: current memory after site array memory allocatiion 1639.0M
[06/26 03:01:21    180s] SiteArray: FP blocked sites are writable
[06/26 03:01:21    180s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:21    180s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.031, REAL:0.032, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.042, REAL:0.043, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1639.0M
[06/26 03:01:22    180s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:01:22    180s] Mark StBox On SiteArr starts
[06/26 03:01:22    180s] Mark StBox On SiteArr ends
[06/26 03:01:22    180s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.085, REAL:0.025, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.086, REAL:0.026, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.005, REAL:0.005, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.194, REAL:0.135, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.133, REAL:0.134, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.374, REAL:0.316, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.374, REAL:0.317, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1639.0M
[06/26 03:01:22    180s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.040, REAL:0.041, MEM:1639.0M
[06/26 03:01:22    181s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1639.0M
[06/26 03:01:22    181s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.048, REAL:0.049, MEM:1639.0M
[06/26 03:01:22    181s] Density distribution unevenness ratio = 54.093%
[06/26 03:01:22    181s] powerDomain AO: bins with density > 0.750 = 29.41 % ( 1320 / 4489 )
[06/26 03:01:22    181s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1639.0M
[06/26 03:01:22    181s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1639.0M
[06/26 03:01:22    181s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1639.0M
[06/26 03:01:22    181s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1639.0M
[06/26 03:01:22    181s] Starting IO pin assignment...
[06/26 03:01:22    181s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:01:22    181s] UM:                                                                   final
[06/26 03:01:22    181s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:01:22    181s] UM:                                                                   global_place
[06/26 03:01:22    181s] User Input Parameters:
[06/26 03:01:22    181s] - Congestion Driven    : On
[06/26 03:01:22    181s] - Timing Driven        : Off
[06/26 03:01:22    181s] - Area-Violation Based : On
[06/26 03:01:22    181s] - Start Rollback Level : -5
[06/26 03:01:22    181s] - Legalized            : On
[06/26 03:01:22    181s] 
[06/26 03:01:22    181s] Starting congestion repair ...
[06/26 03:01:22    181s] - Window Based         : Off
[06/26 03:01:22    181s] 
[06/26 03:01:22    181s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:01:22    181s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:01:22    181s] Starting Early Global Route congestion estimation: mem = 1639.0M
[06/26 03:01:22    181s] (I)       Reading DB...
[06/26 03:01:22    181s] (I)       Read data from FE... (mem=1639.0M)
[06/26 03:01:22    181s] (I)       Read nodes and places... (mem=1639.0M)
[06/26 03:01:22    181s] (I)       Done Read nodes and places (cpu=0.081s, mem=1664.5M)
[06/26 03:01:22    181s] (I)       Read nets... (mem=1664.5M)
[06/26 03:01:22    181s] (I)       Done Read nets (cpu=0.026s, mem=1664.5M)
[06/26 03:01:22    181s] (I)       Done Read data from FE (cpu=0.107s, mem=1664.5M)
[06/26 03:01:22    181s] (I)       before initializing RouteDB syMemory usage = 1664.5 MB
[06/26 03:01:22    181s] (I)       congestionReportName   : 
[06/26 03:01:22    181s] (I)       layerRangeFor2DCongestion : 
[06/26 03:01:22    181s] (I)       buildTerm2TermWires    : 1
[06/26 03:01:22    181s] (I)       doTrackAssignment      : 1
[06/26 03:01:22    181s] (I)       dumpBookshelfFiles     : 0
[06/26 03:01:22    181s] (I)       numThreads             : 4
[06/26 03:01:22    181s] (I)       bufferingAwareRouting  : false
[06/26 03:01:22    181s] (I)       honorPin               : false
[06/26 03:01:22    181s] (I)       honorPinGuide          : true
[06/26 03:01:22    181s] (I)       honorPartition         : false
[06/26 03:01:22    181s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:01:22    181s] (I)       allowPartitionCrossover: false
[06/26 03:01:22    181s] (I)       honorSingleEntry       : true
[06/26 03:01:22    181s] (I)       honorSingleEntryStrong : true
[06/26 03:01:22    181s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:01:22    181s] (I)       handleViaSpacingRule   : false
[06/26 03:01:22    181s] (I)       handleEolSpacingRule   : false
[06/26 03:01:22    181s] (I)       PDConstraint           : none
[06/26 03:01:22    181s] (I)       expBetterNDRHandling   : false
[06/26 03:01:22    181s] (I)       routingEffortLevel     : 3
[06/26 03:01:22    181s] (I)       [06/26 03:01:22    181s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[06/26 03:01:22    181s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:01:22    181s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:01:22    181s] [NR-eGR] minRouteLayer          : 2
[06/26 03:01:22    181s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:01:22    181s] (I)       numRowsPerGCell        : 1
[06/26 03:01:22    181s] (I)       speedUpLargeDesign     : 0
[06/26 03:01:22    181s] (I)       multiThreadingTA       : 1
[06/26 03:01:22    181s] (I)       optimizationMode       : false
[06/26 03:01:22    181s] (I)       routeSecondPG          : false
[06/26 03:01:22    181s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:01:22    181s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:01:22    181s] (I)       punchThroughDistance   : 500.00
[06/26 03:01:22    181s] (I)       scenicBound            : 1.15
[06/26 03:01:22    181s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:01:22    181s] (I)       source-to-sink ratio   : 0.00
[06/26 03:01:22    181s] (I)       targetCongestionRatioH : 1.00
[06/26 03:01:22    181s] (I)       targetCongestionRatioV : 1.00
[06/26 03:01:22    181s] (I)       layerCongestionRatio   : 0.70
[06/26 03:01:22    181s] (I)       m1CongestionRatio      : 0.10
[06/26 03:01:22    181s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:01:22    181s] (I)       localRouteEffort       : 1.00
[06/26 03:01:22    181s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:01:22    181s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:01:22    181s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:01:22    181s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:01:22    181s] (I)       routeVias              : 
[06/26 03:01:22    181s] (I)       readTROption           : true
[06/26 03:01:22    181s] (I)       extraSpacingFactor     : 1.00
[06/26 03:01:22    181s] (I)       routeSelectedNetsOnly  : false
[06/26 03:01:22    181s] (I)       clkNetUseMaxDemand     : false
[06/26 03:01:22    181s] (I)       extraDemandForClocks   : 0
[06/26 03:01:22    181s] (I)       steinerRemoveLayers    : false
[06/26 03:01:22    181s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:01:22    181s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:01:22    181s] (I)       similarTopologyRoutingFast : false
[06/26 03:01:22    181s] (I)       spanningTreeRefinement : false
[06/26 03:01:22    181s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:01:22    181s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:01:22    181s] (I)       starting read tracks
[06/26 03:01:22    181s] (I)       build grid graph
[06/26 03:01:22    181s] (I)       build grid graph start
[06/26 03:01:22    181s] (I)       build grid graph end
[06/26 03:01:22    181s] (I)       merge level 0
[06/26 03:01:22    181s] (I)       numViaLayers=6
[06/26 03:01:22    181s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:22    181s] (I)       [06/26 03:01:22    181s] [NR-eGR] li1 has no routable track
[06/26 03:01:22    181s] [NR-eGR] met1 has single uniform track structure
[06/26 03:01:22    181s] [NR-eGR] met2 has single uniform track structure
[06/26 03:01:22    181s] [NR-eGR] met3 has single uniform track structure
[06/26 03:01:22    181s] [NR-eGR] met4 has single uniform track structure
[06/26 03:01:22    181s] [NR-eGR] met5 has single uniform track structure
Reading via M1M2_PR_M for layer: 1 
[06/26 03:01:22    181s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:01:22    181s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:22    181s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:22    181s] (I)       end build via table
[06/26 03:01:22    181s] [NR-eGR] Read 38313 PG shapes in 0.012 seconds
[06/26 03:01:22    181s] 
[06/26 03:01:22    181s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:01:22    181s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:01:22    181s] (I)       readDataFromPlaceDB
[06/26 03:01:22    181s] (I)       Read net information..
[06/26 03:01:22    181s] (I)       Read testcase time = 0.008 seconds
[06/26 03:01:22    181s] 
[06/26 03:01:22    181s] (I)       read default dcut vias
[06/26 03:01:22    181s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:22    181s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:01:22    181s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:01:22    181s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:01:22    181s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:22    181s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:22    181s] (I)       early_global_route_priority property id does not exist.
[06/26 03:01:22    181s] (I)       build grid graph start
[06/26 03:01:22    181s] (I)       build grid graph end
[06/26 03:01:22    181s] (I)       Model blockage into capacity
[06/26 03:01:22    181s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:01:22    181s] (I)       Modeling time = 0.153 seconds
[06/26 03:01:22    181s] 
[06/26 03:01:22    181s] (I)       Number of ignored nets = 0
[06/26 03:01:22    181s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:01:22    181s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:01:22    181s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:01:22    181s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:01:22    181s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:01:22    181s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1694.5 MB
[06/26 03:01:22    181s] (I)       Ndr track 0 does not exist
[06/26 03:01:22    181s] (I)       Layer1  viaCost=200.00
[06/26 03:01:22    181s] (I)       Layer2  viaCost=200.00
[06/26 03:01:22    181s] (I)       Layer3  viaCost=300.00
[06/26 03:01:22    181s] (I)       Layer4  viaCost=200.00
[06/26 03:01:22    181s] (I)       Layer5  viaCost=200.00
[06/26 03:01:23    181s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:01:23    181s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:01:23    181s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:01:23    181s] (I)       Site width          :   460  (dbu)
[06/26 03:01:23    181s] (I)       Row height          :  2720  (dbu)
[06/26 03:01:23    181s] (I)       GCell width         :  2720  (dbu)
[06/26 03:01:23    181s] (I)       GCell height        :  2720  (dbu)
[06/26 03:01:23    181s] (I)       Grid                :   662   662     6
[06/26 03:01:23    181s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:01:23    181s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:01:23    181s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:01:23    181s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:01:23    181s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:01:23    181s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:01:23    181s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:01:23    181s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:01:23    181s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:01:23    181s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:01:23    181s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:01:23    181s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:01:23    181s] (I)       --------------------------------------------------------
[06/26 03:01:23    181s] 
[06/26 03:01:23    181s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:01:23    181s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:01:23    181s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1[06/26 03:01:23    181s] [NR-eGR] ============ Routing rule table ============
[06/26 03:01:23    181s] [NR-eGR] Rule id: 0  Nets: 8575 
  L4=1  L5=1  L6=1
[06/26 03:01:23    181s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:01:23    181s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:01:23    181s] [NR-eGR] ========================================
[06/26 03:01:23    181s] [NR-eGR] 
[06/26 03:01:23    181s] (I)       blocked tracks on layer2 : = 1704950 / 3504628 (48.65%)
[06/26 03:01:23    181s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:01:23    181s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:01:23    181s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:01:23    181s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:01:23    181s] (I)       After initializing earlyGlobalRoute syMemory usage = 1694.5 MB
[06/26 03:01:23    181s] (I)       Loading and dumping file time : 0.41 seconds
[06/26 03:01:23    181s] (I)       ============= Initialization =============
[06/26 03:01:23    181s] (I)       totalPins=32829  totalGlobalPin=32823 (99.98%)
[06/26 03:01:23    181s] (I)       total 2D Cap : 6336798 = (3176120 H, 3160678 V)
[06/26 03:01:23    181s] (I)       ============  Phase 1a Route ============
[06/26 03:01:23    181s] [NR-eGR] Layer group 1: route 8575 net(s) in layer range [2, 6]
[06/26 03:01:23    181s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:01:23    181s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=6
[06/26 03:01:23    181s] (I)       Usage: 412713 = (198210 H, 214503 V) = (6.24% H, 6.79% V) = (5.391e+05um H, 5.834e+05um V)
[06/26 03:01:23    181s] (I)       
[06/26 03:01:23    181s] (I)       ============  Phase 1b Route ============
[06/26 03:01:23    181s] (I)       Phase 1b runs 0.08 seconds
[06/26 03:01:23    181s] (I)       Usage: 413253 = (198371 H, 214882 V) = (6.25% H, 6.80% V) = (5.396e+05um H, 5.845e+05um V)
[06/26 03:01:23    181s] (I)       
[06/26 03:01:23    181s] (I)       earlyGlobalRoute overflow of layer group 1: 0.87% H + 0.68% V. EstWL: 1.124048e+06um
[06/26 03:01:23    181s] (I)       ============  Phase 1c Route ============
[06/26 03:01:23    181s] (I)       Level2 Grid: 133 x 133
[06/26 03:01:23    182s] (I)       Phase 1c runs 0.16 seconds
[06/26 03:01:23    182s] (I)       Usage: 414139 = (198554 H, 215585 V) = (6.25% H, 6.82% V) = (5.401e+05um H, 5.864e+05um V)
[06/26 03:01:23    182s] (I)       
[06/26 03:01:23    182s] (I)       ============  Phase 1d Route ============
[06/26 03:01:23    182s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:01:23    182s] (I)       Usage: 414135 = (198554 H, 215581 V) = (6.25% H, 6.82% V) = (5.401e+05um H, 5.864e+05um V)
[06/26 03:01:23    182s] (I)       
[06/26 03:01:23    182s] (I)       ============  Phase 1e Route ============
[06/26 03:01:23    182s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:01:23    182s] (I)       Usage: 414135 = (198554 H, 215581 V) = (6.25% H, 6.82% V) = (5.401e+05um H, 5.864e+05um V)
[06/26 03:01:23    182s] (I)       
[06/26 03:01:23    182s] (I)       ============  Phase 1l Route ============
[06/26 03:01:23    182s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.12% V. EstWL: 1.126447e+06um
[06/26 03:01:23    182s] [NR-eGR] 
[06/26 03:01:23    182s] (I)       Phase 1l runs 0.11 seconds
[06/26 03:01:23    182s] (I)       
[06/26 03:01:23    182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:01:23    182s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/26 03:01:23    182s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:01:23    182s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[06/26 03:01:23    182s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:01:23    182s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:01:23    182s] [NR-eGR]    met1  (2)       271( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[06/26 03:01:23    182s] [NR-eGR]    met2  (3)       755( 0.25%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[06/26 03:01:23    182s] [NR-eGR]    met3  (4)       775( 0.25%)        11( 0.00%)         0( 0.00%)   ( 0.25%) 
[06/26 03:01:23    182s] [NR-eGR]    met4  (5)       392( 0.10%)        24( 0.01%)         4( 0.00%)   ( 0.11%) 
[06/26 03:01:23    182s] [NR-eGR]    met5  (6)       169( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[06/26 03:01:23    182s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:01:23    182s] [NR-eGR] Total             2362( 0.16%)        35( 0.00%)         4( 0.00%)   ( 0.17%) 
[06/26 03:01:23    182s] [NR-eGR] 
[06/26 03:01:23    182s] (I)       Total Global Routing Runtime: 0.65 seconds
[06/26 03:01:23    182s] (I)       total 2D Cap : 6341545 = (3180298 H, 3161247 V)
[06/26 03:01:23    182s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.12% V
[06/26 03:01:23    182s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.15% V
[06/26 03:01:23    182s] Early Global Route congestion estimation runtime: 1.17 seconds, mem = 1694.5M
[06/26 03:01:23    182s] [hotspot] +------------+---------------+---------------+
[06/26 03:01:23    182s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:01:23    182s] [hotspot] +------------+---------------+---------------+
[06/26 03:01:23    182s] [hotspot] | normalized |          0.69 |          1.73 |
[06/26 03:01:23    182s] [hotspot] +------------+---------------+---------------+
[06/26 03:01:23    182s] [hotspot] max/total 0.69/1.73, big hotspot (>10) total 0.00
[06/26 03:01:23    182s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.69, normalized total congestion hotspot area = 1.73 (area is in unit of 4 std-cell row bins)
[06/26 03:01:23    182s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] |  1  |  1131.52   652.80  1218.56   739.84 |        0.87   |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] |  2  |  1131.52   565.76  1218.56   652.80 |        0.35   |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] |  3  |   739.84   565.76   826.88   652.80 |        0.17   |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] |  4  |  1131.52   739.84  1218.56   826.88 |        0.17   |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] [hotspot] |  5  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:01:23    182s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:01:23    182s] Top 5 hotspots total area: 1.73
[06/26 03:01:23    182s] 
[06/26 03:01:23    182s] === incrementalPlace Internal Loop 1 ===
[06/26 03:01:23    182s] Skipped repairing congestion.
[06/26 03:01:23    182s] Starting Early Global Route wiring: mem = 1694.5M
[06/26 03:01:23    182s] (I)       ============= track Assignment ============
[06/26 03:01:23    182s] (I)       extract Global 3D Wires
[06/26 03:01:23    182s] (I)       Extract Global WL : time=0.01
[06/26 03:01:23    182s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:01:23    182s] (I)       Initialization real time=0.00 seconds
[06/26 03:01:23    182s] (I)       Run Multi-thread track assignment
[06/26 03:01:23    182s] (I)       Kernel real time=0.08 seconds
[06/26 03:01:23    182s] (I)       End Greedy Track Assignment
[06/26 03:01:24    182s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:24    182s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 31715
[06/26 03:01:24    182s] [NR-eGR]   met1  (2H) length: 3.132878e+05um, number of vias: 53273
[06/26 03:01:24    182s] [NR-eGR]   met2  (3V) length: 3.877254e+05um, number of vias: 4183
[06/26 03:01:24    182s] [NR-eGR]   met3  (4H) length: 2.213354e+05um, number of vias: 3494
[06/26 03:01:24    182s] [NR-eGR]   met4  (5V) length: 2.024155e+05um, number of vias: 387
[06/26 03:01:24    182s] [NR-eGR]   met5  (6H) length: 1.275556e+04um, number of vias: 0
[06/26 03:01:24    182s] [NR-eGR] Total length: 1.137520e+06um, number of vias: 93052
[06/26 03:01:24    182s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:24    182s] [NR-eGR] Total eGR-routed clock nets wire length: 2.038138e+04um 
[06/26 03:01:24    182s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:24    182s] Early Global Route wiring runtime: 0.33 seconds, mem = 1694.5M
[06/26 03:01:24    182s] End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
[06/26 03:01:24    182s] ***** Total cpu  0:1:49
[06/26 03:01:24    182s] ***** Total real time  0:1:20
[06/26 03:01:24    183s] **place_design ... cpu = 0: 1:49, real = 0: 1:20, mem = 1638.3M **
[06/26 03:01:24    183s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:01:24    183s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:01:24    183s] UM:                                                                   final
[06/26 03:01:26    185s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.003, REAL:0.003, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.027, REAL:0.027, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.041, REAL:0.041, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.074, REAL:0.022, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.075, REAL:0.023, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.005, REAL:0.005, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.175, REAL:0.124, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.190, REAL:0.139, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.191, REAL:0.139, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:1638.3M
[06/26 03:01:26    185s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.033, REAL:0.034, MEM:1638.3M
[06/26 03:01:26    185s] 
[06/26 03:01:27    185s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1638.3M
[06/26 03:01:27    185s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1638.3M
[06/26 03:01:27    185s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:1638.3M
[06/26 03:01:27    185s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1638.3M
[06/26 03:01:27    185s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    185s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.020, REAL:0.020, MEM:1638.3M
[06/26 03:01:27    185s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:01:27    185s] UM:         185.9            185                                      place_design
[06/26 03:01:27    185s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[06/26 03:01:27    185s] #spOpts: N=130 minPadR=1.1 cut2cut 
[06/26 03:01:27    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1638.3M
[06/26 03:01:27    186s] Core basic site is unithd
[06/26 03:01:27    186s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1638.3M
[06/26 03:01:27    186s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:01:27    186s] SiteArray: use 10,345,972 bytes
[06/26 03:01:27    186s] SiteArray: current memory after site array memory allocatiion 1638.3M
[06/26 03:01:27    186s] SiteArray: FP blocked sites are writable
[06/26 03:01:27    186s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.027, REAL:0.027, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.037, REAL:0.037, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1638.3M
[06/26 03:01:27    186s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:01:27    186s] Mark StBox On SiteArr starts
[06/26 03:01:27    186s] Mark StBox On SiteArr ends
[06/26 03:01:27    186s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.057, REAL:0.017, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.058, REAL:0.018, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.004, REAL:0.004, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.153, REAL:0.113, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.117, REAL:0.118, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.311, REAL:0.272, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.311, REAL:0.272, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.031, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:27    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.114, REAL:0.115, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.220, REAL:0.222, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.222, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.035, REAL:0.035, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[06/26 03:01:27    186s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[06/26 03:01:27    186s] Info: 4 threads available for lower-level modules during optimization.
[06/26 03:01:27    186s] GigaOpt running with 4 threads.
[06/26 03:01:27    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1638.3M
[06/26 03:01:27    186s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:27    186s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:27    186s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.007, MEM:1638.3M
[06/26 03:01:28    186s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.119, REAL:0.120, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:       Starting CMU at level 4, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.226, REAL:0.227, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.226, REAL:0.228, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:1638.3M
[06/26 03:01:28    187s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1638.3MB).
[06/26 03:01:28    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.319, REAL:0.321, MEM:1638.3M
[06/26 03:01:28    187s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[06/26 03:01:28    187s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[06/26 03:01:28    187s] .
[06/26 03:01:28    187s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1638.3M
[06/26 03:01:28    187s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1638.3M
[06/26 03:01:28    187s] Updating RC grid for preRoute extraction ...
[06/26 03:01:28    187s] Initializing multi-corner resistance tables ...
[06/26 03:01:28    187s] 
[06/26 03:01:28    187s] Creating Lib Analyzer ...
[06/26 03:01:28    187s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:01:28    187s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:01:28    187s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:01:28    187s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:01:28    187s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:01:28    187s] 
[06/26 03:01:32    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=1644.3M
[06/26 03:01:32    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=1644.3M
[06/26 03:01:32    190s] Creating Lib Analyzer, finished. 
[06/26 03:01:32    190s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/26 03:01:32    190s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/26 03:01:32    190s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1220.5M, totSessionCpu=0:03:11 **
[06/26 03:01:32    190s] *** opt_design -pre_cts ***
[06/26 03:01:32    190s] DRC Margin: user margin 0.0; extra margin 0.2
[06/26 03:01:32    190s] Setup Target Slack: user slack 0.1; extra slack 0.0
[06/26 03:01:32    190s] Hold Target Slack: user slack 0.1
[06/26 03:01:32    190s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[06/26 03:01:32    190s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/26 03:01:32    190s] Type 'man IMPOPT-3195' for more detail.
[06/26 03:01:32    191s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.115, REAL:0.115, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.220, REAL:0.221, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.220, REAL:0.222, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.035, REAL:0.035, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1644.3M
[06/26 03:01:32    191s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1644.3M
[06/26 03:01:32    191s] Deleting Cell Server ...
[06/26 03:01:32    191s] Deleting Lib Analyzer.
[06/26 03:01:32    191s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:01:32    191s] Summary for sequential cells identification: 
[06/26 03:01:32    191s]   Identified SBFF number: 45
[06/26 03:01:32    191s]   Identified MBFF number: 0
[06/26 03:01:32    191s]   Identified SB Latch number: 0
[06/26 03:01:32    191s]   Identified MB Latch number: 0
[06/26 03:01:32    191s]   Not identified SBFF number: 0
[06/26 03:01:32    191s]   Not identified MBFF number: 0
[06/26 03:01:32    191s]   Not identified SB Latch number: 0
[06/26 03:01:32    191s]   Not identified MB Latch number: 0
[06/26 03:01:32    191s]   Number of sequential cells which are not FFs: 23
[06/26 03:01:32    191s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:01:32    191s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:01:32    191s]  Setting StdDelay to 66.90
[06/26 03:01:32    191s] Creating Cell Server, finished. 
[06/26 03:01:32    191s] 
[06/26 03:01:32    191s] Deleting Cell Server ...
[06/26 03:01:32    191s] 
[06/26 03:01:32    191s] Creating Lib Analyzer ...
[06/26 03:01:32    191s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:01:32    191s] Summary for sequential cells identification: 
[06/26 03:01:32    191s]   Identified SBFF number: 45
[06/26 03:01:32    191s]   Identified MBFF number: 0
[06/26 03:01:32    191s]   Identified SB Latch number: 0
[06/26 03:01:32    191s]   Identified MB Latch number: 0
[06/26 03:01:32    191s]   Not identified SBFF number: 0
[06/26 03:01:32    191s]   Not identified MBFF number: 0
[06/26 03:01:32    191s]   Not identified SB Latch number: 0
[06/26 03:01:32    191s]   Not identified MB Latch number: 0
[06/26 03:01:32    191s]   Number of sequential cells which are not FFs: 23
[06/26 03:01:32    191s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:01:32    191s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:01:32    191s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:01:32    191s]  Setting StdDelay to 66.90
[06/26 03:01:32    191s] Creating Cell Server, finished. 
[06/26 03:01:32    191s] 
[06/26 03:01:32    191s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:01:32    191s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:01:32    191s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:01:32    191s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:01:32    191s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:01:32    191s] 
[06/26 03:01:35    194s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:14 mem=1644.3M
[06/26 03:01:35    194s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:14 mem=1644.3M
[06/26 03:01:35    194s] Creating Lib Analyzer, finished. 
[06/26 03:01:35    194s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1644.3M
[06/26 03:01:35    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1644.3M
[06/26 03:01:35    194s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:01:35    194s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:01:35    194s] [NR-eGR] Started earlyGlobalRoute kernel
[06/26 03:01:35    194s] [NR-eGR] Initial Peak syMemory usage = 1644.3 MB
[06/26 03:01:35    194s] (I)       Reading DB...
[06/26 03:01:35    194s] (I)       Read data from FE... (mem=1644.3M)
[06/26 03:01:35    194s] (I)       Read nodes and places... (mem=1644.3M)
[06/26 03:01:35    194s] (I)       Number of ignored instance 0
[06/26 03:01:35    194s] (I)       numMoveCells=8714, numMacros=11  numPads=350  numMultiRowHeightInsts=0
[06/26 03:01:35    194s] (I)       Done Read nodes and places (cpu=0.067s, mem=1669.8M)
[06/26 03:01:35    194s] (I)       Read nets... (mem=1669.8M)
[06/26 03:01:35    194s] (I)       numNets=8575  ignoredNets=1324
[06/26 03:01:35    194s] (I)       Done Read nets (cpu=0.022s, mem=1669.8M)
[06/26 03:01:35    194s] (I)       Read rows... (mem=1669.8M)
[06/26 03:01:35    194s] (I)       Read 661 std rows and 0 non-std rows
[06/26 03:01:35    194s] (I)       Done Read rows (cpu=0.000s, mem=1669.8M)
[06/26 03:01:35    194s] (I)       Identified Clock instances: Flop 1752, Clock buffer/inverter 0, Gate 18
[06/26 03:01:35    194s] (I)       Read module constraints... (mem=1669.8M)
[06/26 03:01:35    194s] (I)       Done Read module constraints (cpu=0.000s, mem=1669.8M)
[06/26 03:01:35    194s] (I)       Done Read data from FE (cpu=0.121s, mem=1669.8M)
[06/26 03:01:35    194s] (I)       before initializing RouteDB syMemory usage = 1669.8 MB
[06/26 03:01:35    194s] (I)       congestionReportName   : 
[06/26 03:01:35    194s] (I)       layerRangeFor2DCongestion : 
[06/26 03:01:35    194s] (I)       buildTerm2TermWires    : 1
[06/26 03:01:35    194s] (I)       doTrackAssignment      : 1
[06/26 03:01:35    194s] (I)       dumpBookshelfFiles     : 0
[06/26 03:01:35    194s] (I)       numThreads             : 4
[06/26 03:01:35    194s] (I)       bufferingAwareRouting  : true
[06/26 03:01:35    194s] (I)       honorPin               : false
[06/26 03:01:35    194s] (I)       honorPinGuide          : true
[06/26 03:01:35    194s] (I)       honorPartition         : false
[06/26 03:01:35    194s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:01:35    194s] (I)       allowPartitionCrossover: false
[06/26 03:01:35    194s] (I)       honorSingleEntry       : true
[06/26 03:01:35    194s] (I)       honorSingleEntryStrong : true
[06/26 03:01:35    194s] (I)       handleViaSpacingRule   : false
[06/26 03:01:35    194s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:01:35    194s] (I)       handleEolSpacingRule   : false
[06/26 03:01:35    194s] (I)       PDConstraint           : none
[06/26 03:01:35    194s] (I)       expBetterNDRHandling   : false
[06/26 03:01:35    194s] (I)       routingEffortLevel     : 3
[06/26 03:01:35    194s] (I)       [06/26 03:01:35    194s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[06/26 03:01:35    194s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:01:35    194s] [NR-eGR] minRouteLayer          : 2
[06/26 03:01:35    194s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:01:35    194s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:01:35    194s] (I)       numRowsPerGCell        : 1
[06/26 03:01:35    194s] (I)       speedUpLargeDesign     : 0
[06/26 03:01:35    194s] (I)       multiThreadingTA       : 1
[06/26 03:01:35    194s] (I)       optimizationMode       : false
[06/26 03:01:35    194s] (I)       routeSecondPG          : false
[06/26 03:01:35    194s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:01:35    194s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:01:35    194s] (I)       punchThroughDistance   : 10000.00
[06/26 03:01:35    194s] (I)       scenicBound            : 1.15
[06/26 03:01:35    194s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:01:35    194s] (I)       source-to-sink ratio   : 0.30
[06/26 03:01:35    194s] (I)       targetCongestionRatioH : 1.00
[06/26 03:01:35    194s] (I)       targetCongestionRatioV : 1.00
[06/26 03:01:35    194s] (I)       layerCongestionRatio   : 0.70
[06/26 03:01:35    194s] (I)       m1CongestionRatio      : 0.10
[06/26 03:01:35    194s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:01:35    194s] (I)       localRouteEffort       : 1.00
[06/26 03:01:35    194s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:01:35    194s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:01:35    194s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:01:35    194s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:01:35    194s] (I)       routeVias              : 
[06/26 03:01:35    194s] (I)       readTROption           : true
[06/26 03:01:35    194s] (I)       extraSpacingFactor     : 1.00
[06/26 03:01:35    194s] (I)       routeSelectedNetsOnly  : false
[06/26 03:01:35    194s] (I)       clkNetUseMaxDemand     : false
[06/26 03:01:35    194s] (I)       extraDemandForClocks   : 0
[06/26 03:01:35    194s] (I)       steinerRemoveLayers    : false
[06/26 03:01:35    194s] (I)       [06/26 03:01:35    194s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[06/26 03:01:35    194s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:01:35    194s] (I)       similarTopologyRoutingFast : false
[06/26 03:01:35    194s] (I)       spanningTreeRefinement : false
[06/26 03:01:35    194s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:01:35    194s] (I)       starting read tracks
[06/26 03:01:35    194s] (I)       build grid graph
[06/26 03:01:35    194s] (I)       build grid graph start
[06/26 03:01:35    194s] (I)       build grid graph end
[06/26 03:01:35    194s] (I)       [06/26 03:01:35    194s] [NR-eGR] li1 has no routable track
[06/26 03:01:35    194s] [NR-eGR] met1 has single uniform track structure
[06/26 03:01:35    194s] [NR-eGR] met2 has single uniform track structure
[06/26 03:01:35    194s] [NR-eGR] met3 has single uniform track structure
[06/26 03:01:35    194s] [NR-eGR] met4 has single uniform track structure
[06/26 03:01:35    194s] [NR-eGR] met5 has single uniform track structure
merge level 0
[06/26 03:01:35    194s] (I)       numViaLayers=6
[06/26 03:01:35    194s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:35    194s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:01:35    194s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:01:35    194s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:35    194s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:35    194s] (I)       end build via table
[06/26 03:01:35    194s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:01:35    194s] 
[06/26 03:01:35    194s] [NR-eGR] numRoutingBlks=0 numInstBlks=148227 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:01:35    194s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:01:35    194s] (I)       readDataFromPlaceDB
[06/26 03:01:35    194s] (I)       Read net information..
[06/26 03:01:35    194s] (I)       Read testcase time = 0.003 seconds
[06/26 03:01:35    194s] 
[06/26 03:01:35    194s] (I)       read default dcut vias
[06/26 03:01:35    194s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:01:35    194s] [NR-eGR] Read numTotalNets=8575  numIgnoredNets=0
[06/26 03:01:35    194s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:01:35    194s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:01:35    194s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:01:35    194s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:01:35    194s] (I)       early_global_route_priority property id does not exist.
[06/26 03:01:35    194s] (I)       build grid graph start
[06/26 03:01:35    194s] (I)       build grid graph end
[06/26 03:01:35    194s] (I)       Model blockage into capacity
[06/26 03:01:35    194s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:01:35    194s] (I)       Modeling time = 0.136 seconds
[06/26 03:01:35    194s] 
[06/26 03:01:35    194s] (I)       Number of ignored nets = 0
[06/26 03:01:35    194s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:01:35    194s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:01:35    194s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:01:35    194s] (I)       Constructing bin map
[06/26 03:01:35    194s] (I)       Initialize bin information with width=5440 height=5440
[06/26 03:01:35    194s] (I)       Done constructing bin map
[06/26 03:01:35    194s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:01:35    194s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1699.8 MB
[06/26 03:01:35    194s] (I)       Ndr track 0 does not exist
[06/26 03:01:35    194s] (I)       Layer1  viaCost=200.00
[06/26 03:01:35    194s] (I)       Layer2  viaCost=200.00
[06/26 03:01:35    194s] (I)       Layer3  viaCost=300.00
[06/26 03:01:35    194s] (I)       Layer4  viaCost=200.00
[06/26 03:01:35    194s] (I)       Layer5  viaCost=200.00
[06/26 03:01:35    194s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:01:35    194s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:01:35    194s] (I)       Core area           : (0, 0) - (1799980, 1797920)
[06/26 03:01:35    194s] (I)       Site width          :   460  (dbu)
[06/26 03:01:35    194s] (I)       Row height          :  2720  (dbu)
[06/26 03:01:35    194s] (I)       GCell width         :  2720  (dbu)
[06/26 03:01:35    194s] (I)       GCell height        :  2720  (dbu)
[06/26 03:01:35    194s] (I)       Grid                :   662   662     6
[06/26 03:01:35    194s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:01:35    194s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:01:35    194s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:01:35    194s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:01:35    194s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:01:35    194s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:01:35    194s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:01:35    194s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:01:35    194s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:01:35    194s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:01:35    194s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:01:35    194s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:01:35    194s] (I)       --------------------------------------------------------
[06/26 03:01:35    194s] 
[06/26 03:01:35    194s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:01:35    194s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:01:35    194s] (I)       NumUsedTracks:  L1=1[06/26 03:01:35    194s] [NR-eGR] ============ Routing rule table ============
[06/26 03:01:35    194s] [NR-eGR] Rule id: 0  Nets: 8575 
  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:01:35    194s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:01:35    194s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:01:35    194s] [NR-eGR] ========================================
[06/26 03:01:35    194s] [NR-eGR] 
[06/26 03:01:35    194s] (I)       blocked tracks on layer2 : = 1704950 / 3504628 (48.65%)
[06/26 03:01:35    194s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:01:35    194s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:01:35    194s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:01:35    194s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:01:35    194s] (I)       After initializing earlyGlobalRoute syMemory usage = 1699.8 MB
[06/26 03:01:35    194s] (I)       Loading and dumping file time : 0.39 seconds
[06/26 03:01:35    194s] (I)       ============= Initialization =============
[06/26 03:01:35    194s] (I)       totalPins=32829  totalGlobalPin=32823 (99.98%)
[06/26 03:01:36    194s] (I)       total 2D Cap : 6336798 = (3176120 H, 3160678 V)
[06/26 03:01:36    194s] (I)       #blocked areas for congestion spreading : 11
[06/26 03:01:36    194s] (I)       ============  Phase 1a Route ============
[06/26 03:01:36    194s] [NR-eGR] Layer group 1: route 8575 net(s) in layer range [2, 6]
[06/26 03:01:36    194s] (I)       Phase 1a runs 0.06 seconds
[06/26 03:01:36    194s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=6
[06/26 03:01:36    194s] (I)       Usage: 414303 = (199538 H, 214765 V) = (6.28% H, 6.79% V) = (5.427e+05um H, 5.842e+05um V)
[06/26 03:01:36    194s] (I)       
[06/26 03:01:36    194s] (I)       ============  Phase 1b Route ============
[06/26 03:01:36    194s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:01:36    194s] (I)       Usage: 415262 = (199823 H, 215439 V) = (6.29% H, 6.82% V) = (5.435e+05um H, 5.860e+05um V)
[06/26 03:01:36    194s] (I)       
[06/26 03:01:36    194s] (I)       earlyGlobalRoute overflow of layer group 1: 0.89% H + 0.71% V. EstWL: 1.129513e+06um
[06/26 03:01:36    194s] (I)       ============  Phase 1c Route ============
[06/26 03:01:36    194s] (I)       Level2 Grid: 133 x 133
[06/26 03:01:36    195s] (I)       Phase 1c runs 0.17 seconds
[06/26 03:01:36    195s] (I)       Usage: 416048 = (200035 H, 216013 V) = (6.30% H, 6.83% V) = (5.441e+05um H, 5.876e+05um V)
[06/26 03:01:36    195s] (I)       
[06/26 03:01:36    195s] (I)       ============  Phase 1d Route ============
[06/26 03:01:36    195s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:01:36    195s] (I)       Usage: 415993 = (200028 H, 215965 V) = (6.30% H, 6.83% V) = (5.441e+05um H, 5.874e+05um V)
[06/26 03:01:36    195s] (I)       
[06/26 03:01:36    195s] (I)       ============  Phase 1e Route ============
[06/26 03:01:36    195s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:01:36    195s] (I)       Usage: 415993 = (200028 H, 215965 V) = (6.30% H, 6.83% V) = (5.441e+05um H, 5.874e+05um V)
[06/26 03:01:36    195s] (I)       
[06/26 03:01:36    195s] (I)       ============  Phase 1l Route ============
[06/26 03:01:36    195s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.13% V. EstWL: 1.131501e+06um
[06/26 03:01:36    195s] [NR-eGR] 
[06/26 03:01:36    195s] (I)       Phase 1l runs 0.09 seconds
[06/26 03:01:36    195s] (I)       
[06/26 03:01:36    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:01:36    195s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:01:36    195s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:01:36    195s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[06/26 03:01:36    195s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:01:36    195s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:01:36    195s] [NR-eGR]    met1  (2)       257( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[06/26 03:01:36    195s] [NR-eGR]    met2  (3)       742( 0.25%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[06/26 03:01:36    195s] [NR-eGR]    met3  (4)       802( 0.26%)        14( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[06/26 03:01:36    195s] [NR-eGR]    met4  (5)       349( 0.09%)        20( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.10%) 
[06/26 03:01:36    195s] [NR-eGR]    met5  (6)       200( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[06/26 03:01:36    195s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:01:36    195s] [NR-eGR] Total             2350( 0.16%)        34( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.17%) 
[06/26 03:01:36    195s] [NR-eGR] 
[06/26 03:01:36    195s] (I)       Total Global Routing Runtime: 0.65 seconds
[06/26 03:01:36    195s] (I)       total 2D Cap : 6341545 = (3180298 H, 3161247 V)
[06/26 03:01:36    195s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.13% V
[06/26 03:01:36    195s] [NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.15% V
[06/26 03:01:36    195s] (I)       ============= track Assignment ============
[06/26 03:01:36    195s] (I)       extract Global 3D Wires
[06/26 03:01:36    195s] (I)       Extract Global WL : time=0.01
[06/26 03:01:36    195s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:01:36    195s] (I)       Initialization real time=0.00 seconds
[06/26 03:01:36    195s] (I)       Run Multi-thread track assignment
[06/26 03:01:36    195s] (I)       Kernel real time=0.08 seconds
[06/26 03:01:36    195s] (I)       End Greedy Track Assignment
[06/26 03:01:36    195s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:36    195s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 31715
[06/26 03:01:36    195s] [NR-eGR]   met1  (2H) length: 3.186099e+05um, number of vias: 53417
[06/26 03:01:36    195s] [NR-eGR]   met2  (3V) length: 3.925845e+05um, number of vias: 4336
[06/26 03:01:36    195s] [NR-eGR]   met3  (4H) length: 2.198678e+05um, number of vias: 3539
[06/26 03:01:36    195s] [NR-eGR]   met4  (5V) length: 1.988657e+05um, number of vias: 389
[06/26 03:01:36    195s] [NR-eGR]   met5  (6H) length: 1.298562e+04um, number of vias: 0
[06/26 03:01:36    195s] [NR-eGR] Total length: 1.142914e+06um, number of vias: 93396
[06/26 03:01:36    195s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:36    195s] [NR-eGR] Total eGR-routed clock nets wire length: 2.147960e+04um 
[06/26 03:01:36    195s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:01:36    195s] [NR-eGR] End Peak syMemory usage = 1699.8 MB
[06/26 03:01:36    195s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.47 seconds
[06/26 03:01:36    195s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1699.8M
[06/26 03:01:36    195s] Updating RC grid for preRoute extraction ...
[06/26 03:01:36    195s] Initializing multi-corner resistance tables ...
[06/26 03:01:36    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1699.8M
[06/26 03:01:36    195s] Extraction called for design 'riscv_top' of instances=68417 and nets=10077 using extraction engine 'pre_route' .
[06/26 03:01:36    195s] pre_route RC Extraction called for design riscv_top.
[06/26 03:01:36    195s] RC Extraction called in multi-corner(2) mode.
[06/26 03:01:36    195s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:01:36    195s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:01:36    195s] RCMode: PreRoute
[06/26 03:01:36    195s]       RC Corner Indexes            0       1   
[06/26 03:01:36    195s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:01:36    195s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:01:36    195s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:01:36    195s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:01:36    195s] Shrink Factor                : 1.00000
[06/26 03:01:36    195s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:01:37    195s] Updating RC grid for preRoute extraction ...
[06/26 03:01:37    195s] Initializing multi-corner resistance tables ...
[06/26 03:01:37    195s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1699.797M)
[06/26 03:01:37    195s] ** Profile ** Start :  cpu=0:00:00.0, mem=1699.8M
[06/26 03:01:37    195s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1699.8M
[06/26 03:01:37    195s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1699.8M
[06/26 03:01:37    195s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    195s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1699.8M
[06/26 03:01:37    195s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.027, REAL:0.027, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.037, REAL:0.037, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.067, REAL:0.020, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.068, REAL:0.021, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.004, REAL:0.004, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.163, REAL:0.116, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.118, REAL:0.119, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.322, REAL:0.277, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.323, REAL:0.277, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.031, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1699.8M
[06/26 03:01:37    196s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1699.8M
[06/26 03:01:37    196s] ** Profile ** Other data :  cpu=0:00:00.4, mem=1699.8M
[06/26 03:01:37    196s] #################################################################################
[06/26 03:01:37    196s] # Design Stage: PreRoute
[06/26 03:01:37    196s] # Design Name: riscv_top
[06/26 03:01:37    196s] # Design Mode: 130nm
[06/26 03:01:37    196s] # Analysis Mode: MMMC OCV 
[06/26 03:01:37    196s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:01:37    196s] # Signoff Settings: SI Off 
[06/26 03:01:37    196s] #################################################################################
[06/26 03:01:37    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 1699.8M, InitMEM = 1699.8M)
[06/26 03:01:37    196s] Calculate early delays in OCV mode...
[06/26 03:01:37    196s] Calculate late delays in OCV mode...
[06/26 03:01:37    196s] Start delay calculation (fullDC) (4 T). (MEM=1699.8)
[06/26 03:01:37    197s] End AAE Lib Interpolated Model. (MEM=1724.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:01:38    197s] First Iteration Infinite Tw... 
[06/26 03:01:38    197s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/26 03:01:38    197s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/26 03:01:38    197s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/26 03:01:38    197s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/26 03:01:38    197s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/26 03:01:39    200s] Total number of fetched objects 9917
[06/26 03:01:39    200s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:01:39    200s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:01:39    200s] End delay calculation. (MEM=1894.3 CPU=0:00:02.8 REAL=0:00:01.0)
[06/26 03:01:39    200s] End delay calculation (fullDC). (MEM=1894.3 CPU=0:00:03.6 REAL=0:00:02.0)
[06/26 03:01:39    200s] *** CDM Built up (cpu=0:00:04.1  real=0:00:02.0  mem= 1894.3M) ***
[06/26 03:01:39    201s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:02.0 totSessionCpu=0:03:21 mem=1854.3M)
[06/26 03:01:39    201s] ** Profile ** Overall slacks :  cpu=0:00:04.7, mem=1862.3M
[06/26 03:01:40    201s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1862.3M
[06/26 03:01:40    201s] 
[06/26 03:01:40    201s] ------------------------------------------------------------
[06/26 03:01:40    201s]              Initial Summary                             
[06/26 03:01:40    201s] ------------------------------------------------------------
[06/26 03:01:40    201s] 
[06/26 03:01:40    201s] Setup views included:
[06/26 03:01:40    201s]  ss_100C_1v60.setup_view 
[06/26 03:01:40    201s] 
[06/26 03:01:40    201s] +--------------------+---------+
[06/26 03:01:40    201s] |     Setup mode     |   all   |
[06/26 03:01:40    201s] +--------------------+---------+
[06/26 03:01:40    201s] |           WNS (ns):| -24.801 |
[06/26 03:01:40    201s] |           TNS (ns):| -4675.5 |
[06/26 03:01:40    201s] |    Violating Paths:|   345   |
[06/26 03:01:40    201s] |          All Paths:|  1670   |
[06/26 03:01:40    201s] +--------------------+---------+
[06/26 03:01:40    201s] 
[06/26 03:01:40    201s] +----------------+-------------------------------+------------------+
[06/26 03:01:40    201s] |                |              Real             |       Total      |
[06/26 03:01:40    201s] |    DRVs        +------------------+------------+------------------|
[06/26 03:01:40    201s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:01:40    201s] +----------------+------------------+------------+------------------+
[06/26 03:01:40    201s] |   max_cap      |    893 (893)     |  -16.980   |    900 (900)     |
[06/26 03:01:40    201s] |   max_tran     |   1253 (9061)    |  -204.862  |   1383 (9191)    |
[06/26 03:01:40    201s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:01:40    201s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:01:40    201s] +----------------+------------------+------------+------------------+
[06/26 03:01:40    201s] 
[06/26 03:01:40    201s] Density: 3.932%
[06/26 03:01:40    201s] ------------------------------------------------------------
[06/26 03:01:40    201s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1862.3M
[06/26 03:01:40    201s] **opt_design ... cpu = 0:00:11, real = 0:00:08, mem = 1320.3M, totSessionCpu=0:03:21 **
[06/26 03:01:40    201s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/26 03:01:40    201s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:01:40    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1692.5M
[06/26 03:01:40    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1692.5M
[06/26 03:01:40    201s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:40    201s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1692.5M
[06/26 03:01:40    201s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1692.5M
[06/26 03:01:40    201s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1692.5M
[06/26 03:01:40    201s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1692.5M
[06/26 03:01:40    201s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.133, REAL:0.134, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Starting CMU at level 4, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.258, REAL:0.260, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.258, REAL:0.260, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1694.0M
[06/26 03:01:40    201s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1694.0M
[06/26 03:01:40    201s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1694.0MB).
[06/26 03:01:40    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.366, REAL:0.369, MEM:1694.0M
[06/26 03:01:40    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1694.0M
[06/26 03:01:40    201s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1718.0M
[06/26 03:01:40    201s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1718.0M
[06/26 03:01:40    201s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1718.0M
[06/26 03:01:40    201s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    201s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:01:40    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=1718.0M
[06/26 03:01:40    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1718.0M
[06/26 03:01:40    201s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:40    202s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.133, REAL:0.134, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Starting CMU at level 4, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.256, REAL:0.258, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.257, REAL:0.259, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1718.0M
[06/26 03:01:40    202s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1718.0MB).
[06/26 03:01:40    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.361, REAL:0.364, MEM:1718.0M
[06/26 03:01:40    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=1718.0M
[06/26 03:01:40    202s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1718.0M
[06/26 03:01:40    202s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1718.0M
[06/26 03:01:40    202s] *** Starting optimizing excluded clock nets MEM= 1718.0M) ***
[06/26 03:01:40    202s] *info: No excluded clock nets to be optimized.
[06/26 03:01:40    202s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1718.0M) ***
[06/26 03:01:41    202s] The useful skew maximum allowed delay is: 0.3
[06/26 03:01:41    202s] Deleting Lib Analyzer.
[06/26 03:01:41    202s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:01:41    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=1718.0M
[06/26 03:01:41    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=1718.0M
[06/26 03:01:42    203s] Route type FE_CTS_DEFAULT has the following difficult cells
[06/26 03:01:42    203s] cell sram22_256x32m4w8 has 309 blockages and 8 instances
[06/26 03:01:42    203s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:01:42    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=1730.0M
[06/26 03:01:42    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1730.0M
[06/26 03:01:42    203s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:42    203s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1730.0M
[06/26 03:01:42    203s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:       Starting CMU at level 4, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.258, REAL:0.260, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.259, REAL:0.261, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1730.0M
[06/26 03:01:42    204s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1730.0M
[06/26 03:01:42    204s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1730.0MB).
[06/26 03:01:42    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.373, REAL:0.376, MEM:1730.0M
[06/26 03:01:42    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=1730.0M
[06/26 03:01:42    204s] 
[06/26 03:01:42    204s] Footprint cell information for calculating maxBufDist
[06/26 03:01:42    204s] *info: There are 12 candidate Buffer cells
[06/26 03:01:42    204s] *info: There are 13 candidate Inverter cells
[06/26 03:01:42    204s] 
[06/26 03:01:43    204s] 
[06/26 03:01:43    204s] Creating Lib Analyzer ...
[06/26 03:01:43    204s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:01:43    204s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:01:43    204s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:01:43    204s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:01:43    204s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:01:43    204s] 
[06/26 03:01:46    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:28 mem=1823.8M
[06/26 03:01:46    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:28 mem=1823.8M
[06/26 03:01:46    207s] Creating Lib Analyzer, finished. 
[06/26 03:01:46    207s] 
[06/26 03:01:46    207s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:01:47    208s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1917.3M
[06/26 03:01:47    208s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1917.3M
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Netlist preparation processing... 
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Constant propagation run...
[06/26 03:01:47    208s] CPU of constant propagation run : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Dangling output instance removal run...
[06/26 03:01:47    208s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Dont care observability instance removal run...
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_1 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_2 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_3 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_4 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_5 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_6 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_7 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_8 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_9 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_10 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_11 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_12 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_13 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_14 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_15 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_16 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_17 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_18 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_19 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_20 (sky130_fd_sc_hd__tap_1)
[06/26 03:01:47    208s] Dont care observability instance removal limited due to other irremovable instances...
[06/26 03:01:47    208s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Removed instances... 
[06/26 03:01:47    208s] 	-Remove inst tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell58 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell57 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell56 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell55 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell54 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell53 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell52 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell51 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell50 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell49 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell48 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell47 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell46 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell45 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell44 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell43 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell42 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell41 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell40 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell39 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell38 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell37 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell36 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell35 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell34 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell33 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell32 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell31 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell30 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell29 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell28 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell146 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell145 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell144 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell143 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell142 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell141 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell140 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell139 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell138 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell137 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell136 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell135 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell134 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell133 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell132 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell131 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell130 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell129 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell128 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell127 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell126 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell125 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell124 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell123 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell122 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell121 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell120 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell119 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell118 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell117 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell116 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell115 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell114 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell113 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell112 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell111 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell110 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell109 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell108 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell107 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell106 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell105 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell104 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell103 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell102 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell101 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell100 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell99 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell98 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell97 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell96 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell95 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell94 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell93 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell92 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell91 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell90 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell89 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell88 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell87 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell86 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell85 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell84 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell83 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell82 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell81 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell80 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell79 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell78 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell77 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell76 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell75 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell74 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell73 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell72 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell71 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell70 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell69 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell68 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell67 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell66 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell65 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell64 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell63 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell62 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell61 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell60 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell59 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell58 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell57 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell56 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell55 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell54 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell53 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell52 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell51 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell50 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell49 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell48 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell47 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell46 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell45 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell44 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell43 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell42 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell41 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell40 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell39 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell38 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell37 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell36 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell35 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell34 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell33 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell32 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell31 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell30 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell29 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell28 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/icache/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/dcache/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst mem/arbiter/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_1_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_1_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_1_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell176 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell175 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell174 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell173 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell172 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell171 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell170 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell169 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell168 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell167 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell166 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell165 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell164 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell163 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell162 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell161 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell160 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell159 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell158 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell157 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell156 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell155 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell154 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell153 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell152 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell151 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell150 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell149 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell148 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell147 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell146 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell145 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell144 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell143 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell142 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell141 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell140 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell139 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell138 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell137 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell136 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell135 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell134 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell133 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell132 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell131 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell130 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell129 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell128 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell127 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell126 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell125 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell124 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell123 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell122 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell121 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell120 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell119 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell118 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell117 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell116 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell115 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell114 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell113 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell112 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell111 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell110 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell109 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell108 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell107 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell106 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell105 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell104 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell103 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell102 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell101 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell100 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell99 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell98 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell97 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell96 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell95 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell94 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell93 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell92 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell91 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell90 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell89 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell88 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell87 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell86 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell85 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell84 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell83 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell82 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell81 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell80 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell79 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell78 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell77 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell76 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell75 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell74 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell73 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell72 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell71 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell70 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell69 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell68 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell67 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell66 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell65 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell64 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell63 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell62 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell61 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell60 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell59 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell58 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell57 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell56 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell55 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell54 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell53 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell52 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell51 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell50 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell49 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell48 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell47 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell46 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell45 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell44 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell43 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell42 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell41 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell40 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell39 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell38 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell37 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell36 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell35 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell34 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell33 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell32 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell31 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell30 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell29 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell28 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/pc_select_X_WB/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/pc_sel_jal_ID_X/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_X_WB/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/instr_ID_X/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_kill_mux/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_kill_mux/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_kill_mux/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_kill_mux/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_kill_mux/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_X_WB/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_ID_X/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_ID_X/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_ID_X/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_ID_X/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ctrl_ID_X/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/csr_uImm_ID_X/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/PCSelect/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/PCSelect/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell37 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell36 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell35 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell34 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell33 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell32 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell31 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell30 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell29 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell28 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/MemLoadMasked/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/JALTarget/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell95 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell94 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell93 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell92 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell91 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell90 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell89 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell88 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell87 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell86 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell85 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell84 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell83 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell82 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell81 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell80 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell79 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell78 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell77 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell76 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell75 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell74 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell73 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell72 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell71 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell70 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell69 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell68 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell67 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell66 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell65 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell64 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell63 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell62 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell61 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell60 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell59 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell58 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell57 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell56 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell55 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell54 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell53 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell52 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell51 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell50 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell49 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell48 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell47 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell46 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell45 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell44 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell43 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell42 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell41 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell40 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell39 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell38 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell37 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell36 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell35 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell34 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell33 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell32 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell31 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell30 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell29 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell28 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell27 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell26 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell25 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell24 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell23 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell22 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell21 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell20 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell19 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell18 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell17 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell16 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell15 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell14 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell13 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell12 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell11 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell10 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell9 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell8 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell7 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/ImmGen/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/CtrlDec/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/CtrlDec/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 	-Remove inst cpu/CtrlDec/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Replaced instances... 
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Removed 630 instances
[06/26 03:01:47    208s] 	CPU for removing db instances : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] CPU of: netlist preparation :0:00:00.1 (mem :1917.3M)
[06/26 03:01:47    208s] 
[06/26 03:01:47    208s] Mark undriven nets with IPOIgnored run...
[06/26 03:01:47    208s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1917.3M)
[06/26 03:01:47    208s] *info: Marking 0 isolation instances dont touch
[06/26 03:01:47    208s] *info: Marking 0 level shifter instances dont touch
[06/26 03:01:47    208s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1937.5M
[06/26 03:01:47    208s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:1937.5M
[06/26 03:01:47    208s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1937.5M
[06/26 03:01:47    208s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1937.5M
[06/26 03:01:47    208s] Deleting Lib Analyzer.
[06/26 03:01:47    208s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:01:47    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=1776.3M
[06/26 03:01:47    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1776.3M
[06/26 03:01:47    208s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:01:47    208s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=1869.7M
[06/26 03:01:47    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.7M
[06/26 03:01:47    208s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:47    208s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1869.7M
[06/26 03:01:47    208s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.116, REAL:0.117, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:       Starting CMU at level 4, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.227, REAL:0.229, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.228, REAL:0.229, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.031, REAL:0.031, MEM:1869.7M
[06/26 03:01:47    209s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.036, MEM:1869.7M
[06/26 03:01:47    209s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1869.7MB).
[06/26 03:01:47    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.323, MEM:1869.7M
[06/26 03:01:47    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=1885.7M
[06/26 03:01:47    209s] 
[06/26 03:01:47    209s] Creating Lib Analyzer ...
[06/26 03:01:47    209s] Begin: Area Reclaim Optimization
[06/26 03:01:47    209s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:01:47    209s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:01:47    209s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:01:47    209s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:01:47    209s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:01:47    209s] 
[06/26 03:01:50    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=1887.8M
[06/26 03:01:50    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=1887.8M
[06/26 03:01:50    212s] Creating Lib Analyzer, finished. 
[06/26 03:01:50    212s] 
[06/26 03:01:50    212s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:01:50    212s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1887.8M
[06/26 03:01:50    212s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1887.8M
[06/26 03:01:50    212s] Reclaim Optimization WNS Slack -24.801  TNS Slack -4675.506 Density 3.82
[06/26 03:01:50    212s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:50    212s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/26 03:01:50    212s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:50    212s] |     3.82%|        -| -24.801|-4675.506|   0:00:00.0| 1887.8M|
[06/26 03:01:51    213s] |     3.82%|        2| -24.801|-4675.506|   0:00:01.0| 2054.1M|
[06/26 03:01:51    213s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[06/26 03:01:51    213s] |     3.82%|        1| -24.801|-4675.506|   0:00:00.0| 2054.1M|
[06/26 03:01:51    213s] |     3.82%|        0| -24.801|-4675.506|   0:00:00.0| 2054.1M|
[06/26 03:01:51    214s] |     3.82%|       11| -24.801|-4675.479|   0:00:00.0| 2054.1M|
[06/26 03:01:51    214s] |     3.82%|        0| -24.801|-4675.479|   0:00:00.0| 2054.1M|
[06/26 03:01:51    214s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:51    214s] Reclaim Optimization End WNS Slack -24.801  TNS Slack -4675.479 Density 3.82
[06/26 03:01:51    214s] 
[06/26 03:01:51    214s] ** Summary: Restruct = 2 Buffer Deletion = 0 Declone = 1 Resize = 10 **
[06/26 03:01:51    214s] --------------------------------------------------------------
[06/26 03:01:51    214s] |                                   | Total     | Sequential |
[06/26 03:01:51    214s] --------------------------------------------------------------
[06/26 03:01:51    214s] | Num insts resized                 |      10  |       0    |
[06/26 03:01:51    214s] | Num insts undone                  |       1  |       0    |
[06/26 03:01:51    214s] | Num insts Downsized               |      10  |       0    |
[06/26 03:01:51    214s] | Num insts Samesized               |       0  |       0    |
[06/26 03:01:51    214s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:01:51    214s] | Num multiple commits+uncommits    |       0  |       -    |
[06/26 03:01:51    214s] --------------------------------------------------------------
[06/26 03:01:51    214s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:01:51    214s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:01:51    214s] **** End NDR-Layer Usage Statistics ****
[06/26 03:01:51    214s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:04.0) **
[06/26 03:01:51    214s] Executing incremental physical updates
[06/26 03:01:51    214s] Executing incremental physical updates
[06/26 03:01:51    214s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1944.7M
[06/26 03:01:51    214s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1944.7M
[06/26 03:01:51    214s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1944.7M
[06/26 03:01:51    214s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1944.7M
[06/26 03:01:51    214s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=1789.65M, totSessionCpu=0:03:35).
[06/26 03:01:52    215s] Deleting Lib Analyzer.
[06/26 03:01:52    215s] Begin: GigaOpt high fanout net optimization
[06/26 03:01:52    215s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:01:52    215s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:01:52    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=1790.4M
[06/26 03:01:52    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:1790.4M
[06/26 03:01:52    215s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:52    215s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.134, REAL:0.135, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Starting CMU at level 4, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.262, REAL:0.264, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.262, REAL:0.264, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1790.4M
[06/26 03:01:52    215s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1790.4M
[06/26 03:01:52    215s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1790.4MB).
[06/26 03:01:52    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.366, REAL:0.369, MEM:1790.4M
[06/26 03:01:52    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1790.4M
[06/26 03:01:52    215s] 
[06/26 03:01:52    215s] Creating Lib Analyzer ...
[06/26 03:01:52    215s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:01:52    215s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:01:52    215s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:01:52    215s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:01:52    215s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:01:52    215s] 
[06/26 03:01:55    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=1790.4M
[06/26 03:01:55    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:39 mem=1790.4M
[06/26 03:01:55    218s] Creating Lib Analyzer, finished. 
[06/26 03:01:55    218s] 
[06/26 03:01:55    218s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[06/26 03:01:56    219s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1883.9M
[06/26 03:01:56    219s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1883.9M
[06/26 03:01:56    220s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:56    220s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/26 03:01:56    220s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:56    220s] |     3.82%|        -| -24.801|-4675.479|   0:00:00.0| 1883.9M|
[06/26 03:01:56    220s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:01:56    220s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:01:56    220s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:01:56    220s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:01:56    220s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:01:56    220s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:01:56    220s] |     3.82%|        -| -24.801|-4675.479|   0:00:00.0| 1899.9M|
[06/26 03:01:56    220s] +----------+---------+--------+---------+------------+--------+
[06/26 03:01:56    220s] 
[06/26 03:01:56    220s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1899.9M) ***
[06/26 03:01:56    220s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:01:56    220s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:01:56    220s] **** End NDR-Layer Usage Statistics ****
[06/26 03:01:56    220s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1789.7M
[06/26 03:01:56    220s] End: GigaOpt high fanout net optimization
[06/26 03:01:56    220s] Begin: GigaOpt DRV Optimization
[06/26 03:01:56    220s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:01:56    220s] PhyDesignGrid: maxLocalDensity 3.00
[06/26 03:01:56    220s] ### Creating PhyDesignMc. totSessionCpu=0:03:40 mem=1789.7M
[06/26 03:01:56    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1789.7M
[06/26 03:01:56    220s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:01:56    220s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1789.7M
[06/26 03:01:56    220s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.116, REAL:0.117, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:       Starting CMU at level 4, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.233, REAL:0.235, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.234, REAL:0.236, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:1789.7M
[06/26 03:01:57    220s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:1789.7M
[06/26 03:01:57    220s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1789.7MB).
[06/26 03:01:57    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.324, REAL:0.327, MEM:1789.7M
[06/26 03:01:57    220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=1797.7M
[06/26 03:01:57    220s] 
[06/26 03:01:57    220s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[06/26 03:01:58    221s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1891.1M
[06/26 03:01:58    221s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1891.1M
[06/26 03:01:58    221s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:01:58    221s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 03:01:58    221s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:01:58    221s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 03:01:58    221s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:01:58    221s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:01:58    222s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:01:58    222s] Info: violation cost 93543.109375 (cap = 5246.720215, tran = 88291.351562, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[06/26 03:01:58    222s] |  1534| 10458|  -205.16|  1042|  1042|   -17.00|     0|     0|     0|     0|   -24.80| -4675.48|       0|       0|       0|   3.82|          |         |
[06/26 03:02:04    240s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:02:04    241s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:02:04    241s] Info: violation cost 5948.119629 (cap = 0.054083, tran = 5948.065430, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:02:04    241s] |   706|   763|    -0.51|     2|     2|    -0.01|     0|     0|     0|     0|    -7.36|  -735.35|    1001|     319|     374|   4.70| 0:00:06.0|  2118.0M|
[06/26 03:02:06    244s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:02:06    244s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:02:06    244s] Info: violation cost 4883.841797 (cap = 0.000000, tran = 4883.841797, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:02:06    244s] |   732|   739|    -0.27|     0|     0|     0.00|     0|     0|     0|     0|    -7.87|  -738.87|     582|      85|     321|   5.21| 0:00:02.0|  2118.0M|
[06/26 03:02:06    244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] ###############################################################################
[06/26 03:02:06    244s] #
[06/26 03:02:06    244s] #  Large fanout net report:  
[06/26 03:02:06    244s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/26 03:02:06    244s] #     - current density: 5.21
[06/26 03:02:06    244s] #
[06/26 03:02:06    244s] #  List of high fanout nets:
[06/26 03:02:06    244s] #
[06/26 03:02:06    244s] ###############################################################################
[06/26 03:02:06    244s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:02:06    244s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:02:06    244s] **** End NDR-Layer Usage Statistics ****
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] =======================================================================
[06/26 03:02:06    244s]                 Reasons for remaining drv violations
[06/26 03:02:06    244s] =======================================================================
[06/26 03:02:06    244s] *info: Total 52 net(s) have violations which can't be fixed by DRV optimization.
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] MultiBuffering failure reasons
[06/26 03:02:06    244s] ------------------------------------------------
[06/26 03:02:06    244s] *info:    20 net(s): Could not be fixed because the net has less than two terms.
[06/26 03:02:06    244s] *info:    32 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] *info: Total 680 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] *** Finish DRV Fixing (cpu=0:00:22.2 real=0:00:08.0 mem=2118.0M) ***
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2008.6M
[06/26 03:02:06    244s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:2008.6M
[06/26 03:02:06    244s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2008.6M
[06/26 03:02:06    244s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2008.6M
[06/26 03:02:06    244s] End: GigaOpt DRV Optimization
[06/26 03:02:06    244s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:02:06    244s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:02:06    244s] **opt_design ... cpu = 0:00:53, real = 0:00:34, mem = 1437.4M, totSessionCpu=0:04:04 **
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] Active setup views:
[06/26 03:02:06    244s]  ss_100C_1v60.setup_view
[06/26 03:02:06    244s]   Dominating endpoints: 0
[06/26 03:02:06    244s]   Dominating TNS: -0.000
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] Deleting Lib Analyzer.
[06/26 03:02:06    244s] Begin: GigaOpt Global Optimization
[06/26 03:02:06    244s] *info: use new DP (enabled)
[06/26 03:02:06    244s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:02:06    244s] PhyDesignGrid: maxLocalDensity 1.20
[06/26 03:02:06    244s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1840.6M
[06/26 03:02:06    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:1840.6M
[06/26 03:02:06    244s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:02:06    244s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Starting CMU at level 4, MEM:1840.6M
[06/26 03:02:06    244s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.008, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.270, REAL:0.271, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.270, REAL:0.271, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1841.4M
[06/26 03:02:06    244s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1841.4M
[06/26 03:02:06    244s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1841.4MB).
[06/26 03:02:06    244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.378, REAL:0.379, MEM:1841.4M
[06/26 03:02:06    244s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:05 mem=1841.4M
[06/26 03:02:06    244s] 
[06/26 03:02:06    244s] Creating Lib Analyzer ...
[06/26 03:02:06    244s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:02:06    244s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:02:06    244s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:02:06    244s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:02:06    244s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:02:06    244s] 
[06/26 03:02:09    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=1841.4M
[06/26 03:02:09    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=1841.4M
[06/26 03:02:09    248s] Creating Lib Analyzer, finished. 
[06/26 03:02:09    248s] 
[06/26 03:02:09    248s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:02:12    250s] *info: 19 clock nets excluded
[06/26 03:02:12    250s] *info: 8 special nets excluded.
[06/26 03:02:12    250s] *info: 804 no-driver nets excluded.
[06/26 03:02:13    252s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1919.6M
[06/26 03:02:13    252s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1919.6M
[06/26 03:02:14    252s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:02:14    252s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:02:14    252s] ** GigaOpt Global Opt WNS Slack -7.868  TNS Slack -738.867 
[06/26 03:02:14    252s] +--------+--------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:02:14    252s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:02:14    252s] +--------+--------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:02:14    252s] |  -7.868|-738.867|     5.21%|   0:00:00.0| 1951.6M|ss_100C_1v60.setup_view|  default| mem/dcache/sram_10/wmask[2]                        |
[06/26 03:02:15    254s] |  -4.709|-309.761|     5.21%|   0:00:01.0| 2123.0M|ss_100C_1v60.setup_view|  default| mem/dcache/sram_10/wmask[3]                        |
[06/26 03:02:16    258s] |  -2.884|-154.932|     5.24%|   0:00:01.0| 2130.0M|ss_100C_1v60.setup_view|  default| mem/dcache/sram_10/wmask[3]                        |
[06/26 03:02:16    258s] |  -2.884|-154.932|     5.24%|   0:00:00.0| 2130.0M|ss_100C_1v60.setup_view|  default| mem/dcache/sram_10/wmask[3]                        |
[06/26 03:02:16    260s] |  -0.789| -20.194|     5.26%|   0:00:00.0| 2135.2M|ss_100C_1v60.setup_view|  default| mem/dcache/hold_instr_reg/q_reg[18]/D              |
[06/26 03:02:17    261s] |  -0.429|  -7.377|     5.26%|   0:00:01.0| 2137.7M|ss_100C_1v60.setup_view|  default| mem/dcache/hold_instr_reg/q_reg[18]/D              |
[06/26 03:02:17    261s] |   0.100|   0.000|     5.26%|   0:00:00.0| 2137.7M|                     NA|       NA| NA                                                 |
[06/26 03:02:17    261s] +--------+--------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:02:17    261s] 
[06/26 03:02:17    261s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:09.6 real=0:00:03.0 mem=2137.7M) ***
[06/26 03:02:17    261s] 
[06/26 03:02:17    261s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.6 real=0:00:03.0 mem=2137.7M) ***
[06/26 03:02:17    261s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:02:17    261s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:02:17    261s] **** End NDR-Layer Usage Statistics ****
[06/26 03:02:17    261s] ** GigaOpt Global Opt End WNS Slack 0.100  TNS Slack 0.000 
[06/26 03:02:17    261s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2026.8M
[06/26 03:02:17    261s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:2026.8M
[06/26 03:02:17    261s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2026.8M
[06/26 03:02:17    261s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2026.8M
[06/26 03:02:17    261s] End: GigaOpt Global Optimization
[06/26 03:02:17    261s] *** Timing Is met
[06/26 03:02:17    261s] *** Check timing (0:00:00.0)
[06/26 03:02:17    261s] Deleting Lib Analyzer.
[06/26 03:02:17    262s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:02:17    262s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=1854.5M
[06/26 03:02:17    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=1854.5M
[06/26 03:02:17    262s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.136, REAL:0.137, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.275, REAL:0.277, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.275, REAL:0.278, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1854.5M
[06/26 03:02:17    262s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1854.5M
[06/26 03:02:17    262s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:02:17    262s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=1948.0M
[06/26 03:02:17    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:1948.0M
[06/26 03:02:17    262s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:02:18    262s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Starting CMU at level 4, MEM:1948.0M
[06/26 03:02:18    262s] OPERPROF:       Finished CMU at level 4, CPU:0.012, REAL:0.010, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.275, REAL:0.276, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.276, REAL:0.277, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1964.0M
[06/26 03:02:18    262s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1964.0M
[06/26 03:02:18    262s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1964.0MB).
[06/26 03:02:18    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.385, REAL:0.386, MEM:1964.0M
[06/26 03:02:18    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:23 mem=1964.0M
[06/26 03:02:18    262s] 
[06/26 03:02:18    262s] Creating Lib Analyzer ...
[06/26 03:02:18    262s] Begin: Area Reclaim Optimization
[06/26 03:02:18    263s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:02:18    263s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:02:18    263s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:02:18    263s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:02:18    263s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:02:18    263s] 
[06/26 03:02:21    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=1966.0M
[06/26 03:02:21    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=1966.0M
[06/26 03:02:21    265s] Creating Lib Analyzer, finished. 
[06/26 03:02:21    266s] 
[06/26 03:02:21    266s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:02:21    266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1966.0M
[06/26 03:02:21    266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1966.0M
[06/26 03:02:21    266s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.26
[06/26 03:02:21    266s] +----------+---------+--------+--------+------------+--------+
[06/26 03:02:21    266s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 03:02:21    266s] +----------+---------+--------+--------+------------+--------+
[06/26 03:02:21    266s] |     5.26%|        -|   0.100|   0.000|   0:00:00.0| 1966.0M|
[06/26 03:02:21    266s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[06/26 03:02:21    266s] |     5.26%|        0|   0.100|   0.000|   0:00:00.0| 1966.0M|
[06/26 03:02:23    269s] |     4.89%|      565|   0.100|   0.000|   0:00:02.0| 2118.6M|
[06/26 03:02:26    276s] |     4.63%|     1108|   0.093|   0.000|   0:00:03.0| 2118.6M|
[06/26 03:02:26    277s] |     4.63%|       39|   0.095|   0.000|   0:00:00.0| 2118.6M|
[06/26 03:02:26    277s] |     4.63%|        1|   0.095|   0.000|   0:00:00.0| 2118.6M|
[06/26 03:02:26    277s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[06/26 03:02:26    277s] |     4.63%|        0|   0.095|   0.000|   0:00:00.0| 2118.6M|
[06/26 03:02:26    277s] |     4.63%|        0|   0.095|   0.000|   0:00:00.0| 2118.6M|
[06/26 03:02:26    277s] +----------+---------+--------+--------+------------+--------+
[06/26 03:02:26    277s] Reclaim Optimization End WNS Slack 0.095  TNS Slack 0.000 Density 4.63
[06/26 03:02:26    277s] 
[06/26 03:02:26    277s] ** Summary: Restruct = 0 Buffer Deletion = 541 Declone = 58 Resize = 908 **
[06/26 03:02:26    277s] --------------------------------------------------------------
[06/26 03:02:26    277s] |                                   | Total     | Sequential |
[06/26 03:02:26    277s] --------------------------------------------------------------
[06/26 03:02:26    277s] | Num insts resized                 |     898  |       0    |
[06/26 03:02:26    277s] | Num insts undone                  |     239  |       0    |
[06/26 03:02:26    277s] | Num insts Downsized               |     898  |       0    |
[06/26 03:02:26    277s] | Num insts Samesized               |       0  |       0    |
[06/26 03:02:26    277s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:02:26    277s] | Num multiple commits+uncommits    |      12  |       -    |
[06/26 03:02:26    277s] --------------------------------------------------------------
[06/26 03:02:26    277s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:02:26    277s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:02:26    277s] **** End NDR-Layer Usage Statistics ****
[06/26 03:02:26    277s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.8) (real = 0:00:08.0) **
[06/26 03:02:26    277s] Executing incremental physical updates
[06/26 03:02:26    277s] Executing incremental physical updates
[06/26 03:02:26    277s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2009.1M
[06/26 03:02:26    277s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2009.1M
[06/26 03:02:26    277s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2009.1M
[06/26 03:02:26    277s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2009.1M
[06/26 03:02:26    277s] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:08, mem=1856.50M, totSessionCpu=0:04:38).
[06/26 03:02:27    278s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.135, REAL:0.136, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.263, REAL:0.265, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.263, REAL:0.265, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1856.5M
[06/26 03:02:27    278s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1856.5M
[06/26 03:02:27    278s] **INFO: Flow update: Design is easy to close.
[06/26 03:02:27    278s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/26 03:02:27    278s] Type 'man IMPSP-9025' for more detail.
[06/26 03:02:27    278s] User Input Parameters:
[06/26 03:02:27    278s] - Congestion Driven    : On
[06/26 03:02:27    278s] - Timing Driven        : On
[06/26 03:02:27    278s] - Area-Violation Based : On
[06/26 03:02:27    278s] - Start Rollback Level : -5
[06/26 03:02:27    278s] - Legalized            : On
[06/26 03:02:27    278s] - Window Based         : Off
[06/26 03:02:27    278s] 
[06/26 03:02:27    278s] 
[06/26 03:02:27    278s] *** Start incrementalPlace ***
[06/26 03:02:27    278s] no activity file in design. spp won't run.
[06/26 03:02:28    279s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:02:28    279s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:02:28    279s] Starting Early Global Route congestion estimation: mem = 1856.5M
[06/26 03:02:28    279s] (I)       Reading DB...
[06/26 03:02:28    279s] (I)       Read data from FE... (mem=1856.5M)
[06/26 03:02:28    279s] (I)       Read nodes and places... (mem=1856.5M)
[06/26 03:02:28    279s] (I)       Done Read nodes and places (cpu=0.083s, mem=1882.0M)
[06/26 03:02:28    279s] (I)       Read nets... (mem=1882.0M)
[06/26 03:02:28    279s] (I)       Done Read nets (cpu=0.031s, mem=1882.0M)
[06/26 03:02:28    279s] (I)       Done Read data from FE (cpu=0.114s, mem=1882.0M)
[06/26 03:02:28    279s] (I)       before initializing RouteDB syMemory usage = 1882.0 MB
[06/26 03:02:28    279s] (I)       congestionReportName   : 
[06/26 03:02:28    279s] (I)       layerRangeFor2DCongestion : 
[06/26 03:02:28    279s] (I)       buildTerm2TermWires    : 1
[06/26 03:02:28    279s] (I)       doTrackAssignment      : 1
[06/26 03:02:28    279s] (I)       dumpBookshelfFiles     : 0
[06/26 03:02:28    279s] (I)       numThreads             : 4
[06/26 03:02:28    279s] (I)       bufferingAwareRouting  : false
[06/26 03:02:28    279s] (I)       honorPin               : false
[06/26 03:02:28    279s] (I)       honorPinGuide          : true
[06/26 03:02:28    279s] (I)       honorPartition         : false
[06/26 03:02:28    279s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:02:28    279s] (I)       allowPartitionCrossover: false
[06/26 03:02:28    279s] (I)       honorSingleEntry       : true
[06/26 03:02:28    279s] (I)       honorSingleEntryStrong : true
[06/26 03:02:28    279s] (I)       handleViaSpacingRule   : false
[06/26 03:02:28    279s] (I)       handleEolSpacingRule   : false
[06/26 03:02:28    279s] (I)       PDConstraint           : none
[06/26 03:02:28    279s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:02:28    279s] (I)       expBetterNDRHandling   : false
[06/26 03:02:28    279s] (I)       routingEffortLevel     : 3
[06/26 03:02:28    279s] (I)       effortLevel            : standard
[06/26 03:02:28    279s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:02:28    279s] (I)       [06/26 03:02:28    279s] [NR-eGR] minRouteLayer          : 2
[06/26 03:02:28    279s] [NR-eGR] maxRouteLayer          : 127
relaxedTopLayerCeiling : 127
[06/26 03:02:28    279s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:02:28    279s] (I)       numRowsPerGCell        : 1
[06/26 03:02:28    279s] (I)       speedUpLargeDesign     : 0
[06/26 03:02:28    279s] (I)       multiThreadingTA       : 1
[06/26 03:02:28    279s] (I)       optimizationMode       : false
[06/26 03:02:28    279s] (I)       routeSecondPG          : false
[06/26 03:02:28    279s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:02:28    279s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:02:28    279s] (I)       punchThroughDistance   : 500.00
[06/26 03:02:28    279s] (I)       scenicBound            : 1.15
[06/26 03:02:28    279s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:02:28    279s] (I)       source-to-sink ratio   : 0.00
[06/26 03:02:28    279s] (I)       targetCongestionRatioH : 1.00
[06/26 03:02:28    279s] (I)       targetCongestionRatioV : 1.00
[06/26 03:02:28    279s] (I)       layerCongestionRatio   : 0.70
[06/26 03:02:28    279s] (I)       m1CongestionRatio      : 0.10
[06/26 03:02:28    279s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:02:28    279s] (I)       localRouteEffort       : 1.00
[06/26 03:02:28    279s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:02:28    279s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:02:28    279s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:02:28    279s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:02:28    279s] (I)       routeVias              : 
[06/26 03:02:28    279s] (I)       readTROption           : true
[06/26 03:02:28    279s] (I)       extraSpacingFactor     : 1.00
[06/26 03:02:28    279s] (I)       routeSelectedNetsOnly  : false
[06/26 03:02:28    279s] (I)       clkNetUseMaxDemand     : false
[06/26 03:02:28    279s] (I)       [06/26 03:02:28    279s] [NR-eGR] numTracksPerClockWire  : 0
extraDemandForClocks   : 0
[06/26 03:02:28    279s] (I)       steinerRemoveLayers    : false
[06/26 03:02:28    279s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:02:28    279s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:02:28    279s] (I)       similarTopologyRoutingFast : false
[06/26 03:02:28    279s] (I)       spanningTreeRefinement : false
[06/26 03:02:28    279s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:02:28    279s] (I)       starting read tracks
[06/26 03:02:28    279s] (I)       build grid graph
[06/26 03:02:28    279s] (I)       build grid graph start
[06/26 03:02:28    279s] (I)       build grid graph end
[06/26 03:02:28    279s] (I)       merge level 0
[06/26 03:02:28    279s] [NR-eGR] li1 has no routable track
[06/26 03:02:28    279s] [NR-eGR] met1 has single uniform track structure
[06/26 03:02:28    279s] [NR-eGR] met2 has single uniform track structure
[06/26 03:02:28    279s] [NR-eGR] met3 has single uniform track structure
[06/26 03:02:28    279s] [NR-eGR] met4 has single uniform track structure
[06/26 03:02:28    279s] [NR-eGR] met5 has single uniform track structure
[06/26 03:02:28    279s] (I)       numViaLayers=6
[06/26 03:02:28    279s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:02:28    279s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:02:28    279s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:02:28    279s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:02:28    279s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:02:28    279s] (I)       end build via table
[06/26 03:02:28    279s] [NR-eGR] Read 38313 PG shapes in 0.007 seconds
[06/26 03:02:28    279s] 
[06/26 03:02:28    279s] [NR-eGR] numRoutingBlks=0 numInstBlks=149912 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:02:28    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:02:28    279s] (I)       readDataFromPlaceDB
[06/26 03:02:28    279s] (I)       Read net information..
[06/26 03:02:28    279s] (I)       Read testcase time = 0.003 seconds
[06/26 03:02:28    279s] 
[06/26 03:02:28    279s] (I)       read default dcut vias
[06/26 03:02:28    279s] (I)       [06/26 03:02:28    279s] [NR-eGR] Read numTotalNets=10047  numIgnoredNets=0
Reading via L1M1_PR for layer: 0 
[06/26 03:02:28    279s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:02:28    279s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:02:28    279s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:02:28    279s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:02:28    279s] (I)       early_global_route_priority property id does not exist.
[06/26 03:02:28    279s] (I)       build grid graph start
[06/26 03:02:28    279s] (I)       build grid graph end
[06/26 03:02:28    279s] (I)       Model blockage into capacity
[06/26 03:02:28    279s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:02:28    279s] (I)       Modeling time = 0.155 seconds
[06/26 03:02:28    279s] 
[06/26 03:02:28    279s] (I)       Number of ignored nets = 0
[06/26 03:02:28    279s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:02:28    279s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:02:28    279s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:02:28    279s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:02:28    279s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:02:28    279s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1912.0 MB
[06/26 03:02:28    279s] (I)       Ndr track 0 does not exist
[06/26 03:02:28    279s] (I)       Layer1  viaCost=200.00
[06/26 03:02:28    279s] (I)       Layer2  viaCost=200.00
[06/26 03:02:28    279s] (I)       Layer3  viaCost=300.00
[06/26 03:02:28    279s] (I)       Layer4  viaCost=200.00
[06/26 03:02:28    279s] (I)       Layer5  viaCost=200.00
[06/26 03:02:28    279s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:02:28    279s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:02:28    279s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:02:28    279s] (I)       Site width          :   460  (dbu)
[06/26 03:02:28    279s] (I)       Row height          :  2720  (dbu)
[06/26 03:02:28    279s] (I)       GCell width         :  2720  (dbu)
[06/26 03:02:28    279s] (I)       GCell height        :  2720  (dbu)
[06/26 03:02:28    279s] (I)       Grid                :   662   662     6
[06/26 03:02:28    279s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:02:28    279s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:02:28    279s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:02:28    279s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:02:28    279s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:02:28    279s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:02:28    279s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:02:28    279s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:02:28    279s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:02:28    279s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:02:28    279s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:02:28    279s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:02:28    279s] (I)       --------------------------------------------------------
[06/26 03:02:28    279s] 
[06/26 03:02:28    279s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:02:28    279s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:02:28    279s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1[06/26 03:02:28    279s] [NR-eGR] ============ Routing rule table ============
[06/26 03:02:28    279s] [NR-eGR] Rule id: 0  Nets: 10047 
  L4=1  L5=1  L6=1
[06/26 03:02:28    279s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:02:28    279s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:02:28    279s] [NR-eGR] ========================================
[06/26 03:02:28    279s] [NR-eGR] 
[06/26 03:02:28    279s] (I)       blocked tracks on layer2 : = 1704953 / 3504628 (48.65%)
[06/26 03:02:28    279s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:02:28    279s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:02:28    279s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:02:28    279s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:02:28    279s] (I)       After initializing earlyGlobalRoute syMemory usage = 1912.0 MB
[06/26 03:02:28    279s] (I)       Loading and dumping file time : 0.41 seconds
[06/26 03:02:28    279s] (I)       ============= Initialization =============
[06/26 03:02:28    279s] (I)       totalPins=35768  totalGlobalPin=35523 (99.32%)
[06/26 03:02:28    279s] (I)       total 2D Cap : 6336796 = (3176118 H, 3160678 V)
[06/26 03:02:28    279s] (I)       ============  Phase 1a Route ============
[06/26 03:02:28    279s] [NR-eGR] Layer group 1: route 10047 net(s) in layer range [2, 6]
[06/26 03:02:28    279s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:02:28    279s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=5
[06/26 03:02:28    279s] (I)       Usage: 419518 = (203257 H, 216261 V) = (6.40% H, 6.84% V) = (5.529e+05um H, 5.882e+05um V)
[06/26 03:02:28    279s] (I)       
[06/26 03:02:28    279s] (I)       ============  Phase 1b Route ============
[06/26 03:02:28    279s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:02:28    279s] (I)       Usage: 420039 = (203393 H, 216646 V) = (6.40% H, 6.85% V) = (5.532e+05um H, 5.893e+05um V)
[06/26 03:02:28    279s] (I)       
[06/26 03:02:28    279s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.47% V. EstWL: 1.142506e+06um
[06/26 03:02:28    279s] (I)       ============  Phase 1c Route ============
[06/26 03:02:28    279s] (I)       Level2 Grid: 133 x 133
[06/26 03:02:28    279s] (I)       Phase 1c runs 0.12 seconds
[06/26 03:02:28    279s] (I)       Usage: 420572 = (203486 H, 217086 V) = (6.41% H, 6.87% V) = (5.535e+05um H, 5.905e+05um V)
[06/26 03:02:28    279s] (I)       
[06/26 03:02:28    279s] (I)       ============  Phase 1d Route ============
[06/26 03:02:28    279s] (I)       Phase 1d runs 0.02 seconds
[06/26 03:02:28    279s] (I)       Usage: 420574 = (203486 H, 217088 V) = (6.41% H, 6.87% V) = (5.535e+05um H, 5.905e+05um V)
[06/26 03:02:28    279s] (I)       
[06/26 03:02:28    279s] (I)       ============  Phase 1e Route ============
[06/26 03:02:28    279s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:02:28    279s] (I)       Usage: 420574 = (203486 H, 217088 V) = (6.41% H, 6.87% V) = (5.535e+05um H, 5.905e+05um V)
[06/26 03:02:28    279s] (I)       
[06/26 03:02:28    279s] (I)       ============  Phase 1l Route ============
[06/26 03:02:28    279s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.10% V. EstWL: 1.143961e+06um
[06/26 03:02:28    279s] [NR-eGR] 
[06/26 03:02:29    279s] (I)       Phase 1l runs 0.09 seconds
[06/26 03:02:29    279s] (I)       
[06/26 03:02:29    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:02:29    279s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:02:29    279s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:02:29    279s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[06/26 03:02:29    279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:02:29    279s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:02:29    279s] [NR-eGR]    met1  (2)       301( 0.10%)         0( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[06/26 03:02:29    279s] [NR-eGR]    met2  (3)       910( 0.30%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[06/26 03:02:29    279s] [NR-eGR]    met3  (4)       929( 0.30%)        17( 0.01%)         1( 0.00%)         1( 0.00%)   ( 0.30%) 
[06/26 03:02:29    279s] [NR-eGR]    met4  (5)       371( 0.09%)        33( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.10%) 
[06/26 03:02:29    279s] [NR-eGR]    met5  (6)        96( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[06/26 03:02:29    279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:02:29    279s] [NR-eGR] Total             2607( 0.18%)        53( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.18%) 
[06/26 03:02:29    279s] [NR-eGR] 
[06/26 03:02:29    279s] (I)       Total Global Routing Runtime: 0.54 seconds
[06/26 03:02:29    280s] (I)       total 2D Cap : 6341540 = (3180293 H, 3161247 V)
[06/26 03:02:29    280s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.14% V
[06/26 03:02:29    280s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.17% V
[06/26 03:02:29    280s] Early Global Route congestion estimation runtime: 1.04 seconds, mem = 1912.0M
[06/26 03:02:29    280s] [hotspot] +------------+---------------+---------------+
[06/26 03:02:29    280s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:02:29    280s] [hotspot] +------------+---------------+---------------+
[06/26 03:02:29    280s] [hotspot] | normalized |          1.04 |          2.60 |
[06/26 03:02:29    280s] [hotspot] +------------+---------------+---------------+
[06/26 03:02:29    280s] [hotspot] max/total 1.04/2.60, big hotspot (>10) total 0.00
[06/26 03:02:29    280s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.04, normalized total congestion hotspot area = 2.60 (area is in unit of 4 std-cell row bins)
[06/26 03:02:29    280s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] |  1  |  1131.52   696.32  1218.56   783.36 |        1.04   |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] |  2  |  1131.52   783.36  1218.56   870.40 |        0.52   |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] |  3  |  1131.52   565.76  1218.56   652.80 |        0.35   |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] |  4  |   435.20   435.20   522.24   522.24 |        0.17   |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] [hotspot] |  5  |  1131.52   870.40  1218.56   957.44 |        0.17   |
[06/26 03:02:29    280s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:02:29    280s] Top 5 hotspots total area: 2.25
[06/26 03:02:29    280s] 
[06/26 03:02:29    280s] === incrementalPlace Internal Loop 1 ===
[06/26 03:02:29    280s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/26 03:02:29    280s] OPERPROF: Starting InitPlacementData at level 1, MEM:1912.7M
[06/26 03:02:29    280s] #spOpts: N=130 minPadR=1.1 cut2cut 
[06/26 03:02:29    280s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.121, REAL:0.122, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.030, REAL:0.031, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.041, REAL:0.041, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:1913.0M
[06/26 03:02:29    280s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.009, REAL:0.009, MEM:1913.0M
[06/26 03:02:29    280s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.380, REAL:0.383, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.605, REAL:0.610, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.605, REAL:0.610, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:   Starting post-place ADS at level 2, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:29    280s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.030, REAL:0.030, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.039, REAL:0.040, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.009, REAL:0.009, MEM:1912.7M
[06/26 03:02:30    280s] ADSU 0.047 -> 0.047
[06/26 03:02:30    280s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.188, REAL:0.190, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.848, REAL:0.855, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:30    280s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.038, REAL:0.038, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.009, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1912.7M
[06/26 03:02:30    281s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.043, REAL:0.043, MEM:1912.7M
[06/26 03:02:30    281s] 0 delay mode for cte enabled initNetWt.
[06/26 03:02:30    281s] no activity file in design. spp won't run.
[06/26 03:02:30    281s] [spp] 0
[06/26 03:02:30    281s] [adp] 0:1:0:1
[06/26 03:02:30    281s] 0 delay mode for cte disabled initNetWt.
[06/26 03:02:30    281s] SP #FI/SF FL/PI 0/0 9556/0
[06/26 03:02:30    281s] PP off. flexM 0
[06/26 03:02:30    281s] OPERPROF: Starting CDPad at level 1, MEM:1890.4M
[06/26 03:02:30    281s] 3DP is on.
[06/26 03:02:30    281s] 3DP OF M2 0.001, M4 0.005. Diff 0
[06/26 03:02:30    281s] design sh 0.009.
[06/26 03:02:38    289s] CDPadU 0.142 -> 0.133
[06/26 03:02:38    289s] OPERPROF: Finished CDPad at level 1, CPU:8.191, REAL:8.247, MEM:1890.4M
[06/26 03:02:38    289s] no activity file in design. spp won't run.
[06/26 03:02:40    292s] Clock Slew Asserted: Yes.
[06/26 03:02:40    292s] 0 delay mode for cte enabled.
[06/26 03:02:40    292s] #################################################################################
[06/26 03:02:40    292s] # Design Stage: PreRoute
[06/26 03:02:40    292s] # Design Name: riscv_top
[06/26 03:02:40    292s] # Design Mode: 130nm
[06/26 03:02:40    292s] # Analysis Mode: MMMC OCV 
[06/26 03:02:40    292s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:02:40    292s] # Signoff Settings: SI Off 
[06/26 03:02:40    292s] #################################################################################
[06/26 03:02:40    292s] Topological Sorting (REAL = 0:00:00.0, MEM = 1904.4M, InitMEM = 1904.4M)
[06/26 03:02:40    292s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1904.4M) ***
[06/26 03:02:40    293s] no activity file in design. spp won't run.
[06/26 03:02:41    295s] SKP inited!
[06/26 03:02:41    295s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:41    295s] no activity file in design. spp won't run.
[06/26 03:02:42    295s] 
[06/26 03:02:42    295s] AB Est...
[06/26 03:02:42    296s] Iteration  6: Skipped, with CDP Off
[06/26 03:02:42    296s] 
[06/26 03:02:42    296s] AB Est...
[06/26 03:02:43    296s] Iteration  7: Skipped, with CDP Off
[06/26 03:02:43    296s] 
[06/26 03:02:43    296s] AB Est...
[06/26 03:02:43    297s] Iteration  8: Skipped, with CDP Off
[06/26 03:02:44    298s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/26 03:02:44    298s] No instances found in the vector
[06/26 03:02:44    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2040.4M, DRC: 0)
[06/26 03:02:44    298s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:02:45    301s] Iteration  9: Total net bbox = 9.967e+05 (4.83e+05 5.14e+05)
[06/26 03:02:45    301s]               Est.  stn bbox = 1.114e+06 (5.42e+05 5.72e+05)
[06/26 03:02:45    301s]               cpu = 0:00:03.1 real = 0:00:01.0 mem = 2118.1M
[06/26 03:02:46    301s] no activity file in design. spp won't run.
[06/26 03:02:46    301s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:46    301s] no activity file in design. spp won't run.
[06/26 03:02:46    302s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/26 03:02:46    302s] No instances found in the vector
[06/26 03:02:46    302s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2070.1M, DRC: 0)
[06/26 03:02:46    302s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:02:48    306s] Iteration 10: Total net bbox = 1.002e+06 (4.87e+05 5.15e+05)
[06/26 03:02:48    306s]               Est.  stn bbox = 1.119e+06 (5.46e+05 5.73e+05)
[06/26 03:02:48    306s]               cpu = 0:00:04.0 real = 0:00:02.0 mem = 2114.9M
[06/26 03:02:48    306s] Starting Early Global Route rough congestion estimation: mem = 2066.9M
[06/26 03:02:48    306s] (I)       Reading DB...
[06/26 03:02:48    306s] (I)       Read data from FE... (mem=2066.9M)
[06/26 03:02:48    306s] (I)       Read nodes and places... (mem=2066.9M)
[06/26 03:02:48    306s] (I)       Done Read nodes and places (cpu=0.081s, mem=2066.9M)
[06/26 03:02:48    306s] (I)       Read nets... (mem=2066.9M)
[06/26 03:02:48    306s] (I)       Done Read nets (cpu=0.029s, mem=2066.9M)
[06/26 03:02:48    306s] (I)       Done Read data from FE (cpu=0.111s, mem=2066.9M)
[06/26 03:02:48    306s] (I)       before initializing RouteDB syMemory usage = 2066.9 MB
[06/26 03:02:48    306s] (I)       congestionReportName   : 
[06/26 03:02:48    306s] (I)       layerRangeFor2DCongestion : 
[06/26 03:02:48    306s] (I)       buildTerm2TermWires    : 1
[06/26 03:02:48    306s] (I)       doTrackAssignment      : 1
[06/26 03:02:48    306s] (I)       dumpBookshelfFiles     : 0
[06/26 03:02:48    306s] (I)       numThreads             : 4
[06/26 03:02:48    306s] (I)       bufferingAwareRouting  : false
[06/26 03:02:48    306s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:02:48    306s] (I)       honorPin               : false
[06/26 03:02:48    306s] (I)       honorPinGuide          : true
[06/26 03:02:48    306s] (I)       honorPartition         : false
[06/26 03:02:48    306s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:02:48    306s] (I)       allowPartitionCrossover: false
[06/26 03:02:48    306s] (I)       honorSingleEntry       : true
[06/26 03:02:48    306s] (I)       honorSingleEntryStrong : true
[06/26 03:02:48    306s] (I)       handleViaSpacingRule   : false
[06/26 03:02:48    306s] (I)       handleEolSpacingRule   : false
[06/26 03:02:48    306s] (I)       PDConstraint           : none
[06/26 03:02:48    306s] (I)       expBetterNDRHandling   : false
[06/26 03:02:48    306s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:02:48    306s] (I)       routingEffortLevel     : 3
[06/26 03:02:48    306s] (I)       effortLevel            : standard
[06/26 03:02:48    306s] [NR-eGR] minRouteLayer          : 2
[06/26 03:02:48    306s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:02:48    306s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:02:48    306s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:02:48    306s] (I)       numRowsPerGCell        : 3
[06/26 03:02:48    306s] (I)       speedUpLargeDesign     : 0
[06/26 03:02:48    306s] (I)       multiThreadingTA       : 1
[06/26 03:02:48    306s] (I)       optimizationMode       : false
[06/26 03:02:48    306s] (I)       routeSecondPG          : false
[06/26 03:02:48    306s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:02:48    306s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:02:48    306s] (I)       punchThroughDistance   : 500.00
[06/26 03:02:48    306s] (I)       scenicBound            : 1.15
[06/26 03:02:48    306s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:02:48    306s] (I)       source-to-sink ratio   : 0.00
[06/26 03:02:48    306s] (I)       targetCongestionRatioH : 1.00
[06/26 03:02:48    306s] (I)       targetCongestionRatioV : 1.00
[06/26 03:02:48    306s] (I)       layerCongestionRatio   : 0.70
[06/26 03:02:48    306s] (I)       m1CongestionRatio      : 0.10
[06/26 03:02:48    306s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:02:48    306s] (I)       localRouteEffort       : 1.00
[06/26 03:02:48    306s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:02:48    306s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:02:48    306s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:02:48    306s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:02:48    306s] (I)       routeVias              : 
[06/26 03:02:48    306s] (I)       readTROption           : true
[06/26 03:02:48    306s] (I)       extraSpacingFactor     : 1.00
[06/26 03:02:48    306s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:02:48    306s] (I)       routeSelectedNetsOnly  : false
[06/26 03:02:48    306s] (I)       clkNetUseMaxDemand     : false
[06/26 03:02:48    306s] (I)       extraDemandForClocks   : 0
[06/26 03:02:48    306s] (I)       steinerRemoveLayers    : false
[06/26 03:02:48    306s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:02:48    306s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:02:48    306s] (I)       similarTopologyRoutingFast : false
[06/26 03:02:48    306s] (I)       spanningTreeRefinement : false
[06/26 03:02:48    306s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:02:48    306s] (I)       starting read tracks
[06/26 03:02:48    306s] (I)       build grid graph
[06/26 03:02:48    306s] (I)       build grid graph start
[06/26 03:02:48    306s] [NR-eGR] li1 has no routable track
[06/26 03:02:48    306s] [NR-eGR] met1 has single uniform track structure
[06/26 03:02:48    306s] [NR-eGR] met2 has single uniform track structure
[06/26 03:02:48    306s] [NR-eGR] met3 has single uniform track structure
[06/26 03:02:48    306s] [NR-eGR] met4 has single uniform track structure
[06/26 03:02:48    306s] [NR-eGR] met5 has single uniform track structure
[06/26 03:02:48    306s] (I)       build grid graph end
[06/26 03:02:48    306s] (I)       merge level 0
[06/26 03:02:48    306s] (I)       numViaLayers=6
[06/26 03:02:48    306s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:02:48    306s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:02:48    306s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:02:48    306s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:02:48    306s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:02:48    306s] (I)       end build via table
[06/26 03:02:48    306s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:02:48    306s] 
[06/26 03:02:48    306s] [NR-eGR] numRoutingBlks=0 numInstBlks=149912 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:02:48    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:02:48    306s] (I)       readDataFromPlaceDB
[06/26 03:02:48    306s] (I)       Read net information..
[06/26 03:02:48    306s] [NR-eGR] Read numTotalNets=10047  numIgnoredNets=0
[06/26 03:02:48    306s] (I)       Read testcase time = 0.003 seconds
[06/26 03:02:48    306s] 
[06/26 03:02:48    306s] (I)       read default dcut vias
[06/26 03:02:48    306s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:02:48    306s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:02:48    306s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:02:48    306s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:02:48    306s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:02:48    306s] (I)       early_global_route_priority property id does not exist.
[06/26 03:02:48    306s] (I)       build grid graph start
[06/26 03:02:48    306s] (I)       build grid graph end
[06/26 03:02:48    306s] (I)       Model blockage into capacity
[06/26 03:02:48    306s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:02:48    306s] (I)       Modeling time = 0.065 seconds
[06/26 03:02:48    306s] 
[06/26 03:02:48    306s] (I)       Number of ignored nets = 0
[06/26 03:02:48    306s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:02:48    306s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:02:48    306s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:02:48    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:02:48    306s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:02:48    306s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2066.9 MB
[06/26 03:02:48    306s] (I)       Ndr track 0 does not exist
[06/26 03:02:48    306s] (I)       Layer1  viaCost=200.00
[06/26 03:02:48    306s] (I)       Layer2  viaCost=200.00
[06/26 03:02:48    306s] (I)       Layer3  viaCost=300.00
[06/26 03:02:48    306s] (I)       Layer4  viaCost=200.00
[06/26 03:02:48    306s] (I)       Layer5  viaCost=200.00
[06/26 03:02:48    306s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:02:48    306s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:02:48    306s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:02:48    306s] (I)       Site width          :   460  (dbu)
[06/26 03:02:48    306s] (I)       Row height          :  2720  (dbu)
[06/26 03:02:48    306s] (I)       GCell width         :  8160  (dbu)
[06/26 03:02:48    306s] (I)       GCell height        :  8160  (dbu)
[06/26 03:02:48    306s] (I)       Grid                :   221   221     6
[06/26 03:02:48    306s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:02:48    306s] (I)       Vertical capacity   :     0     0  8160     0  8160     0
[06/26 03:02:48    306s] (I)       Horizontal capacity :     0  8160     0  8160     0  8160
[06/26 03:02:48    306s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:02:48    306s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:02:48    306s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:02:48    306s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:02:48    306s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:02:48    306s] (I)       Num tracks per GCell: 24.00 24.00 17.74 13.38 11.83  2.23
[06/26 03:02:48    306s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:02:48    306s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:02:48    306s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:02:48    306s] (I)       --------------------------------------------------------
[06/26 03:02:48    306s] 
[06/26 03:02:48    306s] [NR-eGR] ============ Routing rule table ============
[06/26 03:02:48    306s] [NR-eGR] Rule id: 0  Nets: 10047 
[06/26 03:02:48    306s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:02:48    306s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:02:48    306s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:02:48    306s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:02:48    306s] [NR-eGR] ========================================
[06/26 03:02:48    306s] [NR-eGR] 
[06/26 03:02:48    306s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:02:48    306s] (I)       blocked tracks on layer2 : = 618396 / 1169974 (52.86%)
[06/26 03:02:48    306s] (I)       blocked tracks on layer3 : = 296054 / 864773 (34.23%)
[06/26 03:02:48    306s] (I)       blocked tracks on layer4 : = 246155 / 651950 (37.76%)
[06/26 03:02:48    306s] (I)       blocked tracks on layer5 : = 91494 / 576368 (15.87%)
[06/26 03:02:48    306s] (I)       blocked tracks on layer6 : = 65195 / 108511 (60.08%)
[06/26 03:02:48    306s] (I)       After initializing earlyGlobalRoute syMemory usage = 2066.9 MB
[06/26 03:02:48    306s] (I)       Loading and dumping file time : 0.27 seconds
[06/26 03:02:48    306s] (I)       ============= Initialization =============
[06/26 03:02:48    306s] (I)       numLocalWires=10554  numGlobalNetBranches=3698  numLocalNetBranches=1586
[06/26 03:02:48    306s] (I)       totalPins=35768  totalGlobalPin=29076 (81.29%)
[06/26 03:02:49    306s] (I)       total 2D Cap : 2084966 = (1028566 H, 1056400 V)
[06/26 03:02:49    306s] (I)       ============  Phase 1a Route ============
[06/26 03:02:49    306s] (I)       Phase 1a runs 0.02 seconds
[06/26 03:02:49    306s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=46
[06/26 03:02:49    306s] (I)       Usage: 134273 = (65651 H, 68622 V) = (6.38% H, 6.50% V) = (5.357e+05um H, 5.600e+05um V)
[06/26 03:02:49    306s] (I)       
[06/26 03:02:49    306s] (I)       ============  Phase 1b Route ============
[06/26 03:02:49    306s] (I)       Phase 1b runs 0.04 seconds
[06/26 03:02:49    306s] (I)       Usage: 134275 = (65656 H, 68619 V) = (6.38% H, 6.50% V) = (5.358e+05um H, 5.599e+05um V)
[06/26 03:02:49    306s] (I)       
[06/26 03:02:49    306s] (I)       earlyGlobalRoute overflow: 0.51% H + 0.13% V
[06/26 03:02:49    306s] 
[06/26 03:02:49    306s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.37% H + 0.11% V
[06/26 03:02:49    306s] Finished Early Global Route rough congestion estimation: mem = 2066.9M
[06/26 03:02:49    306s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/26 03:02:49    306s] OPERPROF: Starting CDPad at level 1, MEM:2066.9M
[06/26 03:02:50    307s] CDPadU 0.133 -> 0.133
[06/26 03:02:50    307s] OPERPROF: Finished CDPad at level 1, CPU:1.313, REAL:1.324, MEM:2066.9M
[06/26 03:02:50    307s] no activity file in design. spp won't run.
[06/26 03:02:50    307s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:50    307s] no activity file in design. spp won't run.
[06/26 03:02:51    308s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/26 03:02:51    308s] No instances found in the vector
[06/26 03:02:51    308s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2082.9M, DRC: 0)
[06/26 03:02:51    308s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:02:52    309s] no activity file in design. spp won't run.
[06/26 03:02:52    309s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:52    309s] no activity file in design. spp won't run.
[06/26 03:02:52    310s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[06/26 03:02:52    310s] No instances found in the vector
[06/26 03:02:52    310s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2082.9M, DRC: 0)
[06/26 03:02:52    310s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:02:54    314s] Iteration 11: Total net bbox = 1.012e+06 (4.91e+05 5.22e+05)
[06/26 03:02:54    314s]               Est.  stn bbox = 1.129e+06 (5.50e+05 5.80e+05)
[06/26 03:02:54    314s]               cpu = 0:00:03.4 real = 0:00:02.0 mem = 2134.9M
[06/26 03:02:54    314s] no activity file in design. spp won't run.
[06/26 03:02:54    314s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:54    314s] no activity file in design. spp won't run.
[06/26 03:02:55    315s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[06/26 03:02:55    315s] No instances found in the vector
[06/26 03:02:55    315s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2102.9M, DRC: 0)
[06/26 03:02:55    315s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:02:57    319s] Iteration 12: Total net bbox = 1.021e+06 (4.94e+05 5.26e+05)
[06/26 03:02:57    319s]               Est.  stn bbox = 1.139e+06 (5.54e+05 5.85e+05)
[06/26 03:02:57    319s]               cpu = 0:00:04.6 real = 0:00:02.0 mem = 2146.9M
[06/26 03:02:57    319s] no activity file in design. spp won't run.
[06/26 03:02:57    319s] NP #FI/FS/SF FL/PI: 59703/0/0 9556/0
[06/26 03:02:57    319s] no activity file in design. spp won't run.
[06/26 03:02:58    320s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[06/26 03:02:58    320s] No instances found in the vector
[06/26 03:02:58    320s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2114.9M, DRC: 0)
[06/26 03:02:58    320s] 0 (out of 0) MH cells were successfully legalized.
[06/26 03:03:05    334s] Iteration 13: Total net bbox = 1.029e+06 (5.02e+05 5.27e+05)
[06/26 03:03:05    334s]               Est.  stn bbox = 1.148e+06 (5.62e+05 5.86e+05)
[06/26 03:03:05    334s]               cpu = 0:00:13.7 real = 0:00:07.0 mem = 2174.0M
[06/26 03:03:05    334s] no activity file in design. spp won't run.
[06/26 03:03:05    334s] 0 delay mode for cte disabled.
[06/26 03:03:05    334s] *** Free Virtual Timing Model ...(mem=2078.0M)
[06/26 03:03:05    334s] SKP cleared!
[06/26 03:03:05    334s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.064, REAL:0.064, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.011, REAL:0.011, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:05    334s] CongRepair sets shifter mode to gplace
[06/26 03:03:05    334s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2030.0M
[06/26 03:03:05    334s] 
[06/26 03:03:05    334s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2030.0M
[06/26 03:03:05    334s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2030.0M
[06/26 03:03:05    334s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:03:06    334s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:2030.0M
[06/26 03:03:06    334s] Core basic site is unithd
[06/26 03:03:06    334s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:2030.0M
[06/26 03:03:06    334s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:03:06    334s] SiteArray: use 10,345,972 bytes
[06/26 03:03:06    334s] SiteArray: current memory after site array memory allocatiion 2030.0M
[06/26 03:03:06    334s] SiteArray: FP blocked sites are writable
[06/26 03:03:06    334s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.032, REAL:0.032, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.044, REAL:0.044, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:2030.0M
[06/26 03:03:06    334s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:03:06    334s] Mark StBox On SiteArr starts
[06/26 03:03:06    334s] Mark StBox On SiteArr ends
[06/26 03:03:06    334s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.088, REAL:0.027, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.089, REAL:0.028, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.006, REAL:0.006, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.208, REAL:0.148, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.002, REAL:0.002, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.007, REAL:0.007, MEM:2030.0M
[06/26 03:03:06    334s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.195, REAL:0.196, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:           Starting CMU at level 6, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:           Finished CMU at level 6, CPU:0.005, REAL:0.005, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.459, REAL:0.401, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.459, REAL:0.402, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.034, REAL:0.035, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.040, REAL:0.041, MEM:2030.0M
[06/26 03:03:06    335s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2030.0MB).
[06/26 03:03:06    335s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.566, REAL:0.510, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.567, REAL:0.510, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:   Starting RefinePlace at level 2, MEM:2030.0M
[06/26 03:03:06    335s] *** Starting place_detail (0:05:35 mem=2030.0M) ***
[06/26 03:03:06    335s] Total net bbox length = 1.033e+06 (5.060e+05 5.269e+05) (ext = 2.424e+05)
[06/26 03:03:06    335s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[06/26 03:03:06    335s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:06    335s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.006, REAL:0.006, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.006, REAL:0.006, MEM:2030.0M
[06/26 03:03:06    335s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2030.0M
[06/26 03:03:06    335s] Starting refinePlace ...
[06/26 03:03:07    336s]   Spread Effort: high, pre-route mode, useDDP on.
[06/26 03:03:07    336s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2030.0MB) @(0:05:35 - 0:05:36).
[06/26 03:03:07    336s] Move report: preRPlace moves 9556 insts, mean move: 0.97 um, max move: 16.88 um
[06/26 03:03:07    336s] 	Max move on inst (FE_OFC807_mem_req_data_bits_108): (825.24, 386.57) --> (808.68, 386.24)
[06/26 03:03:07    336s] 	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
[06/26 03:03:07    336s] 	Violation at original loc: Placement Blockage Violation
[06/26 03:03:07    336s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 03:03:07    336s] tweakage running in 4 threads.
[06/26 03:03:07    336s] Placement tweakage begins.
[06/26 03:03:07    336s] wire length = 1.150e+06
[06/26 03:03:07    336s] wire length = 1.137e+06
[06/26 03:03:07    336s] Placement tweakage ends.
[06/26 03:03:07    336s] Move report: tweak moves 211 insts, mean move: 6.41 um, max move: 11.96 um
[06/26 03:03:07    336s] 	Max move on inst (cpu/rf2/FE_OFC2044_res_WB_8): (620.54, 533.12) --> (608.58, 533.12)
[06/26 03:03:07    336s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=2030.0MB) @(0:05:36 - 0:05:36).
[06/26 03:03:07    336s] 
[06/26 03:03:07    336s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:03:07    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:07    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2030.0MB) @(0:05:36 - 0:05:37).
[06/26 03:03:07    336s] Move report: Detail placement moves 9556 insts, mean move: 1.10 um, max move: 19.64 um
[06/26 03:03:07    336s] 	Max move on inst (FE_OFC807_mem_req_data_bits_108): (825.24, 386.57) --> (805.92, 386.24)
[06/26 03:03:07    336s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2030.0MB
[06/26 03:03:07    336s] Statistics of distance of Instance movement in refine placement:
[06/26 03:03:07    336s]   maximum (X+Y) =        19.64 um
[06/26 03:03:07    336s]   inst (FE_OFC807_mem_req_data_bits_108) with max move: (825.237, 386.567) -> (805.92, 386.24)
[06/26 03:03:07    336s]   mean    (X+Y) =         1.10 um
[06/26 03:03:07    336s] Summary Report:
[06/26 03:03:07    336s] Instances move: 9556 (out of 9556 movable)
[06/26 03:03:07    336s] Instances flipped: 0
[06/26 03:03:07    336s] Mean displacement: 1.10 um
[06/26 03:03:07    336s] Max displacement: 19.64 um (Instance: FE_OFC807_mem_req_data_bits_108) (825.237, 386.567) -> (805.92, 386.24)
[06/26 03:03:07    336s] Total instances moved : 9556
[06/26 03:03:07    336s] 	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_8
[06/26 03:03:07    336s] 	Violation at original loc: Placement Blockage Violation
[06/26 03:03:07    336s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.473, REAL:1.160, MEM:2030.0M
[06/26 03:03:07    336s] Total net bbox length = 1.022e+06 (4.940e+05 5.276e+05) (ext = 2.423e+05)
[06/26 03:03:07    336s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2030.0MB
[06/26 03:03:07    336s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2030.0MB) @(0:05:35 - 0:05:37).
[06/26 03:03:07    336s] *** Finished place_detail (0:05:37 mem=2030.0M) ***
[06/26 03:03:07    336s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.641, REAL:1.329, MEM:2030.0M
[06/26 03:03:07    336s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2030.0M
[06/26 03:03:07    336s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.006, REAL:0.006, MEM:2030.0M
[06/26 03:03:07    336s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2030.0M
[06/26 03:03:07    336s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2030.0M
[06/26 03:03:07    336s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.252, REAL:1.868, MEM:2030.0M
[06/26 03:03:07    336s] Starting Early Global Route congestion estimation: mem = 2030.0M
[06/26 03:03:07    336s] (I)       Reading DB...
[06/26 03:03:07    336s] (I)       Read data from FE... (mem=2030.0M)
[06/26 03:03:07    336s] (I)       Read nodes and places... (mem=2030.0M)
[06/26 03:03:07    337s] (I)       Done Read nodes and places (cpu=0.076s, mem=2030.0M)
[06/26 03:03:07    337s] (I)       Read nets... (mem=2030.0M)
[06/26 03:03:07    337s] (I)       Done Read nets (cpu=0.029s, mem=2030.0M)
[06/26 03:03:07    337s] (I)       Done Read data from FE (cpu=0.105s, mem=2030.0M)
[06/26 03:03:07    337s] (I)       before initializing RouteDB syMemory usage = 2030.0 MB
[06/26 03:03:07    337s] (I)       congestionReportName   : 
[06/26 03:03:07    337s] (I)       layerRangeFor2DCongestion : 
[06/26 03:03:07    337s] (I)       buildTerm2TermWires    : 1
[06/26 03:03:07    337s] (I)       doTrackAssignment      : 1
[06/26 03:03:07    337s] (I)       dumpBookshelfFiles     : 0
[06/26 03:03:07    337s] (I)       numThreads             : 4
[06/26 03:03:07    337s] (I)       bufferingAwareRouting  : false
[06/26 03:03:07    337s] (I)       honorPin               : false
[06/26 03:03:07    337s] (I)       honorPinGuide          : true
[06/26 03:03:07    337s] (I)       honorPartition         : false
[06/26 03:03:07    337s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:03:07    337s] (I)       allowPartitionCrossover: false
[06/26 03:03:07    337s] (I)       honorSingleEntry       : true
[06/26 03:03:07    337s] (I)       honorSingleEntryStrong : true
[06/26 03:03:07    337s] (I)       handleViaSpacingRule   : false
[06/26 03:03:07    337s] (I)       handleEolSpacingRule   : false
[06/26 03:03:07    337s] (I)       [06/26 03:03:07    337s] [NR-eGR] honorMsvRouteConstraint: false
PDConstraint           : none
[06/26 03:03:07    337s] (I)       expBetterNDRHandling   : false
[06/26 03:03:07    337s] (I)       routingEffortLevel     : 3
[06/26 03:03:07    337s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:03:07    337s] (I)       effortLevel            : standard
[06/26 03:03:07    337s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:03:07    337s] (I)       [06/26 03:03:07    337s] [NR-eGR] minRouteLayer          : 2
[06/26 03:03:07    337s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[06/26 03:03:07    337s] (I)       numRowsPerGCell        : 1
[06/26 03:03:07    337s] (I)       speedUpLargeDesign     : 0
[06/26 03:03:07    337s] (I)       multiThreadingTA       : 1
[06/26 03:03:07    337s] (I)       optimizationMode       : false
[06/26 03:03:07    337s] (I)       routeSecondPG          : false
[06/26 03:03:07    337s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:03:07    337s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:03:07    337s] (I)       punchThroughDistance   : 500.00
[06/26 03:03:07    337s] (I)       scenicBound            : 1.15
[06/26 03:03:07    337s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:03:07    337s] (I)       source-to-sink ratio   : 0.00
[06/26 03:03:07    337s] (I)       targetCongestionRatioH : 1.00
[06/26 03:03:07    337s] (I)       targetCongestionRatioV : 1.00
[06/26 03:03:07    337s] (I)       layerCongestionRatio   : 0.70
[06/26 03:03:07    337s] (I)       m1CongestionRatio      : 0.10
[06/26 03:03:07    337s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:03:07    337s] (I)       localRouteEffort       : 1.00
[06/26 03:03:07    337s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:03:07    337s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:03:07    337s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:03:07    337s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:03:07    337s] (I)       routeVias              : 
[06/26 03:03:07    337s] (I)       readTROption           : true
[06/26 03:03:07    337s] (I)       extraSpacingFactor     : 1.00
[06/26 03:03:07    337s] (I)       routeSelectedNetsOnly  : false
[06/26 03:03:07    337s] (I)       clkNetUseMaxDemand     : false
[06/26 03:03:07    337s] (I)       extraDemandForClocks   : 0
[06/26 03:03:07    337s] (I)       steinerRemoveLayers    : false
[06/26 03:03:07    337s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:03:07    337s] (I)       [06/26 03:03:07    337s] [NR-eGR] numTracksPerClockWire  : 0
nonpreferLayerCostScale : 100.00
[06/26 03:03:07    337s] (I)       similarTopologyRoutingFast : false
[06/26 03:03:07    337s] (I)       spanningTreeRefinement : false
[06/26 03:03:07    337s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:03:07    337s] (I)       starting read tracks
[06/26 03:03:07    337s] (I)       build grid graph
[06/26 03:03:07    337s] (I)       build grid graph start
[06/26 03:03:07    337s] (I)       [06/26 03:03:07    337s] [NR-eGR] li1 has no routable track
[06/26 03:03:07    337s] [NR-eGR] met1 has single uniform track structure
[06/26 03:03:07    337s] [NR-eGR] met2 has single uniform track structure
build grid graph end
[06/26 03:03:07    337s] (I)       merge level 0
[06/26 03:03:07    337s] [NR-eGR] met3 has single uniform track structure
[06/26 03:03:07    337s] [NR-eGR] met4 has single uniform track structure
[06/26 03:03:07    337s] [NR-eGR] met5 has single uniform track structure
[06/26 03:03:07    337s] (I)       numViaLayers=6
[06/26 03:03:07    337s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:07    337s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:07    337s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:07    337s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:07    337s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:07    337s] (I)       end build via table
[06/26 03:03:08    337s] [NR-eGR] Read 38313 PG shapes in 0.006 seconds
[06/26 03:03:08    337s] 
[06/26 03:03:08    337s] [NR-eGR] numRoutingBlks=0 numInstBlks=149912 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:03:08    337s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:03:08    337s] (I)       readDataFromPlaceDB
[06/26 03:03:08    337s] (I)       Read net information..
[06/26 03:03:08    337s] (I)       Read testcase time = 0.003 seconds
[06/26 03:03:08    337s] 
[06/26 03:03:08    337s] (I)       read default dcut vias
[06/26 03:03:08    337s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:08    337s] [NR-eGR] Read numTotalNets=10047  numIgnoredNets=0
[06/26 03:03:08    337s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:08    337s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:08    337s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:08    337s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:08    337s] (I)       early_global_route_priority property id does not exist.
[06/26 03:03:08    337s] (I)       build grid graph start
[06/26 03:03:08    337s] (I)       build grid graph end
[06/26 03:03:08    337s] (I)       Model blockage into capacity
[06/26 03:03:08    337s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:03:08    337s] (I)       Modeling time = 0.153 seconds
[06/26 03:03:08    337s] 
[06/26 03:03:08    337s] (I)       Number of ignored nets = 0
[06/26 03:03:08    337s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:03:08    337s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:03:08    337s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:03:08    337s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:03:08    337s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:03:08    337s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2030.0 MB
[06/26 03:03:08    337s] (I)       Ndr track 0 does not exist
[06/26 03:03:08    337s] (I)       Layer1  viaCost=200.00
[06/26 03:03:08    337s] (I)       Layer2  viaCost=200.00
[06/26 03:03:08    337s] (I)       Layer3  viaCost=300.00
[06/26 03:03:08    337s] (I)       Layer4  viaCost=200.00
[06/26 03:03:08    337s] (I)       Layer5  viaCost=200.00
[06/26 03:03:08    337s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:03:08    337s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:03:08    337s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:03:08    337s] (I)       Site width          :   460  (dbu)
[06/26 03:03:08    337s] (I)       Row height          :  2720  (dbu)
[06/26 03:03:08    337s] (I)       GCell width         :  2720  (dbu)
[06/26 03:03:08    337s] (I)       GCell height        :  2720  (dbu)
[06/26 03:03:08    337s] (I)       Grid                :   662   662     6
[06/26 03:03:08    337s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:03:08    337s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:03:08    337s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:03:08    337s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:03:08    337s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:03:08    337s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:03:08    337s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:03:08    337s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:03:08    337s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:03:08    337s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:03:08    337s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:03:08    337s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:03:08    337s] (I)       --------------------------------------------------------
[06/26 03:03:08    337s] 
[06/26 03:03:08    337s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:03:08    337s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:03:08    337s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1[06/26 03:03:08    337s] [NR-eGR] ============ Routing rule table ============
[06/26 03:03:08    337s] [NR-eGR] Rule id: 0  Nets: 10047 
  L4=1  L5=1  L6=1
[06/26 03:03:08    337s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:03:08    337s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:03:08    337s] [NR-eGR] ========================================
[06/26 03:03:08    337s] [NR-eGR] 
[06/26 03:03:08    337s] (I)       blocked tracks on layer2 : = 1704949 / 3504628 (48.65%)
[06/26 03:03:08    337s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:03:08    337s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:03:08    337s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:03:08    337s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:03:08    337s] (I)       After initializing earlyGlobalRoute syMemory usage = 2030.0 MB
[06/26 03:03:08    337s] (I)       Loading and dumping file time : 0.39 seconds
[06/26 03:03:08    337s] (I)       ============= Initialization =============
[06/26 03:03:08    337s] (I)       totalPins=35768  totalGlobalPin=35748 (99.94%)
[06/26 03:03:08    337s] (I)       total 2D Cap : 6336808 = (3176130 H, 3160678 V)
[06/26 03:03:08    337s] (I)       ============  Phase 1a Route ============
[06/26 03:03:08    337s] [NR-eGR] Layer group 1: route 10047 net(s) in layer range [2, 6]
[06/26 03:03:08    337s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:03:08    337s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=6
[06/26 03:03:08    337s] (I)       Usage: 411527 = (199639 H, 211888 V) = (6.29% H, 6.70% V) = (5.430e+05um H, 5.763e+05um V)
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] (I)       ============  Phase 1b Route ============
[06/26 03:03:08    337s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:03:08    337s] (I)       Usage: 412083 = (199801 H, 212282 V) = (6.29% H, 6.72% V) = (5.435e+05um H, 5.774e+05um V)
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] (I)       earlyGlobalRoute overflow of layer group 1: 0.75% H + 0.21% V. EstWL: 1.120866e+06um
[06/26 03:03:08    337s] (I)       ============  Phase 1c Route ============
[06/26 03:03:08    337s] (I)       Level2 Grid: 133 x 133
[06/26 03:03:08    337s] (I)       Phase 1c runs 0.14 seconds
[06/26 03:03:08    337s] (I)       Usage: 412218 = (199817 H, 212401 V) = (6.29% H, 6.72% V) = (5.435e+05um H, 5.777e+05um V)
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] (I)       ============  Phase 1d Route ============
[06/26 03:03:08    337s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:03:08    337s] (I)       Usage: 412218 = (199817 H, 212401 V) = (6.29% H, 6.72% V) = (5.435e+05um H, 5.777e+05um V)
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] (I)       ============  Phase 1e Route ============
[06/26 03:03:08    337s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:03:08    337s] (I)       Usage: 412218 = (199817 H, 212401 V) = (6.29% H, 6.72% V) = (5.435e+05um H, 5.777e+05um V)
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] (I)       ============  Phase 1l Route ============
[06/26 03:03:08    337s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.08% V. EstWL: 1.121233e+06um
[06/26 03:03:08    337s] [NR-eGR] 
[06/26 03:03:08    337s] (I)       Phase 1l runs 0.11 seconds
[06/26 03:03:08    337s] (I)       
[06/26 03:03:08    337s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:03:08    337s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:03:08    337s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:03:08    337s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[06/26 03:03:08    337s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:03:08    337s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:03:08    337s] [NR-eGR]    met1  (2)       292( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[06/26 03:03:08    337s] [NR-eGR]    met2  (3)       849( 0.28%)        31( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[06/26 03:03:08    337s] [NR-eGR]    met3  (4)       805( 0.26%)        74( 0.02%)         9( 0.00%)         1( 0.00%)   ( 0.28%) 
[06/26 03:03:08    337s] [NR-eGR]    met4  (5)       253( 0.06%)        56( 0.01%)         9( 0.00%)         1( 0.00%)   ( 0.08%) 
[06/26 03:03:08    337s] [NR-eGR]    met5  (6)       106( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[06/26 03:03:08    337s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:03:08    337s] [NR-eGR] Total             2305( 0.16%)       162( 0.01%)        18( 0.00%)         2( 0.00%)   ( 0.17%) 
[06/26 03:03:08    337s] [NR-eGR] 
[06/26 03:03:08    337s] (I)       Total Global Routing Runtime: 0.60 seconds
[06/26 03:03:08    337s] (I)       total 2D Cap : 6341551 = (3180304 H, 3161247 V)
[06/26 03:03:08    338s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.09% V
[06/26 03:03:08    338s] [NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.12% V
[06/26 03:03:08    338s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2030.0M
[06/26 03:03:08    338s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:08    338s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:03:08    338s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:09    338s] [hotspot] | normalized |          0.17 |          0.52 |
[06/26 03:03:09    338s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:09    338s] [hotspot] max/total 0.17/0.52, big hotspot (>10) total 0.00
[06/26 03:03:09    338s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[06/26 03:03:09    338s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:03:09    338s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:09    338s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:03:09    338s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:09    338s] [hotspot] |  1  |  1131.52   913.92  1218.56  1000.96 |        0.52   |
[06/26 03:03:09    338s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:09    338s] 
[06/26 03:03:09    338s] === incrementalPlace Internal Loop 2 ===
[06/26 03:03:09    338s] Starting Early Global Route wiring: mem = 2030.0M
[06/26 03:03:09    338s] (I)       ============= track Assignment ============
[06/26 03:03:09    338s] (I)       extract Global 3D Wires
[06/26 03:03:09    338s] (I)       Extract Global WL : time=0.01
[06/26 03:03:09    338s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:03:09    338s] (I)       Initialization real time=0.00 seconds
[06/26 03:03:09    338s] (I)       Run Multi-thread track assignment
[06/26 03:03:09    338s] (I)       Kernel real time=0.08 seconds
[06/26 03:03:09    338s] (I)       End Greedy Track Assignment
[06/26 03:03:09    338s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:03:09    338s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 34637
[06/26 03:03:09    338s] [NR-eGR]   met1  (2H) length: 3.595293e+05um, number of vias: 57297
[06/26 03:03:09    338s] [NR-eGR]   met2  (3V) length: 4.089353e+05um, number of vias: 4690
[06/26 03:03:09    338s] [NR-eGR]   met3  (4H) length: 1.825646e+05um, number of vias: 3671
[06/26 03:03:09    338s] [NR-eGR]   met4  (5V) length: 1.738546e+05um, number of vias: 322
[06/26 03:03:09    338s] [NR-eGR]   met5  (6H) length: 9.832579e+03um, number of vias: 0
[06/26 03:03:09    338s] [NR-eGR] Total length: 1.134716e+06um, number of vias: 100617
[06/26 03:03:09    338s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:03:09    338s] [NR-eGR] Total eGR-routed clock nets wire length: 1.993598e+04um 
[06/26 03:03:09    338s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:03:09    338s] Early Global Route wiring runtime: 0.39 seconds, mem = 2030.0M
[06/26 03:03:09    338s] 
[06/26 03:03:09    338s] *** Finished incrementalPlace (cpu=0:01:00, real=0:00:42.0)***
[06/26 03:03:09    338s] Start to check current routing status for nets...
[06/26 03:03:09    339s] All nets are already routed correctly.
[06/26 03:03:09    339s] End to check current routing status for nets (mem=2030.0M)
[06/26 03:03:09    339s] Extraction called for design 'riscv_top' of instances=69259 and nets=10922 using extraction engine 'pre_route' .
[06/26 03:03:09    339s] pre_route RC Extraction called for design riscv_top.
[06/26 03:03:09    339s] RC Extraction called in multi-corner(2) mode.
[06/26 03:03:09    339s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:03:09    339s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:03:09    339s] RCMode: PreRoute
[06/26 03:03:09    339s]       RC Corner Indexes            0       1   
[06/26 03:03:09    339s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:03:09    339s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:09    339s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:09    339s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:09    339s] Shrink Factor                : 1.00000
[06/26 03:03:09    339s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:03:09    339s] Updating RC grid for preRoute extraction ...
[06/26 03:03:09    339s] Initializing multi-corner resistance tables ...
[06/26 03:03:09    339s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2029.961M)
[06/26 03:03:10    339s] Compute RC Scale Done ...
[06/26 03:03:10    339s] **opt_design ... cpu = 0:02:29, real = 0:01:38, mem = 1358.7M, totSessionCpu=0:05:40 **
[06/26 03:03:10    339s] #################################################################################
[06/26 03:03:10    339s] # Design Stage: PreRoute
[06/26 03:03:10    339s] # Design Name: riscv_top
[06/26 03:03:10    339s] # Design Mode: 130nm
[06/26 03:03:10    339s] # Analysis Mode: MMMC OCV 
[06/26 03:03:10    339s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:03:10    339s] # Signoff Settings: SI Off 
[06/26 03:03:10    339s] #################################################################################
[06/26 03:03:10    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 1843.6M, InitMEM = 1843.6M)
[06/26 03:03:10    340s] Calculate early delays in OCV mode...
[06/26 03:03:10    340s] Calculate late delays in OCV mode...
[06/26 03:03:10    340s] Start delay calculation (fullDC) (4 T). (MEM=1843.62)
[06/26 03:03:10    340s] End AAE Lib Interpolated Model. (MEM=1867.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:03:11    343s] Total number of fetched objects 10129
[06/26 03:03:11    343s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:03:11    343s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:03:11    343s] End delay calculation. (MEM=2039.66 CPU=0:00:02.5 REAL=0:00:00.0)
[06/26 03:03:11    343s] End delay calculation (fullDC). (MEM=2039.66 CPU=0:00:03.1 REAL=0:00:01.0)
[06/26 03:03:11    343s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 2039.7M) ***
[06/26 03:03:12    344s] Deleting Lib Analyzer.
[06/26 03:03:12    344s] Begin: GigaOpt DRV Optimization
[06/26 03:03:12    344s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:03:12    344s] PhyDesignGrid: maxLocalDensity 3.00
[06/26 03:03:12    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=2039.7M
[06/26 03:03:12    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:2039.7M
[06/26 03:03:12    344s] #spOpts: N=130 minPadR=1.1 cut2cut 
[06/26 03:03:12    344s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2039.7M
[06/26 03:03:12    344s] Core basic site is unithd
[06/26 03:03:12    344s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2039.7M
[06/26 03:03:12    344s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:03:12    344s] SiteArray: use 10,345,972 bytes
[06/26 03:03:12    344s] SiteArray: current memory after site array memory allocatiion 2039.7M
[06/26 03:03:12    344s] SiteArray: FP blocked sites are writable
[06/26 03:03:12    344s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.027, REAL:0.027, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.038, REAL:0.039, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2039.7M
[06/26 03:03:12    344s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:03:12    344s] Mark StBox On SiteArr starts
[06/26 03:03:12    344s] Mark StBox On SiteArr ends
[06/26 03:03:12    344s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.060, REAL:0.018, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.061, REAL:0.020, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.159, REAL:0.118, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.007, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.134, REAL:0.135, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Starting CMU at level 4, MEM:2039.7M
[06/26 03:03:12    344s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.339, REAL:0.300, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.340, REAL:0.301, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2039.7M
[06/26 03:03:12    345s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:2039.7M
[06/26 03:03:12    345s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2039.7MB).
[06/26 03:03:12    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.433, REAL:0.395, MEM:2039.7M
[06/26 03:03:12    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=2039.7M
[06/26 03:03:12    345s] 
[06/26 03:03:12    345s] Creating Lib Analyzer ...
[06/26 03:03:12    345s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:03:12    345s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:03:12    345s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:03:12    345s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:03:12    345s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:03:12    345s] 
[06/26 03:03:16    348s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:49 mem=2039.7M
[06/26 03:03:16    348s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:49 mem=2039.7M
[06/26 03:03:16    348s] Creating Lib Analyzer, finished. 
[06/26 03:03:16    348s] 
[06/26 03:03:16    348s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[06/26 03:03:16    348s] ### Creating LA Mngr. totSessionCpu=0:05:49 mem=2039.7M
[06/26 03:03:16    348s] ### Creating LA Mngr, finished. totSessionCpu=0:05:49 mem=2039.7M
[06/26 03:03:17    350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2133.1M
[06/26 03:03:17    350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2133.1M
[06/26 03:03:17    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:03:17    350s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 03:03:17    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:03:17    350s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 03:03:17    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:03:17    350s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:03:17    350s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:03:17    350s] Info: violation cost 6643.727539 (cap = 1.462358, tran = 6642.266113, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:03:17    350s] |   739|   796|    -1.68|    17|    17|    -0.03|     0|     0|     0|     0|    -0.64|   -12.36|       0|       0|       0|   4.63|          |         |
[06/26 03:03:19    355s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:03:19    355s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:03:19    355s] Info: violation cost 4985.764648 (cap = 0.000000, tran = 4985.764648, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:03:19    355s] |   735|   739|    -0.27|     0|     0|     0.00|     0|     0|     0|     0|    -0.38|    -8.90|     547|      83|     248|   5.02| 0:00:02.0|  2162.3M|
[06/26 03:03:20    358s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:03:20    358s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:03:20    358s] Info: violation cost 4868.331055 (cap = 0.000000, tran = 4868.331055, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:03:20    358s] |   738|   739|    -0.21|     0|     0|     0.00|     0|     0|     0|     0|    -0.38|    -9.12|      44|       2|      56|   5.07| 0:00:01.0|  2162.3M|
[06/26 03:03:20    361s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:03:20    361s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:03:20    361s] Info: violation cost 4852.894043 (cap = 0.000000, tran = 4852.894043, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:03:20    361s] |   739|   739|    -0.19|     0|     0|     0.00|     0|     0|     0|     0|    -0.38|    -9.11|      10|       0|       8|   5.08| 0:00:00.0|  2162.3M|
[06/26 03:03:20    361s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:03:20    361s] 
[06/26 03:03:20    361s] ###############################################################################
[06/26 03:03:20    361s] #
[06/26 03:03:20    361s] #  Large fanout net report:  
[06/26 03:03:20    361s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/26 03:03:20    361s] #     - current density: 5.08
[06/26 03:03:20    361s] #
[06/26 03:03:20    361s] #  List of high fanout nets:
[06/26 03:03:20    361s] #
[06/26 03:03:20    361s] ###############################################################################
[06/26 03:03:20    361s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:03:20    361s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:03:20    361s] **** End NDR-Layer Usage Statistics ****
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] =======================================================================
[06/26 03:03:21    361s]                 Reasons for remaining drv violations
[06/26 03:03:21    361s] =======================================================================
[06/26 03:03:21    361s] *info: Total 732 net(s) have violations which can't be fixed by DRV optimization.
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] MultiBuffering failure reasons
[06/26 03:03:21    361s] ------------------------------------------------
[06/26 03:03:21    361s] *info:   658 net(s): Could not be fixed because the solution degraded timing.
[06/26 03:03:21    361s] *info:    20 net(s): Could not be fixed because the net has less than two terms.
[06/26 03:03:21    361s] *info:    54 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] *info: Total 7 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] *** Finish DRV Fixing (cpu=0:00:11.6 real=0:00:04.0 mem=2162.3M) ***
[06/26 03:03:21    361s] 
[06/26 03:03:21    361s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.010, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.006, REAL:0.006, MEM:2162.3M
[06/26 03:03:21    361s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.167, REAL:0.168, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:         Starting CMU at level 5, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:         Finished CMU at level 5, CPU:0.006, REAL:0.006, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.287, REAL:0.288, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.287, REAL:0.289, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.030, REAL:0.030, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.035, REAL:0.035, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.382, REAL:0.384, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.382, REAL:0.384, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF: Starting RefinePlace at level 1, MEM:2162.3M
[06/26 03:03:21    362s] *** Starting place_detail (0:06:02 mem=2162.3M) ***
[06/26 03:03:21    362s] Total net bbox length = 1.025e+06 (4.964e+05 5.284e+05) (ext = 2.423e+05)
[06/26 03:03:21    362s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:03:21    362s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:21    362s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2162.3M
[06/26 03:03:21    362s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2162.3M
[06/26 03:03:21    362s] Starting refinePlace ...
[06/26 03:03:22    362s]   Spread Effort: high, pre-route mode, useDDP on.
[06/26 03:03:22    362s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2166.1MB) @(0:06:02 - 0:06:03).
[06/26 03:03:22    362s] Move report: preRPlace moves 465 insts, mean move: 6.71 um, max move: 58.88 um
[06/26 03:03:22    362s] 	Max move on inst (mem/dcache/FE_OFC2307_FE_OFN1331_n): (1020.74, 386.24) --> (1079.62, 386.24)
[06/26 03:03:22    362s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
[06/26 03:03:22    362s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 03:03:22    362s] 
[06/26 03:03:22    362s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:03:22    363s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:22    363s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2166.1MB) @(0:06:03 - 0:06:03).
[06/26 03:03:22    363s] Move report: Detail placement moves 465 insts, mean move: 6.71 um, max move: 58.88 um
[06/26 03:03:22    363s] 	Max move on inst (mem/dcache/FE_OFC2307_FE_OFN1331_n): (1020.74, 386.24) --> (1079.62, 386.24)
[06/26 03:03:22    363s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2166.1MB
[06/26 03:03:22    363s] Statistics of distance of Instance movement in refine placement:
[06/26 03:03:22    363s]   maximum (X+Y) =        58.88 um
[06/26 03:03:22    363s]   inst (mem/dcache/FE_OFC2307_FE_OFN1331_n) with max move: (1020.74, 386.24) -> (1079.62, 386.24)
[06/26 03:03:22    363s]   mean    (X+Y) =         6.71 um
[06/26 03:03:22    363s] Summary Report:
[06/26 03:03:22    363s] Instances move: 465 (out of 10242 movable)
[06/26 03:03:22    363s] Instances flipped: 0
[06/26 03:03:22    363s] Mean displacement: 6.71 um
[06/26 03:03:22    363s] Max displacement: 58.88 um (Instance: mem/dcache/FE_OFC2307_FE_OFN1331_n) (1020.74, 386.24) -> (1079.62, 386.24)
[06/26 03:03:22    363s] Total instances moved : 465
[06/26 03:03:22    363s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
[06/26 03:03:22    363s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.949, REAL:0.686, MEM:2166.1M
[06/26 03:03:22    363s] Total net bbox length = 1.027e+06 (4.988e+05 5.286e+05) (ext = 2.424e+05)
[06/26 03:03:22    363s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2166.1MB
[06/26 03:03:22    363s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2166.1MB) @(0:06:02 - 0:06:03).
[06/26 03:03:22    363s] *** Finished place_detail (0:06:03 mem=2166.1M) ***
[06/26 03:03:22    363s] OPERPROF: Finished RefinePlace at level 1, CPU:1.095, REAL:0.833, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2166.1M
[06/26 03:03:22    363s] Finished re-routing un-routed nets (0:00:00.0 2166.1M)
[06/26 03:03:22    363s] 
[06/26 03:03:22    363s] OPERPROF: Starting DPlace-Init at level 1, MEM:2166.1M
[06/26 03:03:22    363s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:03:22    363s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.118, REAL:0.119, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Starting CMU at level 4, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.232, REAL:0.233, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.232, REAL:0.234, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2166.1M
[06/26 03:03:22    363s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2166.1M
[06/26 03:03:22    363s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2166.1MB).
[06/26 03:03:22    363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.326, REAL:0.329, MEM:2166.1M
[06/26 03:03:22    363s] 
[06/26 03:03:22    363s] Density : 0.0510
[06/26 03:03:22    363s] Max route overflow : 0.0012
[06/26 03:03:22    363s] 
[06/26 03:03:22    363s] 
[06/26 03:03:22    363s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2166.1M) ***
[06/26 03:03:22    363s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2055.8M
[06/26 03:03:22    363s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2055.8M
[06/26 03:03:22    363s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2055.8M
[06/26 03:03:22    363s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2055.8M
[06/26 03:03:22    363s] End: GigaOpt DRV Optimization
[06/26 03:03:22    363s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:03:22    363s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:03:22    364s] ** Profile ** Start :  cpu=0:00:00.0, mem=1883.0M
[06/26 03:03:22    364s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1883.0M
[06/26 03:03:22    364s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1883.0M
[06/26 03:03:22    364s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1883.0M
[06/26 03:03:22    364s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.007, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.122, REAL:0.123, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.230, REAL:0.232, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.231, REAL:0.233, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.035, REAL:0.036, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1883.0M
[06/26 03:03:23    364s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1883.0M
[06/26 03:03:23    364s] ** Profile ** Other data :  cpu=0:00:00.4, mem=1883.0M
[06/26 03:03:23    364s] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1952.4M
[06/26 03:03:23    364s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1952.4M
[06/26 03:03:23    364s] 
[06/26 03:03:23    364s] ------------------------------------------------------------
[06/26 03:03:23    364s]      Summary (cpu=0.32min real=0.17min mem=1883.0M)                             
[06/26 03:03:23    364s] ------------------------------------------------------------
[06/26 03:03:23    364s] 
[06/26 03:03:23    364s] Setup views included:
[06/26 03:03:23    364s]  ss_100C_1v60.setup_view 
[06/26 03:03:23    364s] 
[06/26 03:03:23    364s] +--------------------+---------+
[06/26 03:03:23    364s] |     Setup mode     |   all   |
[06/26 03:03:23    364s] +--------------------+---------+
[06/26 03:03:23    364s] |           WNS (ns):| -0.485  |
[06/26 03:03:23    364s] |           TNS (ns):| -9.540  |
[06/26 03:03:23    364s] |    Violating Paths:|   42    |
[06/26 03:03:23    364s] |          All Paths:|  1670   |
[06/26 03:03:23    364s] +--------------------+---------+
[06/26 03:03:23    364s] 
[06/26 03:03:23    364s] +----------------+-------------------------------+------------------+
[06/26 03:03:23    364s] |                |              Real             |       Total      |
[06/26 03:03:23    364s] |    DRVs        +------------------+------------+------------------|
[06/26 03:03:23    364s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:03:23    364s] +----------------+------------------+------------+------------------+
[06/26 03:03:23    364s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[06/26 03:03:23    364s] |   max_tran     |    321 (321)     |   -0.188   |    739 (739)     |
[06/26 03:03:23    364s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:03:23    364s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:03:23    364s] +----------------+------------------+------------+------------------+
[06/26 03:03:23    364s] 
[06/26 03:03:23    364s] Density: 5.098%
[06/26 03:03:23    364s] Routing Overflow: 0.08% H and 0.12% V
[06/26 03:03:23    364s] ------------------------------------------------------------
[06/26 03:03:23    364s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1952.4M
[06/26 03:03:23    364s] **opt_design ... cpu = 0:02:54, real = 0:01:51, mem = 1457.9M, totSessionCpu=0:06:05 **
[06/26 03:03:23    364s] *** Timing NOT met, worst failing slack is -0.484
[06/26 03:03:23    364s] *** Check timing (0:00:00.0)
[06/26 03:03:23    364s] Deleting Lib Analyzer.
[06/26 03:03:23    364s] Begin: GigaOpt Optimization in WNS mode
[06/26 03:03:23    364s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:03:23    364s] PhyDesignGrid: maxLocalDensity 1.00
[06/26 03:03:23    364s] ### Creating PhyDesignMc. totSessionCpu=0:06:05 mem=1879.0M
[06/26 03:03:23    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.0M
[06/26 03:03:23    364s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:03:23    364s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1879.0M
[06/26 03:03:23    364s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.118, REAL:0.119, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:       Starting CMU at level 4, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.230, REAL:0.232, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.230, REAL:0.232, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:1879.0M
[06/26 03:03:23    365s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:1879.0M
[06/26 03:03:23    365s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1879.0MB).
[06/26 03:03:23    365s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.324, REAL:0.327, MEM:1879.0M
[06/26 03:03:24    365s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:05 mem=1887.0M
[06/26 03:03:24    365s] 
[06/26 03:03:24    365s] Creating Lib Analyzer ...
[06/26 03:03:24    365s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:03:24    365s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:03:24    365s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:03:24    365s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:03:24    365s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:03:24    365s] 
[06/26 03:03:27    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=1881.7M
[06/26 03:03:27    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=1881.7M
[06/26 03:03:27    368s] Creating Lib Analyzer, finished. 
[06/26 03:03:27    368s] 
[06/26 03:03:27    368s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[06/26 03:03:27    368s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=1881.7M
[06/26 03:03:27    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:09 mem=1881.7M
[06/26 03:03:30    371s] *info: 19 clock nets excluded
[06/26 03:03:30    371s] *info: 8 special nets excluded.
[06/26 03:03:30    371s] *info: 811 no-driver nets excluded.
[06/26 03:03:31    372s] Effort level <high> specified for reg2reg path_group
[06/26 03:03:31    372s] Effort level <high> specified for reg2cgate path_group
[06/26 03:03:31    373s] PathGroup :  reg2cgate  TargetSlack : 0.1669 
[06/26 03:03:31    373s] PathGroup :  reg2reg  TargetSlack : 0.1669 
[06/26 03:03:32    374s] ** GigaOpt Optimizer WNS Slack -0.484 TNS Slack -9.540 Density 5.10
[06/26 03:03:32    374s] Optimizer WNS Pass 0
[06/26 03:03:32    374s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1961.9M
[06/26 03:03:32    374s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1961.9M
[06/26 03:03:32    374s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:03:32    374s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:03:32    374s] Active Path Group: reg2cgate reg2reg  
[06/26 03:03:32    374s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:03:32    374s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:03:32    374s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:03:32    374s] |  -0.484|   -0.484|  -9.540|   -9.540|     5.10%|   0:00:00.0| 1993.9M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:32    374s] |  -0.420|   -0.420|  -6.957|   -6.957|     5.10%|   0:00:00.0| 2157.2M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:32    374s] |  -0.162|   -0.162|  -0.201|   -0.201|     5.10%|   0:00:00.0| 2166.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:32    375s] |  -0.087|   -0.087|  -0.087|   -0.087|     5.10%|   0:00:00.0| 2166.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:32    375s] |   0.017|    0.017|   0.000|    0.000|     5.10%|   0:00:00.0| 2166.0M|ss_100C_1v60.setup_view|  reg2reg| cpu/pc_reg/q_reg[31]/D                             |
[06/26 03:03:32    375s] |   0.053|    0.053|   0.000|    0.000|     5.10%|   0:00:00.0| 2166.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:32    375s] |   0.101|    0.101|   0.000|    0.000|     5.10%|   0:00:00.0| 2166.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:33    376s] |   0.173|    0.173|   0.000|    0.000|     5.10%|   0:00:01.0| 2167.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:33    376s] |   0.173|    0.173|   0.000|    0.000|     5.10%|   0:00:00.0| 2167.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/meta/din[1]                             |
[06/26 03:03:33    376s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:03:33    376s] 
[06/26 03:03:33    376s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=2167.0M) ***
[06/26 03:03:33    376s] 
[06/26 03:03:33    376s] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:01.0 mem=2167.0M) ***
[06/26 03:03:33    376s] ** GigaOpt Optimizer WNS Slack 0.173 TNS Slack 0.000 Density 5.10
[06/26 03:03:33    376s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.193, REAL:0.194, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Starting CMU at level 5, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:         Finished CMU at level 5, CPU:0.007, REAL:0.007, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.330, REAL:0.332, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.331, REAL:0.332, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.438, REAL:0.440, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.438, REAL:0.441, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF: Starting RefinePlace at level 1, MEM:2167.0M
[06/26 03:03:33    376s] *** Starting place_detail (0:06:17 mem=2167.0M) ***
[06/26 03:03:33    376s] Total net bbox length = 1.028e+06 (4.990e+05 5.287e+05) (ext = 2.424e+05)
[06/26 03:03:33    376s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:03:33    376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:33    376s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2167.0M
[06/26 03:03:33    376s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2167.0M
[06/26 03:03:33    377s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.023, REAL:0.023, MEM:2167.0M
[06/26 03:03:33    377s] powerDomain AO: bins with density > 0.750 =  0.00 % ( 0 / 4489 )
[06/26 03:03:33    377s] Density distribution unevenness ratio = 76.816%
[06/26 03:03:33    377s] RPlace IncrNP Skipped
[06/26 03:03:33    377s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2167.0MB) @(0:06:17 - 0:06:17).
[06/26 03:03:33    377s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.061, MEM:2167.0M
[06/26 03:03:33    377s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2167.0M
[06/26 03:03:33    377s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:2167.0M
[06/26 03:03:33    377s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2167.0M
[06/26 03:03:33    377s] Starting refinePlace ...
[06/26 03:03:34    377s]   Spread Effort: high, pre-route mode, useDDP on.
[06/26 03:03:34    377s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2172.3MB) @(0:06:17 - 0:06:17).
[06/26 03:03:34    377s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:34    377s] wireLenOptFixPriorityInst 0 inst fixed
[06/26 03:03:34    377s] 
[06/26 03:03:34    377s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:03:34    377s] Move report: legalization moves 15 insts, mean move: 1.85 um, max move: 2.72 um
[06/26 03:03:34    377s] 	Max move on inst (cpu/FE_OCPC2863_alu_res_WB_1): (907.58, 533.12) --> (907.58, 535.84)
[06/26 03:03:34    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2185.5MB) @(0:06:17 - 0:06:18).
[06/26 03:03:34    377s] Move report: Detail placement moves 15 insts, mean move: 1.85 um, max move: 2.72 um
[06/26 03:03:34    377s] 	Max move on inst (cpu/FE_OCPC2863_alu_res_WB_1): (907.58, 533.12) --> (907.58, 535.84)
[06/26 03:03:34    377s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2185.5MB
[06/26 03:03:34    377s] Statistics of distance of Instance movement in refine placement:
[06/26 03:03:34    377s]   maximum (X+Y) =         2.72 um
[06/26 03:03:34    377s]   inst (cpu/FE_OCPC2863_alu_res_WB_1) with max move: (907.58, 533.12) -> (907.58, 535.84)
[06/26 03:03:34    377s]   mean    (X+Y) =         1.85 um
[06/26 03:03:34    377s] Total instances flipped for legalization: 1
[06/26 03:03:34    377s] Total instances moved : 15
[06/26 03:03:34    377s] Summary Report:
[06/26 03:03:34    377s] Instances move: 15 (out of 10256 movable)
[06/26 03:03:34    377s] Instances flipped: 1
[06/26 03:03:34    377s] Mean displacement: 1.85 um
[06/26 03:03:34    377s] Max displacement: 2.72 um (Instance: cpu/FE_OCPC2863_alu_res_WB_1) (907.58, 533.12) -> (907.58, 535.84)
[06/26 03:03:34    377s] 	Length: 4 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_2
[06/26 03:03:34    377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.659, REAL:0.522, MEM:2185.5M
[06/26 03:03:34    377s] Total net bbox length = 1.028e+06 (4.990e+05 5.287e+05) (ext = 2.424e+05)
[06/26 03:03:34    377s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2185.5MB
[06/26 03:03:34    377s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2185.5MB) @(0:06:17 - 0:06:18).
[06/26 03:03:34    377s] *** Finished place_detail (0:06:18 mem=2185.5M) ***
[06/26 03:03:34    377s] OPERPROF: Finished RefinePlace at level 1, CPU:0.886, REAL:0.751, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2185.5M
[06/26 03:03:34    377s] Finished re-routing un-routed nets (0:00:00.0 2185.5M)
[06/26 03:03:34    377s] 
[06/26 03:03:34    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2185.5M
[06/26 03:03:34    377s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.138, REAL:0.139, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:       Starting CMU at level 4, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.277, REAL:0.279, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.277, REAL:0.279, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:2185.5M
[06/26 03:03:34    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.386, REAL:0.389, MEM:2185.5M
[06/26 03:03:34    378s] 
[06/26 03:03:34    378s] Density : 0.0510
[06/26 03:03:34    378s] Max route overflow : 0.0012
[06/26 03:03:34    378s] 
[06/26 03:03:34    378s] 
[06/26 03:03:34    378s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:01.0 mem=2185.5M) ***
[06/26 03:03:35    378s] ** GigaOpt Optimizer WNS Slack 0.173 TNS Slack 0.000 Density 5.10
[06/26 03:03:35    378s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:03:35    378s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:03:35    378s] **** End NDR-Layer Usage Statistics ****
[06/26 03:03:35    378s] 
[06/26 03:03:35    378s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.8 real=0:00:04.0 mem=2185.5M) ***
[06/26 03:03:35    378s] 
[06/26 03:03:35    378s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2074.5M
[06/26 03:03:35    378s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2074.5M
[06/26 03:03:35    378s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2074.5M
[06/26 03:03:35    378s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2074.5M
[06/26 03:03:35    378s] End: GigaOpt Optimization in WNS mode
[06/26 03:03:35    378s] *** Timing Is met
[06/26 03:03:35    378s] *** Check timing (0:00:00.0)
[06/26 03:03:35    378s] Info: 19 clock nets excluded from IPO operation.
[06/26 03:03:35    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=1890.5M
[06/26 03:03:35    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=1890.5M
[06/26 03:03:35    378s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:03:35    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=1984.0M
[06/26 03:03:35    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:1984.0M
[06/26 03:03:35    378s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[06/26 03:03:35    378s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.136, REAL:0.137, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Starting CMU at level 4, MEM:1984.0M
[06/26 03:03:35    378s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.265, REAL:0.267, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.265, REAL:0.267, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1984.0M
[06/26 03:03:35    379s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:1984.0M
[06/26 03:03:35    379s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1984.0MB).
[06/26 03:03:35    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.375, REAL:0.378, MEM:1984.0M
[06/26 03:03:35    379s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:19 mem=2000.0M
[06/26 03:03:35    379s] Begin: Area Reclaim Optimization
[06/26 03:03:35    379s] 
[06/26 03:03:35    379s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:03:35    379s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2000.0M
[06/26 03:03:35    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2000.0M
[06/26 03:03:36    379s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2000.0M
[06/26 03:03:36    379s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2000.0M
[06/26 03:03:36    379s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.10
[06/26 03:03:36    379s] +----------+---------+--------+--------+------------+--------+
[06/26 03:03:36    379s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 03:03:36    379s] +----------+---------+--------+--------+------------+--------+
[06/26 03:03:36    379s] |     5.10%|        -|   0.100|   0.000|   0:00:00.0| 2000.0M|
[06/26 03:03:36    379s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[06/26 03:03:36    379s] |     5.10%|        0|   0.100|   0.000|   0:00:00.0| 2000.0M|
[06/26 03:03:38    383s] |     4.86%|      475|   0.079|   0.000|   0:00:02.0| 2152.6M|
[06/26 03:03:40    389s] |     4.72%|      779|   0.099|   0.000|   0:00:02.0| 2152.6M|
[06/26 03:03:40    389s] |     4.72%|       10|   0.099|   0.000|   0:00:00.0| 2152.6M|
[06/26 03:03:40    389s] |     4.72%|        0|   0.099|   0.00[06/26 03:03:40    389s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
0|   0:00:00.0| 2152.6M|
[06/26 03:03:40    389s] |     4.72%|        0|   0.099|   0.000|   0:00:00.0| 2152.6M|
[06/26 03:03:41    389s] +----------+---------+--------+--------+------------+--------+
[06/26 03:03:41    389s] Reclaim Optimization End WNS Slack 0.099  TNS Slack 0.000 Density 4.72
[06/26 03:03:41    389s] 
[06/26 03:03:41    389s] ** Summary: Restruct = 0 Buffer Deletion = 454 Declone = 32 Resize = 496 **
[06/26 03:03:41    389s] --------------------------------------------------------------
[06/26 03:03:41    389s] |                                   | Total     | Sequential |
[06/26 03:03:41    389s] --------------------------------------------------------------
[06/26 03:03:41    389s] | Num insts resized                 |     491  |       0    |
[06/26 03:03:41    389s] | Num insts undone                  |     291  |       0    |
[06/26 03:03:41    389s] | Num insts Downsized               |     491  |       0    |
[06/26 03:03:41    389s] | Num insts Samesized               |       0  |       0    |
[06/26 03:03:41    389s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:03:41    389s] | Num multiple commits+uncommits    |       9  |       -    |
[06/26 03:03:41    389s] --------------------------------------------------------------
[06/26 03:03:41    389s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:03:41    389s] 0 Ndr or Layer constraints added by optimization 
[06/26 03:03:41    389s] **** End NDR-Layer Usage Statistics ****
[06/26 03:03:41    389s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:06.0) **
[06/26 03:03:41    389s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.193, REAL:0.194, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Starting CMU at level 5, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.329, REAL:0.331, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.329, REAL:0.331, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.035, REAL:0.035, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.041, REAL:0.041, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.437, REAL:0.440, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.437, REAL:0.440, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF: Starting RefinePlace at level 1, MEM:2152.6M
[06/26 03:03:41    390s] *** Starting place_detail (0:06:30 mem=2152.6M) ***
[06/26 03:03:41    390s] Total net bbox length = 1.029e+06 (4.988e+05 5.302e+05) (ext = 2.424e+05)
[06/26 03:03:41    390s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:03:41    390s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:41    390s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:2152.6M
[06/26 03:03:41    390s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2152.6M
[06/26 03:03:41    390s] Starting refinePlace ...
[06/26 03:03:41    390s] 
[06/26 03:03:41    390s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:03:41    390s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:41    390s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2152.6MB) @(0:06:31 - 0:06:31).
[06/26 03:03:41    390s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:03:41    390s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2152.6MB
[06/26 03:03:41    390s] Statistics of distance of Instance movement in refine placement:
[06/26 03:03:41    390s]   maximum (X+Y) =         0.00 um
[06/26 03:03:41    390s]   mean    (X+Y) =         0.00 um
[06/26 03:03:41    390s] Total instances moved : 0
[06/26 03:03:41    390s] Summary Report:
[06/26 03:03:41    390s] Instances move: 0 (out of 9770 movable)
[06/26 03:03:41    390s] Instances flipped: 0
[06/26 03:03:41    390s] Mean displacement: 0.00 um
[06/26 03:03:41    390s] Max displacement: 0.00 um 
[06/26 03:03:41    391s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.392, REAL:0.270, MEM:2152.6M
[06/26 03:03:41    391s] Total net bbox length = 1.029e+06 (4.988e+05 5.302e+05) (ext = 2.424e+05)
[06/26 03:03:41    391s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2152.6MB
[06/26 03:03:41    391s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2152.6MB) @(0:06:30 - 0:06:31).
[06/26 03:03:41    391s] *** Finished place_detail (0:06:31 mem=2152.6M) ***
[06/26 03:03:41    391s] OPERPROF: Finished RefinePlace at level 1, CPU:0.556, REAL:0.435, MEM:2152.6M
[06/26 03:03:41    391s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:42    391s] Finished re-routing un-routed nets (0:00:00.0 2152.6M)
[06/26 03:03:42    391s] 
[06/26 03:03:42    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Starting CMU at level 4, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.265, REAL:0.267, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.266, REAL:0.268, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2152.6M
[06/26 03:03:42    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.372, REAL:0.375, MEM:2152.6M
[06/26 03:03:42    391s] 
[06/26 03:03:42    391s] Density : 0.0472
[06/26 03:03:42    391s] Max route overflow : 0.0012
[06/26 03:03:42    391s] 
[06/26 03:03:42    391s] 
[06/26 03:03:42    391s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2152.6M) ***
[06/26 03:03:42    391s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2024.1M
[06/26 03:03:42    391s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2024.1M
[06/26 03:03:42    391s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2024.1M
[06/26 03:03:42    391s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2024.1M
[06/26 03:03:42    391s] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:07, mem=1890.52M, totSessionCpu=0:06:32).
[06/26 03:03:42    391s] 
[06/26 03:03:42    391s] Active setup views:
[06/26 03:03:42    391s]  ss_100C_1v60.setup_view
[06/26 03:03:42    391s]   Dominating endpoints: 0
[06/26 03:03:42    391s]   Dominating TNS: -0.000
[06/26 03:03:42    391s] 
[06/26 03:03:42    392s] Extraction called for design 'riscv_top' of instances=69473 and nets=11136 using extraction engine 'pre_route' .
[06/26 03:03:42    392s] pre_route RC Extraction called for design riscv_top.
[06/26 03:03:42    392s] RC Extraction called in multi-corner(2) mode.
[06/26 03:03:42    392s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:03:42    392s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:03:42    392s] RCMode: PreRoute
[06/26 03:03:42    392s]       RC Corner Indexes            0       1   
[06/26 03:03:42    392s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:03:42    392s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:42    392s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:42    392s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:03:42    392s] Shrink Factor                : 1.00000
[06/26 03:03:42    392s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:03:42    392s] Initializing multi-corner resistance tables ...
[06/26 03:03:43    392s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1868.184M)
[06/26 03:03:43    392s] cleaningup cpe interface
[06/26 03:03:43    392s] Skewing Data Summary (End_of_FINAL)
[06/26 03:03:43    392s] --------------------------------------------------
[06/26 03:03:43    392s]  Total skewed count:0
[06/26 03:03:43    392s] --------------------------------------------------
[06/26 03:03:43    392s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:03:43    392s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:03:43    392s] [PSP]    Started earlyGlobalRoute kernel
[06/26 03:03:43    392s] [PSP]    Initial Peak syMemory usage = 1868.2 MB
[06/26 03:03:43    392s] (I)       Reading DB...
[06/26 03:03:43    392s] (I)       Read data from FE... (mem=1868.2M)
[06/26 03:03:43    392s] (I)       Read nodes and places... (mem=1868.2M)
[06/26 03:03:43    392s] (I)       Done Read nodes and places (cpu=0.086s, mem=1893.7M)
[06/26 03:03:43    392s] (I)       Read nets... (mem=1893.7M)
[06/26 03:03:43    392s] (I)       Done Read nets (cpu=0.032s, mem=1893.7M)
[06/26 03:03:43    392s] (I)       Done Read data from FE (cpu=0.119s, mem=1893.7M)
[06/26 03:03:43    392s] (I)       before initializing RouteDB syMemory usage = 1893.7 MB
[06/26 03:03:43    392s] (I)       congestionReportName   : 
[06/26 03:03:43    392s] (I)       layerRangeFor2DCongestion : 
[06/26 03:03:43    392s] (I)       buildTerm2TermWires    : 0
[06/26 03:03:43    392s] (I)       doTrackAssignment      : 1
[06/26 03:03:43    392s] (I)       dumpBookshelfFiles     : 0
[06/26 03:03:43    392s] (I)       numThreads             : 4
[06/26 03:03:43    392s] (I)       bufferingAwareRouting  : false
[06/26 03:03:43    392s] (I)       honorPin               : false
[06/26 03:03:43    392s] (I)       honorPinGuide          : true
[06/26 03:03:43    392s] (I)       honorPartition         : false
[06/26 03:03:43    392s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:03:43    392s] (I)       allowPartitionCrossover: false
[06/26 03:03:43    392s] (I)       honorSingleEntry       : true
[06/26 03:03:43    392s] (I)       honorSingleEntryStrong : true
[06/26 03:03:43    392s] (I)       handleViaSpacingRule   : false
[06/26 03:03:43    392s] (I)       handleEolSpacingRule   : false
[06/26 03:03:43    392s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:03:43    392s] (I)       PDConstraint           : none
[06/26 03:03:43    392s] (I)       expBetterNDRHandling   : false
[06/26 03:03:43    392s] (I)       routingEffortLevel     : 3
[06/26 03:03:43    392s] (I)       effortLevel            : standard
[06/26 03:03:43    392s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:03:43    392s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:03:43    392s] [NR-eGR] minRouteLayer          : 2
[06/26 03:03:43    392s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:03:43    392s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:03:43    392s] (I)       numRowsPerGCell        : 1
[06/26 03:03:43    392s] (I)       speedUpLargeDesign     : 0
[06/26 03:03:43    392s] (I)       multiThreadingTA       : 1
[06/26 03:03:43    392s] (I)       optimizationMode       : false
[06/26 03:03:43    392s] (I)       routeSecondPG          : false
[06/26 03:03:43    392s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:03:43    392s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:03:43    392s] (I)       punchThroughDistance   : 500.00
[06/26 03:03:43    392s] (I)       scenicBound            : 1.15
[06/26 03:03:43    392s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:03:43    392s] (I)       source-to-sink ratio   : 0.00
[06/26 03:03:43    392s] (I)       targetCongestionRatioH : 1.00
[06/26 03:03:43    392s] (I)       targetCongestionRatioV : 1.00
[06/26 03:03:43    392s] (I)       layerCongestionRatio   : 0.70
[06/26 03:03:43    392s] (I)       m1CongestionRatio      : 0.10
[06/26 03:03:43    392s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:03:43    392s] (I)       localRouteEffort       : 1.00
[06/26 03:03:43    392s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:03:43    392s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:03:43    392s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:03:43    392s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:03:43    392s] (I)       routeVias              : 
[06/26 03:03:43    392s] (I)       readTROption           : true
[06/26 03:03:43    392s] (I)       extraSpacingFactor     : 1.00
[06/26 03:03:43    392s] (I)       routeSelectedNetsOnly  : false
[06/26 03:03:43    392s] (I)       clkNetUseMaxDemand     : false
[06/26 03:03:43    392s] (I)       extraDemandForClocks   : 0
[06/26 03:03:43    392s] (I)       steinerRemoveLayers    : false
[06/26 03:03:43    392s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:03:43    392s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:03:43    392s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:03:43    392s] (I)       similarTopologyRoutingFast : false
[06/26 03:03:43    392s] (I)       spanningTreeRefinement : false
[06/26 03:03:43    392s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:03:43    392s] (I)       starting read tracks
[06/26 03:03:43    392s] (I)       build grid graph
[06/26 03:03:43    392s] (I)       build grid graph start
[06/26 03:03:43    392s] (I)       [06/26 03:03:43    392s] [NR-eGR] li1 has no routable track
[06/26 03:03:43    392s] [NR-eGR] met1 has single uniform track structure
[06/26 03:03:43    392s] [NR-eGR] met2 has single uniform track structure
build grid graph end
[06/26 03:03:43    392s] (I)       merge level 0
[06/26 03:03:43    392s] [NR-eGR] met3 has single uniform track structure
[06/26 03:03:43    392s] [NR-eGR] met4 has single uniform track structure
[06/26 03:03:43    392s] [NR-eGR] met5 has single uniform track structure
[06/26 03:03:43    392s] (I)       numViaLayers=6
[06/26 03:03:43    392s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:43    392s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:43    392s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:43    392s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:43    392s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:43    392s] (I)       end build via table
[06/26 03:03:43    392s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:03:43    392s] 
[06/26 03:03:43    392s] [NR-eGR] numRoutingBlks=0 numInstBlks=150340 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:03:43    392s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:03:43    393s] (I)       readDataFromPlaceDB
[06/26 03:03:43    393s] (I)       Read net information..
[06/26 03:03:43    393s] (I)       Read testcase time = 0.003 seconds
[06/26 03:03:43    393s] 
[06/26 03:03:43    393s] (I)       read default dcut vias
[06/26 03:03:43    393s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:43    393s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:43    393s] [NR-eGR] Read numTotalNets=10261  numIgnoredNets=0
[06/26 03:03:43    393s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:43    393s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:43    393s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:43    393s] (I)       early_global_route_priority property id does not exist.
[06/26 03:03:43    393s] (I)       build grid graph start
[06/26 03:03:43    393s] (I)       build grid graph end
[06/26 03:03:43    393s] (I)       Model blockage into capacity
[06/26 03:03:43    393s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:03:43    393s] (I)       Modeling time = 0.154 seconds
[06/26 03:03:43    393s] 
[06/26 03:03:43    393s] (I)       Number of ignored nets = 0
[06/26 03:03:43    393s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:03:43    393s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:03:43    393s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:03:43    393s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:03:43    393s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:03:43    393s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1923.7 MB
[06/26 03:03:43    393s] (I)       Ndr track 0 does not exist
[06/26 03:03:43    393s] (I)       Layer1  viaCost=200.00
[06/26 03:03:43    393s] (I)       Layer2  viaCost=200.00
[06/26 03:03:43    393s] (I)       Layer3  viaCost=300.00
[06/26 03:03:43    393s] (I)       Layer4  viaCost=200.00
[06/26 03:03:43    393s] (I)       Layer5  viaCost=200.00
[06/26 03:03:43    393s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:03:43    393s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:03:43    393s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:03:43    393s] (I)       Site width          :   460  (dbu)
[06/26 03:03:43    393s] (I)       Row height          :  2720  (dbu)
[06/26 03:03:43    393s] (I)       GCell width         :  2720  (dbu)
[06/26 03:03:43    393s] (I)       GCell height        :  2720  (dbu)
[06/26 03:03:43    393s] (I)       Grid                :   662   662     6
[06/26 03:03:43    393s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:03:43    393s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:03:43    393s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:03:43    393s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:03:43    393s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:03:43    393s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:03:43    393s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:03:43    393s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:03:43    393s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:03:43    393s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:03:43    393s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:03:43    393s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:03:43    393s] (I)       --------------------------------------------------------
[06/26 03:03:43    393s] 
[06/26 03:03:43    393s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:03:43    393s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:03:43    393s] (I)       NumUsedTracks:[06/26 03:03:43    393s] [NR-eGR] ============ Routing rule table ============
[06/26 03:03:43    393s] [NR-eGR] Rule id: 0  Nets: 10261 
  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:03:43    393s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:03:43    393s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:03:43    393s] [NR-eGR] ========================================
[06/26 03:03:43    393s] [NR-eGR] 
[06/26 03:03:43    393s] (I)       blocked tracks on layer2 : = 1704940 / 3504628 (48.65%)
[06/26 03:03:43    393s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:03:43    393s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:03:43    393s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:03:43    393s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:03:43    393s] (I)       After initializing earlyGlobalRoute syMemory usage = 1923.7 MB
[06/26 03:03:43    393s] (I)       Loading and dumping file time : 0.41 seconds
[06/26 03:03:43    393s] (I)       ============= Initialization =============
[06/26 03:03:43    393s] (I)       totalPins=36197  totalGlobalPin=36170 (99.93%)
[06/26 03:03:43    393s] (I)       total 2D Cap : 6336812 = (3176134 H, 3160678 V)
[06/26 03:03:43    393s] (I)       ============  Phase 1a Route ============
[06/26 03:03:43    393s] [NR-eGR] Layer group 1: route 10261 net(s) in layer range [2, 6]
[06/26 03:03:43    393s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:03:43    393s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[06/26 03:03:43    393s] (I)       Usage: 413697 = (201077 H, 212620 V) = (6.33% H, 6.73% V) = (5.469e+05um H, 5.783e+05um V)
[06/26 03:03:43    393s] (I)       
[06/26 03:03:43    393s] (I)       ============  Phase 1b Route ============
[06/26 03:03:44    393s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:03:44    393s] (I)       Usage: 414347 = (201208 H, 213139 V) = (6.33% H, 6.74% V) = (5.473e+05um H, 5.797e+05um V)
[06/26 03:03:44    393s] (I)       
[06/26 03:03:44    393s] (I)       earlyGlobalRoute overflow of layer group 1: 0.75% H + 0.33% V. EstWL: 1.127024e+06um
[06/26 03:03:44    393s] (I)       ============  Phase 1c Route ============
[06/26 03:03:44    393s] (I)       Level2 Grid: 133 x 133
[06/26 03:03:44    393s] (I)       Phase 1c runs 0.15 seconds
[06/26 03:03:44    393s] (I)       Usage: 414571 = (201222 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:03:44    393s] (I)       
[06/26 03:03:44    393s] (I)       ============  Phase 1d Route ============
[06/26 03:03:44    393s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:03:44    393s] (I)       Usage: 414575 = (201226 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:03:44    393s] (I)       
[06/26 03:03:44    393s] (I)       ============  Phase 1e Route ============
[06/26 03:03:44    393s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:03:44    393s] (I)       Usage: 414575 = (201226 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:03:44    393s] (I)       
[06/26 03:03:44    393s] (I)       ============  Phase 1l Route ============
[06/26 03:03:44    393s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.08% V. EstWL: 1.127644e+06um
[06/26 03:03:44    393s] [NR-eGR] 
[06/26 03:03:44    393s] (I)       Phase 1l runs 0.11 seconds
[06/26 03:03:44    393s] (I)       
[06/26 03:03:44    393s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:03:44    393s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/26 03:03:44    393s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:03:44    393s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[06/26 03:03:44    393s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:03:44    393s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:03:44    393s] [NR-eGR]    met1  (2)       352( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[06/26 03:03:44    393s] [NR-eGR]    met2  (3)       884( 0.29%)         1( 0.00%)         0( 0.00%)   ( 0.29%) 
[06/26 03:03:44    393s] [NR-eGR]    met3  (4)       897( 0.29%)         9( 0.00%)         1( 0.00%)   ( 0.29%) 
[06/26 03:03:44    393s] [NR-eGR]    met4  (5)       249( 0.06%)        13( 0.00%)         0( 0.00%)   ( 0.07%) 
[06/26 03:03:44    393s] [NR-eGR]    met5  (6)        57( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/26 03:03:44    393s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:03:44    393s] [NR-eGR] Total             2439( 0.17%)        23( 0.00%)         1( 0.00%)   ( 0.17%) 
[06/26 03:03:44    393s] [NR-eGR] 
[06/26 03:03:44    393s] (I)       Total Global Routing Runtime: 0.62 seconds
[06/26 03:03:44    393s] (I)       total 2D Cap : 6341562 = (3180315 H, 3161247 V)
[06/26 03:03:44    393s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.09% V
[06/26 03:03:44    393s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.11% V
[06/26 03:03:44    393s] [NR-eGR] End Peak syMemory usage = 1923.7 MB
[06/26 03:03:44    393s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.13 seconds
[06/26 03:03:44    393s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:44    393s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:03:44    393s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:44    393s] [hotspot] max/total 0.17/0.52, big hotspot (>10) total 0.00
[06/26 03:03:44    393s] [hotspot] | normalized |          0.17 |          0.52 |
[06/26 03:03:44    393s] [hotspot] +------------+---------------+---------------+
[06/26 03:03:44    393s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[06/26 03:03:44    393s] Top 3 hotspots total area: 0.52
[06/26 03:03:44    393s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:03:44    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:44    393s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:03:44    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:44    393s] [hotspot] |  1  |   652.80   435.20   739.84   522.24 |        0.17   |
[06/26 03:03:44    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:44    393s] [hotspot] |  2  |   348.16   826.88   435.20   913.92 |        0.17   |
[06/26 03:03:44    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:44    393s] [hotspot] |  3  |  1131.52   870.40  1218.56   957.44 |        0.17   |
[06/26 03:03:44    393s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:03:44    394s] #################################################################################
[06/26 03:03:44    394s] # Design Stage: PreRoute
[06/26 03:03:44    394s] # Design Name: riscv_top
[06/26 03:03:44    394s] # Design Mode: 130nm
[06/26 03:03:44    394s] # Analysis Mode: MMMC OCV 
[06/26 03:03:44    394s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:03:44    394s] # Signoff Settings: SI Off 
[06/26 03:03:44    394s] #################################################################################
[06/26 03:03:44    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 1914.4M, InitMEM = 1914.4M)
[06/26 03:03:44    394s] Calculate early delays in OCV mode...
[06/26 03:03:44    394s] Calculate late delays in OCV mode...
[06/26 03:03:44    394s] Start delay calculation (fullDC) (4 T). (MEM=1914.42)
[06/26 03:03:45    394s] End AAE Lib Interpolated Model. (MEM=1938.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:03:45    397s] Total number of fetched objects 10343
[06/26 03:03:45    397s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:03:45    397s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:03:45    397s] End delay calculation. (MEM=2081.84 CPU=0:00:02.8 REAL=0:00:00.0)
[06/26 03:03:45    397s] End delay calculation (fullDC). (MEM=2081.84 CPU=0:00:03.5 REAL=0:00:01.0)
[06/26 03:03:45    397s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 2081.8M) ***
[06/26 03:03:46    398s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:02.0 totSessionCpu=0:06:39 mem=2049.8M)
[06/26 03:03:46    398s] cleaningup cpe interface
[06/26 03:03:46    398s] Reported timing to dir ./timingReports
[06/26 03:03:46    398s] **opt_design ... cpu = 0:03:28, real = 0:02:14, mem = 1469.4M, totSessionCpu=0:06:39 **
[06/26 03:03:46    398s] ** Profile ** Start :  cpu=0:00:00.0, mem=1848.7M
[06/26 03:03:46    398s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1848.7M
[06/26 03:03:46    398s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.119, REAL:0.120, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.228, REAL:0.231, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.229, REAL:0.231, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.035, REAL:0.035, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1848.7M
[06/26 03:03:46    399s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1848.7M
[06/26 03:03:46    399s] ** Profile ** Other data :  cpu=0:00:00.3, mem=1848.7M
[06/26 03:03:46    399s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1928.1M
[06/26 03:03:46    399s] 2024/06/26 03:03:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:46    399s] 2024/06/26 03:03:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:47    399s] 2024/06/26 03:03:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:47    399s] 2024/06/26 03:03:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:47    399s] 2024/06/26 03:03:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:47    399s] 2024/06/26 03:03:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:47    399s] 2024/06/26 03:03:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:47    399s] 2024/06/26 03:03:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:47    399s] 2024/06/26 03:03:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:47    399s] 2024/06/26 03:03:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:47    399s] 2024/06/26 03:03:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:47    399s] 2024/06/26 03:03:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:48    399s] 2024/06/26 03:03:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:48    399s] 2024/06/26 03:03:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:48    399s] 2024/06/26 03:03:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:48    399s] 2024/06/26 03:03:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:48    400s] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1910.2M
[06/26 03:03:48    400s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1910.2M
[06/26 03:03:48    400s] 
[06/26 03:03:48    400s] ------------------------------------------------------------
[06/26 03:03:48    400s]      opt_design Final Summary                             
[06/26 03:03:48    400s] ------------------------------------------------------------
[06/26 03:03:48    400s] 
[06/26 03:03:48    400s] Setup views included:
[06/26 03:03:48    400s]  ss_100C_1v60.setup_view 
[06/26 03:03:48    400s] 
[06/26 03:03:48    400s] +--------------------+---------+---------+---------+---------+
[06/26 03:03:48    400s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:03:48    400s] +--------------------+---------+---------+---------+---------+
[06/26 03:03:48    400s] |           WNS (ns):|  0.100  |  0.100  |  0.256  |  3.606  |
[06/26 03:03:48    400s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:03:48    400s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:03:48    400s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:03:48    400s] +--------------------+---------+---------+---------+---------+
[06/26 03:03:48    400s] 
[06/26 03:03:48    400s] +----------------+-------------------------------+------------------+
[06/26 03:03:48    400s] |                |              Real             |       Total      |
[06/26 03:03:48    400s] |    DRVs        +------------------+------------+------------------|
[06/26 03:03:48    400s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:03:48    400s] +----------------+------------------+------------+------------------+
[06/26 03:03:48    400s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[06/26 03:03:48    400s] |   max_tran     |    331 (336)     |   -0.887   |    734 (739)     |
[06/26 03:03:48    400s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:03:48    400s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:03:48    400s] +----------------+------------------+------------+------------------+
[06/26 03:03:48    400s] 
[06/26 03:03:48    400s] Density: 4.717%
[06/26 03:03:48    400s] Routing Overflow: 0.09% H and 0.11% V
[06/26 03:03:48    400s] ------------------------------------------------------------
[06/26 03:03:48    400s] ** Profile ** Report data :  cpu=0:00:00.0, mem=1910.2M
[06/26 03:03:48    400s] **opt_design ... cpu = 0:03:29, real = 0:02:16, mem = 1472.2M, totSessionCpu=0:06:40 **
[06/26 03:03:48    400s] Deleting Cell Server ...
[06/26 03:03:48    400s] Deleting Lib Analyzer.
[06/26 03:03:48    400s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/26 03:03:48    400s] Type 'man IMPOPT-3195' for more detail.
[06/26 03:03:48    400s] *** Finished opt_design ***
[06/26 03:03:48    400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:48    400s] UM:                                       0.000 ns          0.100 ns  final
[06/26 03:03:50    402s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.003, REAL:0.003, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.083, REAL:0.083, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.083, REAL:0.084, MEM:1856.7M
[06/26 03:03:50    402s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:1856.7M
[06/26 03:03:51    402s] 
[06/26 03:03:51    402s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.033, REAL:0.033, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1856.7M
[06/26 03:03:51    402s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.023, REAL:0.023, MEM:1856.7M
[06/26 03:03:51    402s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:51    402s] UM:        216.91            144          0.000 ns          0.100 ns  opt_design_prects
[06/26 03:03:51    402s] cleaningup cpe interface
[06/26 03:03:51    402s] 
[06/26 03:03:51    402s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:48 real=  0:02:32)
[06/26 03:03:51    402s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.8 real=0:00:05.9)
[06/26 03:03:51    402s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:35.0 real=0:00:21.6)
[06/26 03:03:51    402s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:17.8 real=0:00:11.3)
[06/26 03:03:51    402s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:01 real=0:00:42.9)
[06/26 03:03:51    402s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:13.8 real=0:00:11.5)
[06/26 03:03:51    402s] #optDebug: fT-R <0 2 3 1 0>
[06/26 03:03:51    402s] Info: pop threads available for lower-level modules during optimization.
[06/26 03:03:51    402s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/26 03:03:51    402s] cleaningup cpe interface
[06/26 03:03:51    402s] #optDebug: fT-D <X 1 0 0 0>
[06/26 03:03:51    402s] #optDebug: fT-D <X 1 0 0 0>
[06/26 03:03:51    402s] **place_opt_design ... cpu = 0:05:30, real = 0:03:48, mem = 1799.3M **
[06/26 03:03:51    402s] *** Finished GigaPlace ***
[06/26 03:03:51    402s] 
[06/26 03:03:51    402s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:03:51    402s] Severity  ID               Count  Summary                                  
[06/26 03:03:51    402s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[06/26 03:03:51    402s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[06/26 03:03:51    402s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[06/26 03:03:51    402s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/26 03:03:51    402s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/26 03:03:51    402s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/26 03:03:51    402s] *** Message Summary: 17 warning(s), 0 error(s)
[06/26 03:03:51    402s] 
[06/26 03:03:51    402s] @file(par.tcl) 184: puts "write_db pre_clock_tree" 
[06/26 03:03:51    402s] write_db pre_clock_tree
[06/26 03:03:51    402s] @file(par.tcl) 185: write_db pre_clock_tree
[06/26 03:03:51    402s] #% Begin write_db save design ... (date=06/26 03:03:51, mem=1398.9M)
[06/26 03:03:51    402s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:03:51    402s] % Begin Save ccopt configuration ... (date=06/26 03:03:51, mem=1398.9M)
[06/26 03:03:51    403s] % End Save ccopt configuration ... (date=06/26 03:03:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1399.3M, current mem=1399.3M)
[06/26 03:03:51    403s] % Begin Save netlist data ... (date=06/26 03:03:51, mem=1399.5M)
[06/26 03:03:51    403s] Writing Binary DB to pre_clock_tree/riscv_top.v.bin in multi-threaded mode...
[06/26 03:03:51    403s] % End Save netlist data ... (date=06/26 03:03:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1404.0M, current mem=1404.0M)
[06/26 03:03:51    403s] Saving symbol-table file in separate thread ...
[06/26 03:03:51    403s] Saving congestion map file in separate thread ...
[06/26 03:03:51    403s] Saving congestion map file pre_clock_tree/riscv_top.route.congmap.gz ...
[06/26 03:03:51    403s] % Begin Save AAE data ... (date=06/26 03:03:51, mem=1404.5M)
[06/26 03:03:51    403s] Saving AAE Data ...
[06/26 03:03:51    403s] % End Save AAE data ... (date=06/26 03:03:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.5M, current mem=1404.5M)
[06/26 03:03:51    403s] 2024/06/26 03:03:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:51    403s] 2024/06/26 03:03:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:51    403s] 2024/06/26 03:03:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:51    403s] 2024/06/26 03:03:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:51    403s] % Begin Save clock tree data ... (date=06/26 03:03:51, mem=1404.8M)
[06/26 03:03:51    403s] % End Save clock tree data ... (date=06/26 03:03:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.8M, current mem=1404.8M)
[06/26 03:03:51    403s] Saving preference file pre_clock_tree/gui.pref.tcl ...
[06/26 03:03:51    403s] Saving mode setting ...
[06/26 03:03:51    403s] Saving root attributes to be loaded post write_db ...
[06/26 03:03:52    403s] Saving global file ...
[06/26 03:03:52    403s] Saving root attributes to be loaded previous write_db ...
[06/26 03:03:52    403s] 2024/06/26 03:03:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:52    403s] 2024/06/26 03:03:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:52    403s] Saving Drc markers ...
[06/26 03:03:52    403s] ... No Drc file written since there is no markers found.
[06/26 03:03:52    403s] % Begin Save routing data ... (date=06/26 03:03:52, mem=1405.3M)
[06/26 03:03:52    403s] Saving route file ...
[06/26 03:03:52    403s] 2024/06/26 03:03:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:52    403s] 2024/06/26 03:03:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:52    403s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1843.4M) ***
[06/26 03:03:52    403s] % End Save routing data ... (date=06/26 03:03:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.1M, current mem=1406.1M)
[06/26 03:03:52    403s] Saving floorplan file in separate thread ...
[06/26 03:03:52    403s] Saving PG Conn file in separate thread ...
[06/26 03:03:52    403s] Saving placement file in separate thread ...
[06/26 03:03:52    403s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:03:52    404s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1883.4M) ***
[06/26 03:03:52    404s] 2024/06/26 03:03:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:52    404s] 2024/06/26 03:03:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:52    404s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:03:52    404s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:03:52    404s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:03:52    404s] Saving property file pre_clock_tree/riscv_top.prop
[06/26 03:03:52    404s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1859.4M) ***
[06/26 03:03:52    404s] % Begin Save power constraints data ... (date=06/26 03:03:52, mem=1408.6M)
[06/26 03:03:53    404s] % End Save power constraints data ... (date=06/26 03:03:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1408.6M, current mem=1408.6M)
[06/26 03:03:53    404s] Saving rc congestion map pre_clock_tree/riscv_top.congmap.gz ...
[06/26 03:03:53    404s] 2024/06/26 03:03:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:03:53    404s] 2024/06/26 03:03:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:03:53    404s] Saving CPF database ...
[06/26 03:03:53    404s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:03:54    404s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:03:54    404s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:03:54    404s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:03:54    404s] Generated self-contained design pre_clock_tree
[06/26 03:03:54    404s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:03:54    404s] #% End write_db save design ... (date=06/26 03:03:54, total cpu=0:00:01.8, real=0:00:03.0, peak res=1408.6M, current mem=1403.5M)
[06/26 03:03:54    404s] 
[06/26 03:03:54    404s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:03:54    404s] Severity  ID               Count  Summary                                  
[06/26 03:03:54    404s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:03:54    404s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:03:54    404s] 
[06/26 03:03:54    404s] @file(par.tcl) 186: puts "ln -sfn pre_clock_tree latest" 
[06/26 03:03:54    404s] ln -sfn pre_clock_tree latest
[06/26 03:03:54    404s] @file(par.tcl) 187: ln -sfn pre_clock_tree latest
[06/26 03:03:54    404s] @file(par.tcl) 188: puts "create_clock_tree_spec" 
[06/26 03:03:54    404s] create_clock_tree_spec
[06/26 03:03:54    404s] @file(par.tcl) 189: create_clock_tree_spec
[06/26 03:03:54    404s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[06/26 03:03:54    404s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/26 03:03:54    404s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:03:54    404s] Summary for sequential cells identification: 
[06/26 03:03:54    404s]   Identified SBFF number: 45
[06/26 03:03:54    404s]   Identified MBFF number: 0
[06/26 03:03:54    404s]   Identified SB Latch number: 0
[06/26 03:03:54    404s]   Identified MB Latch number: 0
[06/26 03:03:54    404s]   Not identified SBFF number: 0
[06/26 03:03:54    404s]   Not identified MBFF number: 0
[06/26 03:03:54    404s]   Not identified SB Latch number: 0
[06/26 03:03:54    404s]   Not identified MB Latch number: 0
[06/26 03:03:54    404s]   Number of sequential cells which are not FFs: 23
[06/26 03:03:54    404s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:03:54    404s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:03:54    404s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:03:54    404s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:03:54    404s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:03:54    404s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:03:54    404s]  Setting StdDelay to 66.90
[06/26 03:03:54    404s] Creating Cell Server, finished. 
[06/26 03:03:54    404s] 
[06/26 03:03:55    404s] Reset timing graph...
[06/26 03:03:55    404s] Ignoring AAE DB Resetting ...
[06/26 03:03:55    404s] Reset timing graph done.
[06/26 03:03:55    404s] Ignoring AAE DB Resetting ...
[06/26 03:03:55    405s] Analyzing clock structure...
[06/26 03:03:55    405s] Analyzing clock structure done.
[06/26 03:03:55    405s] Reset timing graph...
[06/26 03:03:55    405s] Ignoring AAE DB Resetting ...
[06/26 03:03:55    405s] Reset timing graph done.
[06/26 03:03:55    405s] Extracting original clock gating for clk...
[06/26 03:03:55    405s]   clock_tree clk contains 1496 sinks and 18 clock gates.
[06/26 03:03:55    405s]   Extraction for clk complete.
[06/26 03:03:55    405s] Extracting original clock gating for clk done.
[06/26 03:03:55    405s] The skew group clk/my_constraint_mode was created. It contains 1496 sinks and 1 sources.
[06/26 03:03:55    405s] Checking clock tree convergence...
[06/26 03:03:55    405s] Checking clock tree convergence done.
[06/26 03:03:55    405s] @file(par.tcl) 190: puts "ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts" 
[06/26 03:03:55    405s] ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[06/26 03:03:55    405s] @file(par.tcl) 191: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[06/26 03:03:55    405s] #% Begin ccopt_design (date=06/26 03:03:55, mem=1385.1M)
[06/26 03:03:55    405s] Runtime...
[06/26 03:03:55    405s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/26 03:03:55    405s] Preferred extra space for top nets is 0
[06/26 03:03:55    405s] Preferred extra space for trunk nets is 1
[06/26 03:03:55    405s] Preferred extra space for leaf nets is 1
[06/26 03:03:55    405s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[06/26 03:03:55    405s] Set place::cacheFPlanSiteMark to 1
[06/26 03:03:55    405s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/26 03:03:55    405s] Using CCOpt effort standard.
[06/26 03:03:55    405s] CCOpt::Phase::Initialization...
[06/26 03:03:55    405s] Check Prerequisites...
[06/26 03:03:55    405s] Leaving CCOpt scope - CheckPlace...
[06/26 03:03:55    405s] OPERPROF: Starting checkPlace at level 1, MEM:1820.0M
[06/26 03:03:55    405s] #spOpts: N=130 cut2cut 
[06/26 03:03:55    405s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.004, REAL:0.004, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1820.0M
[06/26 03:03:55    405s] Core basic site is unithd
[06/26 03:03:55    405s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1820.0M
[06/26 03:03:55    405s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:03:55    405s] SiteArray: use 10,345,972 bytes
[06/26 03:03:55    405s] SiteArray: current memory after site array memory allocatiion 1820.0M
[06/26 03:03:55    405s] SiteArray: FP blocked sites are writable
[06/26 03:03:55    405s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:55    405s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.031, REAL:0.032, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.048, REAL:0.048, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.013, REAL:0.013, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.001, REAL:0.001, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.073, REAL:0.073, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.089, REAL:0.090, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.089, REAL:0.090, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.032, REAL:0.032, MEM:1820.0M
[06/26 03:03:56    405s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.038, REAL:0.038, MEM:1820.0M
[06/26 03:03:56    405s] 
[06/26 03:03:56    405s] Begin checking placement ... (start mem=1820.0M, init mem=1820.0M)
[06/26 03:03:56    405s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.248, REAL:0.250, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.005, REAL:0.005, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.051, REAL:0.051, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.024, REAL:0.024, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.064, REAL:0.065, MEM:1820.0M
[06/26 03:03:56    406s] *info: Placed = 69473          (Fixed = 59703)
[06/26 03:03:56    406s] *info: Unplaced = 0           
[06/26 03:03:56    406s] Placement Density:4.72%(101034/2141833)
[06/26 03:03:56    406s] Placement Density (including fixed std cells):7.93%(175722/2216521)
[06/26 03:03:56    406s] PowerDomain Density <AO>:4.57%(97966/2141833)
[06/26 03:03:56    406s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.006, REAL:0.006, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.022, REAL:0.022, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1820.0M
[06/26 03:03:56    406s] Finished check_place (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1820.0M)
[06/26 03:03:56    406s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.002, REAL:0.002, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF: Finished checkPlace at level 1, CPU:0.638, REAL:0.642, MEM:1820.0M
[06/26 03:03:56    406s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.6 real=0:00:00.7)
[06/26 03:03:56    406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:56    406s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[06/26 03:03:56    406s] Validating CTS configuration...
[06/26 03:03:56    406s] CCOpt power management detected and enabled.
[06/26 03:03:56    406s] Checking module port directions...
[06/26 03:03:56    406s] Leaving CCOpt scope...
[06/26 03:03:56    406s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:03:56    406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:56    406s] UM:                                                                   Leaving CCOpt scope
[06/26 03:03:56    406s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:03:56    406s] Non-default CCOpt properties:
[06/26 03:03:56    406s] preferred_extra_space is set for at least one key
[06/26 03:03:56    406s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[06/26 03:03:56    406s] route_type is set for at least one key
[06/26 03:03:56    406s] target_skew is set for at least one key
[06/26 03:03:56    406s] Using cell based legalization.
[06/26 03:03:56    406s] OPERPROF: Starting DPlace-Init at level 1, MEM:1820.0M
[06/26 03:03:56    406s] #spOpts: N=130 cut2cut 
[06/26 03:03:56    406s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1820.0M
[06/26 03:03:56    406s] Core basic site is unithd
[06/26 03:03:56    406s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1820.0M
[06/26 03:03:56    406s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:03:56    406s] SiteArray: use 10,345,972 bytes
[06/26 03:03:56    406s] SiteArray: current memory after site array memory allocatiion 1820.0M
[06/26 03:03:56    406s] SiteArray: FP blocked sites are writable
[06/26 03:03:56    406s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.031, REAL:0.032, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.044, REAL:0.045, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1820.0M
[06/26 03:03:56    406s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:03:56    406s] Mark StBox On SiteArr starts
[06/26 03:03:56    406s] Mark StBox On SiteArr ends
[06/26 03:03:56    406s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.080, REAL:0.025, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.082, REAL:0.027, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.204, REAL:0.150, MEM:1820.0M
[06/26 03:03:56    406s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.141, REAL:0.142, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Starting CMU at level 4, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.404, REAL:0.349, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.404, REAL:0.350, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1820.0M
[06/26 03:03:57    406s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:1820.0M
[06/26 03:03:57    406s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1820.0MB).
[06/26 03:03:57    406s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.514, REAL:0.461, MEM:1820.0M
[06/26 03:03:57    406s] (I)       Load db... (mem=1820.0M)
[06/26 03:03:57    406s] (I)       Read data from FE... (mem=1820.0M)
[06/26 03:03:57    406s] (I)       Read nodes and places... (mem=1820.0M)
[06/26 03:03:57    407s] (I)       Number of ignored instance 0
[06/26 03:03:57    407s] (I)       numMoveCells=9770, numMacros=11  numPads=350  numMultiRowHeightInsts=0
[06/26 03:03:57    407s] (I)       Done Read nodes and places (cpu=0.107s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Read rows... (mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Read rows (cpu=0.000s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Read module constraints... (mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Read module constraints (cpu=0.000s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Read data from FE (cpu=0.108s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Load db (cpu=0.108s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Constructing placeable region... (mem=1845.5M)
[06/26 03:03:57    407s] (I)       Constructing bin map
[06/26 03:03:57    407s] (I)       Initialize bin information with width=27200 height=27200
[06/26 03:03:57    407s] (I)       Done constructing bin map
[06/26 03:03:57    407s] (I)       Removing 1204 blocked bin with high fixed inst density
[06/26 03:03:57    407s] (I)       Compute region effective width... (mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Compute region effective width (cpu=0.011s, mem=1845.5M)
[06/26 03:03:57    407s] (I)       Done Constructing placeable region (cpu=0.035s, mem=1845.5M)
[06/26 03:03:57    407s] Route type trimming info:
[06/26 03:03:57    407s]   No route type modifications were made.
[06/26 03:03:57    407s] Accumulated time to calculate placeable region: 1e-05
[06/26 03:03:57    407s] Accumulated time to calculate placeable region: 1.5e-05
[06/26 03:03:57    407s] Accumulated time to calculate placeable region: 2.2e-05
[06/26 03:03:57    407s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[06/26 03:03:57    407s] (I)       Initializing Steiner engine. 
[06/26 03:03:58    407s] Rebuilding timing graph...
[06/26 03:03:58    408s] Topological Sorting (REAL = 0:00:00.0, MEM = 1965.2M, InitMEM = 1965.2M)
[06/26 03:03:58    408s] Rebuilding timing graph done.
[06/26 03:03:58    408s] End AAE Lib Interpolated Model. (MEM=1965.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:03:58    408s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[06/26 03:03:58    408s] Original list had 3 cells:
[06/26 03:03:58    408s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:03:58    408s] Library trimming was not able to trim any cells:
[06/26 03:03:58    408s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:03:58    408s] Clock tree balancer configuration for clock_tree clk:
[06/26 03:03:58    408s] Non-default CCOpt properties:
[06/26 03:03:58    408s]   route_type (leaf): default_route_type_leaf (default: default)
[06/26 03:03:58    408s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/26 03:03:58    408s]   route_type (top): default_route_type_nonleaf (default: default)
[06/26 03:03:58    408s] For power domain AO:
[06/26 03:03:58    408s]   Buffers:     
[06/26 03:03:58    408s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:03:58    408s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:03:58    408s]   Unblocked area available for placement of any clock cells in power_domain AO: 2184988.077um^2
[06/26 03:03:58    408s] Top Routing info:
[06/26 03:03:58    408s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:03:58    408s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:03:58    408s] Trunk Routing info:
[06/26 03:03:58    408s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:03:58    408s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:03:58    408s] Leaf Routing info:
[06/26 03:03:58    408s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:03:58    408s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:03:58    408s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[06/26 03:03:58    408s]   Slew time target (leaf):    0.223ns
[06/26 03:03:58    408s]   Slew time target (trunk):   0.223ns
[06/26 03:03:58    408s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[06/26 03:03:58    408s]   Buffer unit delay: 0.262ns
[06/26 03:03:58    408s]   Buffer max distance: 844.616um
[06/26 03:03:58    408s] Fastest wire driving cells and distances:
[06/26 03:03:58    408s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[06/26 03:03:58    408s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] Logic Sizing Table:
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] ----------------------------------------------------------
[06/26 03:03:58    408s] Cell    Instance count    Source    Eligible library cells
[06/26 03:03:58    408s] ----------------------------------------------------------
[06/26 03:03:58    408s]   (empty table)
[06/26 03:03:58    408s] ----------------------------------------------------------
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:03:58    408s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:03:58    408s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:03:58    408s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:03:58    408s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[06/26 03:03:58    408s]   Sources:                     pin clk
[06/26 03:03:58    408s]   Total number of sinks:       1496
[06/26 03:03:58    408s]   Delay constrained sinks:     1496
[06/26 03:03:58    408s]   Non-leaf sinks:              0
[06/26 03:03:58    408s]   Ignore pins:                 0
[06/26 03:03:58    408s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[06/26 03:03:58    408s]   Skew target:                 0.262ns
[06/26 03:03:58    408s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:03:58    408s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:03:58    408s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:03:58    408s] Primary reporting skew group is skew_group clk/my_constraint_mode with 1496 clock sinks.
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] Via Selection for Estimated Routes (rule default):
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] -----------------------------------------------------------------
[06/26 03:03:58    408s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[06/26 03:03:58    408s] Range                     (Ohm)    (fF)     (fs)     Only
[06/26 03:03:58    408s] -----------------------------------------------------------------
[06/26 03:03:58    408s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[06/26 03:03:58    408s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[06/26 03:03:58    408s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[06/26 03:03:58    408s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[06/26 03:03:58    408s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[06/26 03:03:58    408s] -----------------------------------------------------------------
[06/26 03:03:58    408s] 
[06/26 03:03:58    408s] No ideal or dont_touch nets found in the clock tree
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] Filtering reasons for cell type: buffer
[06/26 03:03:59    408s] =======================================
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:03:59    408s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[06/26 03:03:59    408s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] Filtering reasons for cell type: inverter
[06/26 03:03:59    408s] =========================================
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:03:59    408s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[06/26 03:03:59    408s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[06/26 03:03:59    408s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[06/26 03:03:59    408s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] 
[06/26 03:03:59    408s] Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.4)
[06/26 03:03:59    408s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:59    408s] UM:                                                                   Validating CTS configuration
[06/26 03:03:59    408s] CCOpt configuration status: all checks passed.
[06/26 03:03:59    408s] External - Set all clocks to propagated mode...
[06/26 03:03:59    408s] Innovus will update I/O latencies
[06/26 03:03:59    408s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:03:59    408s] Check Prerequisites done. (took cpu=0:00:03.3 real=0:00:03.2)
[06/26 03:03:59    408s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:59    408s] UM:                                                                   Check Prerequisites
[06/26 03:03:59    408s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.3 real=0:00:03.2)
[06/26 03:03:59    409s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:03:59    409s] UM:          6.16              8                                      CCOpt::Phase::Initialization
[06/26 03:03:59    409s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2003.4M
[06/26 03:03:59    409s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.007, REAL:0.007, MEM:2003.4M
[06/26 03:03:59    409s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2003.4M
[06/26 03:03:59    409s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:03:59    409s] Executing ccopt post-processing.
[06/26 03:03:59    409s] Synthesizing clock trees with CCOpt...
[06/26 03:03:59    409s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:03:59    409s] CCOpt::Phase::PreparingToBalance...
[06/26 03:03:59    409s] Leaving CCOpt scope - Initializing power interface...
[06/26 03:03:59    409s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] Positive (advancing) pin insertion delays
[06/26 03:03:59    409s] =========================================
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] Found 0 advances (0.000% of 1496 clock tree sinks)
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] Negative (delaying) pin insertion delays
[06/26 03:03:59    409s] ========================================
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] Found 0 delays (0.000% of 1496 clock tree sinks)
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/26 03:03:59    409s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=2003.4M
[06/26 03:03:59    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=2003.4M
[06/26 03:03:59    409s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:03:59    409s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:03:59    409s] (I)       Reading DB...
[06/26 03:03:59    409s] (I)       Read data from FE... (mem=2003.4M)
[06/26 03:03:59    409s] (I)       Read nodes and places... (mem=2003.4M)
[06/26 03:03:59    409s] (I)       Done Read nodes and places (cpu=0.072s, mem=2003.4M)
[06/26 03:03:59    409s] (I)       Read nets... (mem=2003.4M)
[06/26 03:03:59    409s] (I)       Done Read nets (cpu=0.033s, mem=2003.4M)
[06/26 03:03:59    409s] (I)       Done Read data from FE (cpu=0.105s, mem=2003.4M)
[06/26 03:03:59    409s] (I)       before initializing RouteDB syMemory usage = 2003.4 MB
[06/26 03:03:59    409s] (I)       congestionReportName   : 
[06/26 03:03:59    409s] (I)       layerRangeFor2DCongestion : 
[06/26 03:03:59    409s] (I)       buildTerm2TermWires    : 1
[06/26 03:03:59    409s] (I)       doTrackAssignment      : 1
[06/26 03:03:59    409s] (I)       dumpBookshelfFiles     : 0
[06/26 03:03:59    409s] (I)       numThreads             : 4
[06/26 03:03:59    409s] (I)       bufferingAwareRouting  : false
[06/26 03:03:59    409s] (I)       honorPin               : false
[06/26 03:03:59    409s] (I)       honorPinGuide          : true
[06/26 03:03:59    409s] (I)       honorPartition         : false
[06/26 03:03:59    409s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:03:59    409s] (I)       allowPartitionCrossover: false
[06/26 03:03:59    409s] (I)       honorSingleEntry       : true
[06/26 03:03:59    409s] (I)       honorSingleEntryStrong : true
[06/26 03:03:59    409s] (I)       [06/26 03:03:59    409s] [NR-eGR] honorMsvRouteConstraint: false
handleViaSpacingRule   : false
[06/26 03:03:59    409s] (I)       handleEolSpacingRule   : false
[06/26 03:03:59    409s] (I)       PDConstraint           : none
[06/26 03:03:59    409s] (I)       expBetterNDRHandling   : false
[06/26 03:03:59    409s] (I)       routingEffortLevel     : 3
[06/26 03:03:59    409s] (I)       effortLevel            : standard
[06/26 03:03:59    409s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:03:59    409s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:03:59    409s] (I)       [06/26 03:03:59    409s] [NR-eGR] minRouteLayer          : 2
[06/26 03:03:59    409s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[06/26 03:03:59    409s] (I)       numRowsPerGCell        : 1
[06/26 03:03:59    409s] (I)       speedUpLargeDesign     : 0
[06/26 03:03:59    409s] (I)       multiThreadingTA       : 1
[06/26 03:03:59    409s] (I)       optimizationMode       : false
[06/26 03:03:59    409s] (I)       routeSecondPG          : false
[06/26 03:03:59    409s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:03:59    409s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:03:59    409s] (I)       punchThroughDistance   : 500.00
[06/26 03:03:59    409s] (I)       scenicBound            : 1.15
[06/26 03:03:59    409s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:03:59    409s] (I)       source-to-sink ratio   : 0.00
[06/26 03:03:59    409s] (I)       targetCongestionRatioH : 1.00
[06/26 03:03:59    409s] (I)       targetCongestionRatioV : 1.00
[06/26 03:03:59    409s] (I)       layerCongestionRatio   : 0.70
[06/26 03:03:59    409s] (I)       m1CongestionRatio      : 0.10
[06/26 03:03:59    409s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:03:59    409s] (I)       localRouteEffort       : 1.00
[06/26 03:03:59    409s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:03:59    409s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:03:59    409s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:03:59    409s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:03:59    409s] (I)       routeVias              : 
[06/26 03:03:59    409s] (I)       readTROption           : true
[06/26 03:03:59    409s] (I)       extraSpacingFactor     : 1.00
[06/26 03:03:59    409s] (I)       routeSelectedNetsOnly  : false
[06/26 03:03:59    409s] (I)       clkNetUseMaxDemand     : false
[06/26 03:03:59    409s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:03:59    409s] (I)       extraDemandForClocks   : 0
[06/26 03:03:59    409s] (I)       steinerRemoveLayers    : false
[06/26 03:03:59    409s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:03:59    409s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:03:59    409s] (I)       similarTopologyRoutingFast : false
[06/26 03:03:59    409s] (I)       spanningTreeRefinement : false
[06/26 03:03:59    409s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:03:59    409s] (I)       starting read tracks
[06/26 03:03:59    409s] (I)       build grid graph
[06/26 03:03:59    409s] (I)       build grid graph start
[06/26 03:03:59    409s] (I)       build grid graph end
[06/26 03:03:59    409s] (I)       merge level 0
[06/26 03:03:59    409s] [NR-eGR] li1 has no routable track
[06/26 03:03:59    409s] [NR-eGR] met1 has single uniform track structure
[06/26 03:03:59    409s] [NR-eGR] met2 has single uniform track structure
[06/26 03:03:59    409s] [NR-eGR] met3 has single uniform track structure
[06/26 03:03:59    409s] [NR-eGR] met4 has single uniform track structure
[06/26 03:03:59    409s] [NR-eGR] met5 has single uniform track structure
[06/26 03:03:59    409s] (I)       numViaLayers=6
[06/26 03:03:59    409s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:59    409s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:59    409s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:59    409s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:59    409s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:59    409s] (I)       end build via table
[06/26 03:03:59    409s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] [NR-eGR] numRoutingBlks=0 numInstBlks=150340 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:03:59    409s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:03:59    409s] (I)       readDataFromPlaceDB
[06/26 03:03:59    409s] (I)       Read net information..
[06/26 03:03:59    409s] (I)       Read testcase time = 0.003 seconds
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] (I)       read default dcut vias
[06/26 03:03:59    409s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:03:59    409s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:03:59    409s] [NR-eGR] Read numTotalNets=10261  numIgnoredNets=0
[06/26 03:03:59    409s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:03:59    409s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:03:59    409s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:03:59    409s] (I)       early_global_route_priority property id does not exist.
[06/26 03:03:59    409s] (I)       build grid graph start
[06/26 03:03:59    409s] (I)       build grid graph end
[06/26 03:03:59    409s] (I)       Model blockage into capacity
[06/26 03:03:59    409s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:03:59    409s] (I)       Modeling time = 0.155 seconds
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] (I)       Number of ignored nets = 0
[06/26 03:03:59    409s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of clock nets = 19.  Ignored: No
[06/26 03:03:59    409s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:03:59    409s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:03:59    409s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:03:59    409s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[06/26 03:03:59    409s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2003.4 MB
[06/26 03:03:59    409s] (I)       Ndr track 0 does not exist
[06/26 03:03:59    409s] (I)       Layer1  viaCost=200.00
[06/26 03:03:59    409s] (I)       Layer2  viaCost=200.00
[06/26 03:03:59    409s] (I)       Layer3  viaCost=300.00
[06/26 03:03:59    409s] (I)       Layer4  viaCost=200.00
[06/26 03:03:59    409s] (I)       Layer5  viaCost=200.00
[06/26 03:03:59    409s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:03:59    409s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:03:59    409s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:03:59    409s] (I)       Site width          :   460  (dbu)
[06/26 03:03:59    409s] (I)       Row height          :  2720  (dbu)
[06/26 03:03:59    409s] (I)       GCell width         :  2720  (dbu)
[06/26 03:03:59    409s] (I)       GCell height        :  2720  (dbu)
[06/26 03:03:59    409s] (I)       Grid                :   662   662     6
[06/26 03:03:59    409s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:03:59    409s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:03:59    409s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:03:59    409s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:03:59    409s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:03:59    409s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:03:59    409s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:03:59    409s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:03:59    409s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:03:59    409s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:03:59    409s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:03:59    409s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:03:59    409s] (I)       --------------------------------------------------------
[06/26 03:03:59    409s] 
[06/26 03:03:59    409s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:03:59    409s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:03:59    409s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1[06/26 03:03:59    409s] [NR-eGR] ============ Routing rule table ============
[06/26 03:03:59    409s] [NR-eGR] Rule id: 0  Nets: 10261 
  L4=1  L5=1  L6=1
[06/26 03:03:59    409s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:03:59    409s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:03:59    409s] [NR-eGR] ========================================
[06/26 03:03:59    409s] [NR-eGR] 
[06/26 03:03:59    409s] (I)       blocked tracks on layer2 : = 1704940 / 3504628 (48.65%)
[06/26 03:03:59    409s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:03:59    409s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:03:59    409s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:03:59    409s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:03:59    409s] (I)       After initializing earlyGlobalRoute syMemory usage = 2003.4 MB
[06/26 03:03:59    409s] (I)       Loading and dumping file time : 0.37 seconds
[06/26 03:03:59    409s] (I)       ============= Initialization =============
[06/26 03:03:59    409s] (I)       totalPins=36197  totalGlobalPin=36170 (99.93%)
[06/26 03:03:59    409s] (I)       total 2D Cap : 6336812 = (3176134 H, 3160678 V)
[06/26 03:03:59    409s] (I)       ============  Phase 1a Route ============
[06/26 03:03:59    409s] [NR-eGR] Layer group 1: route 10261 net(s) in layer range [2, 6]
[06/26 03:03:59    409s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:03:59    409s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[06/26 03:03:59    409s] (I)       Usage: 413697 = (201077 H, 212620 V) = (6.33% H, 6.73% V) = (5.469e+05um H, 5.783e+05um V)
[06/26 03:03:59    409s] (I)       
[06/26 03:03:59    409s] (I)       ============  Phase 1b Route ============
[06/26 03:03:59    409s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:03:59    409s] (I)       Usage: 414347 = (201208 H, 213139 V) = (6.33% H, 6.74% V) = (5.473e+05um H, 5.797e+05um V)
[06/26 03:03:59    409s] (I)       
[06/26 03:03:59    409s] (I)       earlyGlobalRoute overflow of layer group 1: 0.75% H + 0.33% V. EstWL: 1.127024e+06um
[06/26 03:03:59    409s] (I)       ============  Phase 1c Route ============
[06/26 03:03:59    409s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:00    409s] (I)       Phase 1c runs 0.15 seconds
[06/26 03:04:00    409s] (I)       Usage: 414571 = (201222 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:04:00    409s] (I)       
[06/26 03:04:00    409s] (I)       ============  Phase 1d Route ============
[06/26 03:04:00    409s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:04:00    409s] (I)       Usage: 414575 = (201226 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:04:00    409s] (I)       
[06/26 03:04:00    409s] (I)       ============  Phase 1e Route ============
[06/26 03:04:00    409s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:00    409s] (I)       Usage: 414575 = (201226 H, 213349 V) = (6.34% H, 6.75% V) = (5.473e+05um H, 5.803e+05um V)
[06/26 03:04:00    409s] (I)       
[06/26 03:04:00    409s] (I)       ============  Phase 1l Route ============
[06/26 03:04:00    409s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.08% V. EstWL: 1.127644e+06um
[06/26 03:04:00    409s] [NR-eGR] 
[06/26 03:04:00    410s] (I)       Phase 1l runs 0.11 seconds
[06/26 03:04:00    410s] (I)       
[06/26 03:04:00    410s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:04:00    410s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/26 03:04:00    410s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:04:00    410s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[06/26 03:04:00    410s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:04:00    410s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:00    410s] [NR-eGR]    met1  (2)       352( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[06/26 03:04:00    410s] [NR-eGR]    met2  (3)       884( 0.29%)         1( 0.00%)         0( 0.00%)   ( 0.29%) 
[06/26 03:04:00    410s] [NR-eGR]    met3  (4)       897( 0.29%)         9( 0.00%)         1( 0.00%)   ( 0.29%) 
[06/26 03:04:00    410s] [NR-eGR]    met4  (5)       249( 0.06%)        13( 0.00%)         0( 0.00%)   ( 0.07%) 
[06/26 03:04:00    410s] [NR-eGR]    met5  (6)        57( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/26 03:04:00    410s] [NR-eGR] --------------------------------------------------------------------------------
[06/26 03:04:00    410s] [NR-eGR] Total             2439( 0.17%)        23( 0.00%)         1( 0.00%)   ( 0.17%) 
[06/26 03:04:00    410s] [NR-eGR] 
[06/26 03:04:00    410s] (I)       Total Global Routing Runtime: 0.62 seconds
[06/26 03:04:00    410s] (I)       total 2D Cap : 6341562 = (3180315 H, 3161247 V)
[06/26 03:04:00    410s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.09% V
[06/26 03:04:00    410s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.11% V
[06/26 03:04:00    410s] (I)       ============= track Assignment ============
[06/26 03:04:00    410s] (I)       extract Global 3D Wires
[06/26 03:04:00    410s] (I)       Extract Global WL : time=0.01
[06/26 03:04:00    410s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:04:00    410s] (I)       Initialization real time=0.00 seconds
[06/26 03:04:00    410s] (I)       Run Multi-thread track assignment
[06/26 03:04:00    410s] (I)       Kernel real time=0.08 seconds
[06/26 03:04:00    410s] (I)       End Greedy Track Assignment
[06/26 03:04:00    410s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:00    410s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35065
[06/26 03:04:00    410s] [NR-eGR]   met1  (2H) length: 3.625128e+05um, number of vias: 57940
[06/26 03:04:00    410s] [NR-eGR]   met2  (3V) length: 4.134284e+05um, number of vias: 4756
[06/26 03:04:00    410s] [NR-eGR]   met3  (4H) length: 1.822272e+05um, number of vias: 3394
[06/26 03:04:00    410s] [NR-eGR]   met4  (5V) length: 1.719604e+05um, number of vias: 307
[06/26 03:04:00    410s] [NR-eGR]   met5  (6H) length: 1.129239e+04um, number of vias: 0
[06/26 03:04:00    410s] [NR-eGR] Total length: 1.141421e+06um, number of vias: 101462
[06/26 03:04:00    410s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:00    410s] [NR-eGR] Total eGR-routed clock nets wire length: 1.990359e+04um 
[06/26 03:04:00    410s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:00    410s] [NR-eGR] End Peak syMemory usage = 2003.4 MB
[06/26 03:04:00    410s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.46 seconds
[06/26 03:04:00    410s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:01.3)
[06/26 03:04:00    410s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:00    410s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
[06/26 03:04:00    410s] Legalization setup...
[06/26 03:04:00    410s] Using cell based legalization.
[06/26 03:04:00    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:2003.4M
[06/26 03:04:00    410s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:00    410s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2003.4M
[06/26 03:04:00    410s] Core basic site is unithd
[06/26 03:04:00    410s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2003.4M
[06/26 03:04:00    410s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:04:00    410s] SiteArray: use 10,345,972 bytes
[06/26 03:04:00    410s] SiteArray: current memory after site array memory allocatiion 2003.4M
[06/26 03:04:00    410s] SiteArray: FP blocked sites are writable
[06/26 03:04:00    410s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.042, REAL:0.043, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2003.4M
[06/26 03:04:00    410s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:04:00    410s] Mark StBox On SiteArr starts
[06/26 03:04:00    410s] Mark StBox On SiteArr ends
[06/26 03:04:00    410s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.070, REAL:0.021, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.071, REAL:0.023, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.005, REAL:0.005, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.188, REAL:0.140, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2003.4M
[06/26 03:04:00    410s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.139, REAL:0.140, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:       Starting CMU at level 4, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.383, REAL:0.335, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.383, REAL:0.336, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2003.4M
[06/26 03:04:01    411s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2003.4M
[06/26 03:04:01    411s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2003.4MB).
[06/26 03:04:01    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.494, REAL:0.448, MEM:2003.4M
[06/26 03:04:01    411s] (I)       Load db... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Read data from FE... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Read nodes and places... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Number of ignored instance 0
[06/26 03:04:01    411s] (I)       numMoveCells=9770, numMacros=11  numPads=350  numMultiRowHeightInsts=0
[06/26 03:04:01    411s] (I)       Done Read nodes and places (cpu=0.095s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Read rows... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Read rows (cpu=0.000s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Read module constraints... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Read module constraints (cpu=0.000s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Read data from FE (cpu=0.095s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Load db (cpu=0.095s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Constructing placeable region... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Constructing bin map
[06/26 03:04:01    411s] (I)       Initialize bin information with width=27200 height=27200
[06/26 03:04:01    411s] (I)       Done constructing bin map
[06/26 03:04:01    411s] (I)       Removing 1204 blocked bin with high fixed inst density
[06/26 03:04:01    411s] (I)       Compute region effective width... (mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Compute region effective width (cpu=0.011s, mem=2003.4M)
[06/26 03:04:01    411s] (I)       Done Constructing placeable region (cpu=0.034s, mem=2003.4M)
[06/26 03:04:01    411s] Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.6)
[06/26 03:04:01    411s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:01    411s] UM:                                                                   Legalization setup
[06/26 03:04:01    411s] Validating CTS configuration...
[06/26 03:04:01    411s] Checking module port directions...
[06/26 03:04:01    411s] Leaving CCOpt scope...
[06/26 03:04:01    411s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:01    411s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:01    411s] UM:                                                                   Leaving CCOpt scope
[06/26 03:04:01    411s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:01    411s] Non-default CCOpt properties:
[06/26 03:04:01    411s] cts_merge_clock_gates is set for at least one key
[06/26 03:04:01    411s] cts_merge_clock_logic is set for at least one key
[06/26 03:04:01    411s] preferred_extra_space is set for at least one key
[06/26 03:04:01    411s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[06/26 03:04:01    411s] route_type is set for at least one key
[06/26 03:04:01    411s] target_skew is set for at least one key
[06/26 03:04:01    411s] Route type trimming info:
[06/26 03:04:01    411s]   No route type modifications were made.
[06/26 03:04:01    411s] Accumulated time to calculate placeable region: 3.4e-05
[06/26 03:04:01    411s] Accumulated time to calculate placeable region: 4.2e-05
[06/26 03:04:01    411s] Accumulated time to calculate placeable region: 4.6e-05
[06/26 03:04:01    411s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[06/26 03:04:01    411s] (I)       Initializing Steiner engine. 
[06/26 03:04:02    412s] Updating RC grid for preRoute extraction ...
[06/26 03:04:02    412s] Initializing multi-corner resistance tables ...
[06/26 03:04:02    412s] Rebuilding timing graph...
[06/26 03:04:02    412s] Topological Sorting (REAL = 0:00:00.0, MEM = 2003.4M, InitMEM = 2003.4M)
[06/26 03:04:02    412s] Rebuilding timing graph done.
[06/26 03:04:02    412s] End AAE Lib Interpolated Model. (MEM=2003.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:02    413s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[06/26 03:04:02    413s] Original list had 3 cells:
[06/26 03:04:02    413s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:04:02    413s] Library trimming was not able to trim any cells:
[06/26 03:04:02    413s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:04:02    413s] Clock tree balancer configuration for clock_tree clk:
[06/26 03:04:02    413s] Non-default CCOpt properties:
[06/26 03:04:02    413s]   cts_merge_clock_gates: true (default: false)
[06/26 03:04:02    413s]   cts_merge_clock_logic: true (default: false)
[06/26 03:04:02    413s]   route_type (leaf): default_route_type_leaf (default: default)
[06/26 03:04:02    413s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/26 03:04:02    413s]   route_type (top): default_route_type_nonleaf (default: default)
[06/26 03:04:02    413s] For power domain AO:
[06/26 03:04:02    413s]   Buffers:     
[06/26 03:04:02    413s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:04:02    413s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:04:02    413s]   Unblocked area available for placement of any clock cells in power_domain AO: 2184988.077um^2
[06/26 03:04:02    413s] Top Routing info:
[06/26 03:04:02    413s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:04:02    413s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:04:02    413s] Trunk Routing info:
[06/26 03:04:02    413s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:04:02    413s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:04:02    413s] Leaf Routing info:
[06/26 03:04:02    413s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:04:02    413s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:04:02    413s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[06/26 03:04:02    413s]   Slew time target (leaf):    0.223ns
[06/26 03:04:02    413s]   Slew time target (trunk):   0.223ns
[06/26 03:04:02    413s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[06/26 03:04:02    413s]   Buffer unit delay: 0.262ns
[06/26 03:04:02    413s]   Buffer max distance: 844.616um
[06/26 03:04:02    413s] Fastest wire driving cells and distances:
[06/26 03:04:02    413s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[06/26 03:04:02    413s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] Logic Sizing Table:
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] ----------------------------------------------------------
[06/26 03:04:02    413s] Cell    Instance count    Source    Eligible library cells
[06/26 03:04:02    413s] ----------------------------------------------------------
[06/26 03:04:02    413s]   (empty table)
[06/26 03:04:02    413s] ----------------------------------------------------------
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[06/26 03:04:02    413s]   Sources:                     pin clk
[06/26 03:04:02    413s]   Total number of sinks:       1496
[06/26 03:04:02    413s]   Delay constrained sinks:     1496
[06/26 03:04:02    413s]   Non-leaf sinks:              0
[06/26 03:04:02    413s]   Ignore pins:                 0
[06/26 03:04:02    413s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[06/26 03:04:02    413s]   Skew target:                 0.262ns
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:04:02    413s] Primary reporting skew group is skew_group clk/my_constraint_mode with 1496 clock sinks.
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] Via Selection for Estimated Routes (rule default):
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] -----------------------------------------------------------------
[06/26 03:04:02    413s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[06/26 03:04:02    413s] Range                     (Ohm)    (fF)     (fs)     Only
[06/26 03:04:02    413s] -----------------------------------------------------------------
[06/26 03:04:02    413s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[06/26 03:04:02    413s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[06/26 03:04:02    413s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[06/26 03:04:02    413s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[06/26 03:04:02    413s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[06/26 03:04:02    413s] -----------------------------------------------------------------
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] No ideal or dont_touch nets found in the clock tree
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] Filtering reasons for cell type: buffer
[06/26 03:04:02    413s] =======================================
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:04:02    413s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[06/26 03:04:02    413s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] Filtering reasons for cell type: inverter
[06/26 03:04:02    413s] =========================================
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:04:02    413s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[06/26 03:04:02    413s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[06/26 03:04:02    413s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[06/26 03:04:02    413s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] 
[06/26 03:04:02    413s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.4)
[06/26 03:04:02    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:02    413s] UM:                                                                   Validating CTS configuration
[06/26 03:04:02    413s] CCOpt configuration status: all checks passed.
[06/26 03:04:02    413s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/26 03:04:02    413s] No exclusion drivers are needed.
[06/26 03:04:02    413s] Antenna diode management...
[06/26 03:04:02    413s]   Found 0 antenna diodes in the clock trees.
[06/26 03:04:02    413s]   
[06/26 03:04:02    413s] Antenna diode management done.
[06/26 03:04:02    413s] Adding driver cells for primary IOs...
[06/26 03:04:02    413s]   
[06/26 03:04:02    413s]   ----------------------------------------------------------------------------------------------
[06/26 03:04:02    413s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/26 03:04:02    413s]   ----------------------------------------------------------------------------------------------
[06/26 03:04:02    413s]     (empty table)
[06/26 03:04:02    413s]   ----------------------------------------------------------------------------------------------
[06/26 03:04:02    413s]   
[06/26 03:04:02    413s]   
[06/26 03:04:02    413s] Adding driver cells for primary IOs done.
[06/26 03:04:02    413s] Adding driver cell for primary IO roots...
[06/26 03:04:02    413s] Adding driver cell for primary IO roots done.
[06/26 03:04:02    413s] Maximizing clock DAG abstraction...
[06/26 03:04:02    413s] Maximizing clock DAG abstraction done.
[06/26 03:04:02    413s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:03.5)
[06/26 03:04:02    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:02    413s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] Synthesizing clock trees...
[06/26 03:04:02    413s]   Preparing To Balance...
[06/26 03:04:02    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:02    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:02    413s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.007, REAL:0.007, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:2013.0M
[06/26 03:04:02    413s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:02    413s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2013.0M
[06/26 03:04:02    413s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Starting CMU at level 4, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:       Finished CMU at level 4, CPU:0.011, REAL:0.008, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.280, REAL:0.280, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.281, REAL:0.280, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2013.0M
[06/26 03:04:03    413s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.040, MEM:2013.0M
[06/26 03:04:03    413s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2013.0MB).
[06/26 03:04:03    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.387, REAL:0.387, MEM:2013.0M
[06/26 03:04:03    413s]   Library trimming clock gates in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[06/26 03:04:03    413s]   Original list had 3 cells:
[06/26 03:04:03    413s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:04:03    413s]   Library trimming was not able to trim any cells:
[06/26 03:04:03    413s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:04:03    413s]   Merging duplicate siblings in DAG...
[06/26 03:04:03    413s]     Clock DAG stats before merging:
[06/26 03:04:03    413s]       cell counts      : b=0, i=0, icg=18, nicg=0, l=0, total=18
[06/26 03:04:03    413s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=337.824um^2, nicg=0.000um^2, l=0.000um^2, total=337.824um^2
[06/26 03:04:03    413s]     Clock DAG library cell distribution before merging {count}:
[06/26 03:04:03    413s]        ICGs: sky130_fd_sc_hd__sdlclkp_1: 18 
[06/26 03:04:03    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:03    413s] UM:                                                                   before merging
[06/26 03:04:03    413s]     Resynthesising clock tree into netlist...
[06/26 03:04:03    413s]       Reset timing graph...
[06/26 03:04:03    413s] Ignoring AAE DB Resetting ...
[06/26 03:04:03    413s]       Reset timing graph done.
[06/26 03:04:03    413s]     Resynthesising clock tree into netlist done.
[06/26 03:04:03    413s]     
[06/26 03:04:03    413s]     Clock gate merging summary:
[06/26 03:04:03    413s]     
[06/26 03:04:03    413s]     ----------------------------------------------------------
[06/26 03:04:03    413s]     Description                          Number of occurrences
[06/26 03:04:03    413s]     ----------------------------------------------------------
[06/26 03:04:03    413s]     Total clock gates                             18
[06/26 03:04:03    413s]     Globally unique enables                       18
[06/26 03:04:03    413s]     Potentially mergeable clock gates              0
[06/26 03:04:03    413s]     Actually merged clock gates                    0
[06/26 03:04:03    413s]     ----------------------------------------------------------
[06/26 03:04:03    413s]     
[06/26 03:04:03    413s]     --------------------------------------------
[06/26 03:04:03    413s]     Cannot merge reason    Number of occurrences
[06/26 03:04:03    413s]     --------------------------------------------
[06/26 03:04:03    413s]     GloballyUnique                  18
[06/26 03:04:03    413s]     --------------------------------------------
[06/26 03:04:03    413s]     
[06/26 03:04:03    413s]     Disconnecting clock tree from netlist...
[06/26 03:04:03    413s]     Disconnecting clock tree from netlist done.
[06/26 03:04:03    413s]   Merging duplicate siblings in DAG done.
[06/26 03:04:03    413s]   Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
[06/26 03:04:03    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:03    413s] UM:                                                                   Preparing To Balance
[06/26 03:04:03    413s]   CCOpt::Phase::Construction...
[06/26 03:04:03    413s]   Stage::Clustering...
[06/26 03:04:03    413s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:03    413s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:03    413s]   Clustering...
[06/26 03:04:03    413s]     Initialize for clustering...
[06/26 03:04:03    413s]     Clock DAG stats before clustering:
[06/26 03:04:03    413s]       cell counts      : b=0, i=0, icg=18, nicg=0, l=0, total=18
[06/26 03:04:03    413s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=405.389um^2, nicg=0.000um^2, l=0.000um^2, total=405.389um^2
[06/26 03:04:03    413s]     Clock DAG library cell distribution before clustering {count}:
[06/26 03:04:03    413s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 18 
[06/26 03:04:03    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:03    413s] UM:                                                                   before clustering
[06/26 03:04:03    413s]     Computing max distances from locked parents...
[06/26 03:04:03    413s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/26 03:04:03    413s]     Computing max distances from locked parents done.
[06/26 03:04:03    413s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:03    413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:03    413s] UM:                                                                   Initialize for clustering
[06/26 03:04:03    413s]     Bottom-up phase...
[06/26 03:04:03    413s]     Clustering clock_tree clk...
[06/26 03:04:03    414s]       Rebuilding timing graph...
[06/26 03:04:03    414s] Topological Sorting (REAL = 0:00:00.0, MEM = 2003.4M, InitMEM = 2003.4M)
[06/26 03:04:03    414s]       Rebuilding timing graph done.
[06/26 03:04:03    414s] End AAE Lib Interpolated Model. (MEM=2003.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:03    414s] Accumulated time to calculate placeable region: 5.6e-05
[06/26 03:04:03    414s] Accumulated time to calculate placeable region: 6.1e-05
[06/26 03:04:03    414s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:03    414s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/26 03:04:04    415s] Accumulated time to calculate placeable region: 7.1e-05
[06/26 03:04:04    415s] Accumulated time to calculate placeable region: 7.6e-05
[06/26 03:04:05    416s]     Clustering clock_tree clk done.
[06/26 03:04:05    416s]     Clock DAG stats after bottom-up phase:
[06/26 03:04:05    416s]       cell counts      : b=0, i=234, icg=18, nicg=0, l=0, total=252
[06/26 03:04:05    416s]       cell areas       : b=0.000um^2, i=4725.782um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5121.162um^2
[06/26 03:04:05    416s]     Clock DAG library cell distribution after bottom-up phase {count}:
[06/26 03:04:05    416s]        Invs: sky130_fd_sc_hd__clkinv_16: 123 sky130_fd_sc_hd__clkinv_8: 8 sky130_fd_sc_hd__clkinv_4: 103 
[06/26 03:04:05    416s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:05    416s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:05    416s] UM:                                                                   after bottom-up phase
[06/26 03:04:05    416s]     Bottom-up phase done. (took cpu=0:00:02.7 real=0:00:02.3)
[06/26 03:04:05    416s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:05    416s] UM:                                                                   Bottom-up phase
[06/26 03:04:05    416s]     Legalizing clock trees...
[06/26 03:04:05    416s]     Resynthesising clock tree into netlist...
[06/26 03:04:06    416s]       Reset timing graph...
[06/26 03:04:06    416s] Ignoring AAE DB Resetting ...
[06/26 03:04:06    416s]       Reset timing graph done.
[06/26 03:04:06    416s]     Resynthesising clock tree into netlist done.
[06/26 03:04:06    416s]     Commiting net attributes....
[06/26 03:04:06    416s]     Commiting net attributes. done.
[06/26 03:04:06    416s]     Leaving CCOpt scope - ClockRefiner...
[06/26 03:04:06    416s] Assigned high priority to 1748 cells.
[06/26 03:04:06    416s]     Performing a single pass refine place with FGC disabled for datapath.
[06/26 03:04:06    416s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1993.5M
[06/26 03:04:06    416s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:1993.5M
[06/26 03:04:06    416s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1993.5M
[06/26 03:04:06    416s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:06    416s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1993.5M
[06/26 03:04:06    416s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1993.5M
[06/26 03:04:06    416s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:06    417s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.193, REAL:0.195, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Starting CMU at level 5, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.008, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.330, REAL:0.331, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.330, REAL:0.331, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:1993.5M
[06/26 03:04:06    417s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1993.5MB).
[06/26 03:04:06    417s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.438, REAL:0.440, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.438, REAL:0.440, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF: Starting RefinePlace at level 1, MEM:1993.5M
[06/26 03:04:06    417s] *** Starting place_detail (0:06:57 mem=1993.5M) ***
[06/26 03:04:06    417s] Total net bbox length = 1.047e+06 (5.079e+05 5.394e+05) (ext = 2.433e+05)
[06/26 03:04:06    417s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:04:06    417s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:06    417s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:1993.5M
[06/26 03:04:06    417s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1993.5M
[06/26 03:04:06    417s] Starting refinePlace ...
[06/26 03:04:07    418s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:04:07    418s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1993.5MB) @(0:06:58 - 0:06:58).
[06/26 03:04:07    418s] Move report: preRPlace moves 363 insts, mean move: 3.79 um, max move: 15.14 um
[06/26 03:04:07    418s] 	Max move on inst (cpu/pc_ID_X/q_reg[19]): (816.96, 758.88) --> (829.38, 756.16)
[06/26 03:04:07    418s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[06/26 03:04:07    418s] wireLenOptFixPriorityInst 1486 inst fixed
[06/26 03:04:07    418s] 
[06/26 03:04:07    418s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:04:07    418s] Move report: legalization moves 1 insts, mean move: 5.44 um, max move: 5.44 um
[06/26 03:04:07    418s] 	Max move on inst (cpu/pc_ID_X/q_reg[2]): (851.00, 742.56) --> (851.00, 737.12)
[06/26 03:04:07    418s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1993.5MB) @(0:06:58 - 0:06:59).
[06/26 03:04:07    418s] Move report: Detail placement moves 364 insts, mean move: 3.80 um, max move: 15.14 um
[06/26 03:04:07    418s] 	Max move on inst (cpu/pc_ID_X/q_reg[19]): (816.96, 758.88) --> (829.38, 756.16)
[06/26 03:04:07    418s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1993.5MB
[06/26 03:04:07    418s] Statistics of distance of Instance movement in refine placement:
[06/26 03:04:07    418s]   maximum (X+Y) =        15.14 um
[06/26 03:04:07    418s]   inst (cpu/pc_ID_X/q_reg[19]) with max move: (816.96, 758.88) -> (829.38, 756.16)
[06/26 03:04:07    418s]   mean    (X+Y) =         3.80 um
[06/26 03:04:07    418s] Summary Report:
[06/26 03:04:07    418s] Instances move: 364 (out of 10004 movable)
[06/26 03:04:07    418s] Instances flipped: 0
[06/26 03:04:07    418s] Mean displacement: 3.80 um
[06/26 03:04:07    418s] Max displacement: 15.14 um (Instance: cpu/pc_ID_X/q_reg[19]) (816.96, 758.88) -> (829.38, 756.16)
[06/26 03:04:07    418s] Total instances moved : 364
[06/26 03:04:07    418s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[06/26 03:04:07    418s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.029, REAL:0.785, MEM:1993.5M
[06/26 03:04:07    418s] Total net bbox length = 1.048e+06 (5.084e+05 5.398e+05) (ext = 2.433e+05)
[06/26 03:04:07    418s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1993.5MB
[06/26 03:04:07    418s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1993.5MB) @(0:06:57 - 0:06:59).
[06/26 03:04:07    418s] *** Finished place_detail (0:06:59 mem=1993.5M) ***
[06/26 03:04:07    418s] OPERPROF: Finished RefinePlace at level 1, CPU:1.198, REAL:0.956, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.5M
[06/26 03:04:07    418s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:07    418s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.138, REAL:0.140, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Starting CMU at level 4, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.007, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.275, REAL:0.276, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.275, REAL:0.277, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1993.5M
[06/26 03:04:07    418s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    418s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.036, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.042, MEM:1993.5M
[06/26 03:04:08    419s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1993.5MB).
[06/26 03:04:08    419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.384, REAL:0.386, MEM:1993.5M
[06/26 03:04:08    419s] Moved 69 and flipped 8 of 252 clock instances (excluding sinks) during refinement
[06/26 03:04:08    419s] The largest move for clock insts (excluding sinks) was 13.6 microns. The inst with this movement was cpu/instr_ID_X/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST
[06/26 03:04:08    419s] Moved 110 and flipped 84 of 1496 clock sinks during refinement.
[06/26 03:04:08    419s]     Moved 179, flipped 92 and cell swapped 0 of 1748 clock instance(s) during refinement.
[06/26 03:04:08    419s]     The largest move was 15.1 microns for cpu/pc_ID_X/q_reg[19].
[06/26 03:04:08    419s] The largest move for clock sinks was 15.1 microns. The inst with this movement was cpu/pc_ID_X/q_reg[19]
[06/26 03:04:08    419s] Revert refine place priority changes on 0 cells.
[06/26 03:04:08    419s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.5M
[06/26 03:04:08    419s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:08    419s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.139, REAL:0.140, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting CMU at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.008, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.273, REAL:0.274, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.274, REAL:0.275, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.041, MEM:1993.5M
[06/26 03:04:08    419s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1993.5MB).
[06/26 03:04:08    419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.384, REAL:0.386, MEM:1993.5M
[06/26 03:04:08    419s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.6 real=0:00:02.3)
[06/26 03:04:08    419s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:08    419s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[06/26 03:04:08    419s]     Disconnecting clock tree from netlist...
[06/26 03:04:08    419s]     Disconnecting clock tree from netlist done.
[06/26 03:04:08    419s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.5M
[06/26 03:04:08    419s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:08    419s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.142, REAL:0.143, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Starting CMU at level 4, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.274, REAL:0.274, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.275, REAL:0.275, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1993.5M
[06/26 03:04:08    419s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1993.5M
[06/26 03:04:08    420s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:1993.5M
[06/26 03:04:08    420s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:1993.5M
[06/26 03:04:09    420s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1993.5MB).
[06/26 03:04:09    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.384, REAL:0.384, MEM:1993.5M
[06/26 03:04:09    420s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:09    420s]     Rebuilding timing graph...
[06/26 03:04:09    420s] Topological Sorting (REAL = 0:00:00.0, MEM = 1993.5M, InitMEM = 1993.5M)
[06/26 03:04:09    420s]     Rebuilding timing graph done.
[06/26 03:04:09    420s] End AAE Lib Interpolated Model. (MEM=1993.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:09    420s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.3)
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     Clock tree legalization - Histogram:
[06/26 03:04:09    420s]     ====================================
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     ----------------------------------
[06/26 03:04:09    420s]     Movement (um)      Number of cells
[06/26 03:04:09    420s]     ----------------------------------
[06/26 03:04:09    420s]     [0.46,1.774)              1
[06/26 03:04:09    420s]     [1.774,3.088)             4
[06/26 03:04:09    420s]     [3.088,4.402)             2
[06/26 03:04:09    420s]     [4.402,5.716)            50
[06/26 03:04:09    420s]     [5.716,7.03)              4
[06/26 03:04:09    420s]     [7.03,8.344)              1
[06/26 03:04:09    420s]     [8.344,9.658)             0
[06/26 03:04:09    420s]     [9.658,10.972)            6
[06/26 03:04:09    420s]     [10.972,12.286)           0
[06/26 03:04:09    420s]     [12.286,13.6)             1
[06/26 03:04:09    420s]     ----------------------------------
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     Clock tree legalization - Top 10 Movements:
[06/26 03:04:09    420s]     ===========================================
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s]     Movement (um)    Desired              Achieved             Node
[06/26 03:04:09    420s]                      location             location             
[06/26 03:04:09    420s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s]         13.6         (814.660,745.280)    (814.660,758.880)    cell cpu/instr_ID_X/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (814.660,758.880), in power domain AO
[06/26 03:04:09    420s]         10.88        (816.040,519.520)    (816.040,508.640)    ccl_a clock inverter, uid:A7030 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (816.040,508.640), in power domain AO
[06/26 03:04:09    420s]         10.88        (814.660,524.960)    (814.660,514.080)    ccl_a clock inverter, uid:A7034 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (814.660,514.080), in power domain AO
[06/26 03:04:09    420s]         10.88        (814.660,742.560)    (814.660,731.680)    cell cpu/pc_ID_X/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (814.660,731.680), in power domain AO
[06/26 03:04:09    420s]         10.88        (858.820,892.160)    (858.820,881.280)    cell mem/icache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (858.820,881.280), in power domain AO
[06/26 03:04:09    420s]         10.88        (684.940,492.320)    (684.940,481.440)    ccl_a clock inverter, uid:A7230 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (684.940,481.440), in power domain AO
[06/26 03:04:09    420s]         10.88        (814.660,524.960)    (814.660,535.840)    cell cpu/pc_X_WB/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (814.660,535.840), in power domain AO
[06/26 03:04:09    420s]          8.16        (873.540,622.880)    (873.540,614.720)    ccl_a clock inverter, uid:A7008 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (873.540,614.720), in power domain AO
[06/26 03:04:09    420s]          6.9         (682.180,492.320)    (675.280,492.320)    ccl_a clock inverter, uid:A7132 (a lib_cell sky130_fd_sc_hd__clkinv_4) at (675.280,492.320), in power domain AO
[06/26 03:04:09    420s]          6.9         (435.160,677.280)    (428.260,677.280)    ccl_a clock inverter, uid:A715a (a lib_cell sky130_fd_sc_hd__clkinv_4) at (428.260,677.280), in power domain AO
[06/26 03:04:09    420s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s]     
[06/26 03:04:09    420s]     Legalizing clock trees done. (took cpu=0:00:04.2 real=0:00:03.4)
[06/26 03:04:09    420s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:09    420s] UM:                                                                   Legalizing clock trees
[06/26 03:04:09    420s]     Clock DAG stats after 'Clustering':
[06/26 03:04:09    420s]       cell counts      : b=0, i=234, icg=18, nicg=0, l=0, total=252
[06/26 03:04:09    420s]       cell areas       : b=0.000um^2, i=4725.782um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5121.162um^2
[06/26 03:04:09    420s]       cell capacitance : b=0.000pF, i=6.321pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.396pF
[06/26 03:04:09    420s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:09    420s]       wire capacitance : top=0.000pF, trunk=1.659pF, leaf=2.216pF, total=3.875pF
[06/26 03:04:09    420s]       wire lengths     : top=0.000um, trunk=12242.511um, leaf=16313.007um, total=28555.518um
[06/26 03:04:09    420s]     Clock DAG net violations after 'Clustering':
[06/26 03:04:09    420s]       Remaining Transition : {count=25, worst=[0.761ns, 0.761ns, 0.726ns, 0.720ns, 0.708ns, 0.706ns, 0.704ns, 0.667ns, 0.639ns, 0.620ns, ...]} avg=0.283ns sd=0.350ns sum=7.075ns
[06/26 03:04:09    420s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/26 03:04:09    420s]       Trunk : target=0.223ns count=81 avg=0.148ns sd=0.057ns min=0.071ns max=0.233ns {34 <= 0.134ns, 14 <= 0.178ns, 17 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns} {15 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:09    420s]       Leaf  : target=0.040ns count=10 avg=0.741ns sd=0.047ns min=0.660ns max=0.801ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:09    420s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.037ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:09    420s]     Clock DAG library cell distribution after 'Clustering' {count}:
[06/26 03:04:09    420s]        Invs: sky130_fd_sc_hd__clkinv_16: 123 sky130_fd_sc_hd__clkinv_8: 8 sky130_fd_sc_hd__clkinv_4: 103 
[06/26 03:04:09    420s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:09    420s]     Primary reporting skew group after 'Clustering':
[06/26 03:04:09    420s]       skew_group clk/my_constraint_mode: insertion delay [min=0.802, max=1.421, avg=1.228, sd=0.103], skew [0.619 vs 0.262*], 95.1% {1.141, 1.403} (wid=0.211 ws=0.115) (gid=1.291 gs=0.598)
[06/26 03:04:09    420s]     Skew group summary after 'Clustering':
[06/26 03:04:09    420s]       skew_group clk/my_constraint_mode: insertion delay [min=0.802, max=1.421, avg=1.228, sd=0.103], skew [0.619 vs 0.262*], 95.1% {1.141, 1.403} (wid=0.211 ws=0.115) (gid=1.291 gs=0.598)
[06/26 03:04:09    420s]     Clock network insertion delays are now [0.802ns, 1.421ns] average 1.228ns std.dev 0.103ns
[06/26 03:04:09    420s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:09    420s]     Legalizer new API calls during this step: 4058 succeeded with high effort: 4058 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:09    420s]   Clustering done. (took cpu=0:00:07.1 real=0:00:06.0)
[06/26 03:04:09    420s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:09    420s] UM:                                                                   Clustering
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] Post-Clustering Statistics Report
[06/26 03:04:09    420s] =================================
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] Fanout Statistics:
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] -------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/26 03:04:09    420s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[06/26 03:04:09    420s] -------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s] Trunk         82     3.085       1         10        1.541      {29 <= 2, 49 <= 4, 3 <= 6, 1 <= 10}
[06/26 03:04:09    420s] Leaf         172     8.698       1         10        2.375      {10 <= 2, 2 <= 4, 9 <= 6, 28 <= 8, 123 <= 10}
[06/26 03:04:09    420s] -------------------------------------------------------------------------------------------------------------
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] Clustering Failure Statistics:
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] ----------------------------------------------------------
[06/26 03:04:09    420s] Net Type    Clusters    Clusters    Net Skew    Transition
[06/26 03:04:09    420s]             Tried       Failed      Failures    Failures
[06/26 03:04:09    420s] ----------------------------------------------------------
[06/26 03:04:09    420s] Trunk         354          99          1            99
[06/26 03:04:09    420s] Leaf          169          10          0            10
[06/26 03:04:09    420s] ----------------------------------------------------------
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] Clustering Partition Statistics:
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] ------------------------------------------------------------------------------------
[06/26 03:04:09    420s] Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[06/26 03:04:09    420s]             Fraction    Fraction    Count        Size      Size    Size    Size
[06/26 03:04:09    420s] ------------------------------------------------------------------------------------
[06/26 03:04:09    420s] Trunk        0.292       0.708         24         9.792     1       114      22.910
[06/26 03:04:09    420s] Leaf         0.423       0.577         26        57.077     1      1039     200.807
[06/26 03:04:09    420s] ------------------------------------------------------------------------------------
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s] 
[06/26 03:04:09    420s]   Update congestion based capacitance...
[06/26 03:04:09    420s]   Resynthesising clock tree into netlist...
[06/26 03:04:09    421s]     Reset timing graph...
[06/26 03:04:09    421s] Ignoring AAE DB Resetting ...
[06/26 03:04:09    421s]     Reset timing graph done.
[06/26 03:04:09    421s]   Resynthesising clock tree into netlist done.
[06/26 03:04:09    421s]   Updating congestion map to accurately time the clock tree...
[06/26 03:04:09    421s]     Routing unrouted datapath nets connected to clock instances...
[06/26 03:04:09    421s]       Routed 55 unrouted datapath nets connected to clock instances
[06/26 03:04:09    421s]     Routing unrouted datapath nets connected to clock instances done.
[06/26 03:04:09    421s]     Leaving CCOpt scope - extractRC...
[06/26 03:04:09    421s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[06/26 03:04:09    421s] Extraction called for design 'riscv_top' of instances=69707 and nets=18199 using extraction engine 'pre_route' .
[06/26 03:04:09    421s] pre_route RC Extraction called for design riscv_top.
[06/26 03:04:09    421s] RC Extraction called in multi-corner(2) mode.
[06/26 03:04:09    421s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:04:09    421s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:04:09    421s] RCMode: PreRoute
[06/26 03:04:09    421s]       RC Corner Indexes            0       1   
[06/26 03:04:09    421s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:04:09    421s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:09    421s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:09    421s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:09    421s] Shrink Factor                : 1.00000
[06/26 03:04:09    421s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:04:09    421s] Updating RC grid for preRoute extraction ...
[06/26 03:04:09    421s] Initializing multi-corner resistance tables ...
[06/26 03:04:09    421s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2158.148M)
[06/26 03:04:09    421s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[06/26 03:04:09    421s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:10    421s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:10    421s] UM:                                                                   Leaving CCOpt scope - extractRC
[06/26 03:04:10    421s]   Updating congestion map to accurately time the clock tree done.
[06/26 03:04:10    421s]   Disconnecting clock tree from netlist...
[06/26 03:04:10    421s]   Disconnecting clock tree from netlist done.
[06/26 03:04:10    421s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:10    421s]   Rebuilding timing graph...
[06/26 03:04:10    421s] Topological Sorting (REAL = 0:00:00.0, MEM = 2158.1M, InitMEM = 2158.1M)
[06/26 03:04:10    422s]   Rebuilding timing graph done.
[06/26 03:04:10    422s] End AAE Lib Interpolated Model. (MEM=2158.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:10    422s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
[06/26 03:04:10    422s]   Clock DAG stats After congestion update:
[06/26 03:04:10    422s]     cell counts      : b=0, i=234, icg=18, nicg=0, l=0, total=252
[06/26 03:04:10    422s]     cell areas       : b=0.000um^2, i=4725.782um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5121.162um^2
[06/26 03:04:10    422s]     cell capacitance : b=0.000pF, i=6.321pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.396pF
[06/26 03:04:10    422s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:10    422s]     wire capacitance : top=0.000pF, trunk=1.669pF, leaf=2.227pF, total=3.897pF
[06/26 03:04:10    422s]     wire lengths     : top=0.000um, trunk=12242.511um, leaf=16313.007um, total=28555.518um
[06/26 03:04:10    422s]   Clock DAG net violations After congestion update:
[06/26 03:04:10    422s]     Remaining Transition : {count=25, worst=[0.761ns, 0.760ns, 0.725ns, 0.708ns, 0.706ns, 0.704ns, 0.698ns, 0.686ns, 0.638ns, 0.620ns, ...]} avg=0.283ns sd=0.349ns sum=7.069ns
[06/26 03:04:10    422s]   Clock DAG primary half-corner transition distribution After congestion update:
[06/26 03:04:10    422s]     Trunk : target=0.223ns count=81 avg=0.148ns sd=0.057ns min=0.072ns max=0.233ns {34 <= 0.134ns, 14 <= 0.178ns, 17 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns} {15 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:10    422s]     Leaf  : target=0.040ns count=10 avg=0.741ns sd=0.045ns min=0.660ns max=0.801ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:10    422s]     Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.038ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:10    422s]   Clock DAG library cell distribution After congestion update {count}:
[06/26 03:04:10    422s]      Invs: sky130_fd_sc_hd__clkinv_16: 123 sky130_fd_sc_hd__clkinv_8: 8 sky130_fd_sc_hd__clkinv_4: 103 
[06/26 03:04:10    422s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:10    422s]   Primary reporting skew group After congestion update:
[06/26 03:04:10    422s]     skew_group clk/my_constraint_mode: insertion delay [min=0.802, max=1.421, avg=1.229, sd=0.102], skew [0.619 vs 0.262*], 95.1% {1.145, 1.406} (wid=0.211 ws=0.115) (gid=1.294 gs=0.601)
[06/26 03:04:10    422s]   Skew group summary After congestion update:
[06/26 03:04:10    422s]     skew_group clk/my_constraint_mode: insertion delay [min=0.802, max=1.421, avg=1.229, sd=0.102], skew [0.619 vs 0.262*], 95.1% {1.145, 1.406} (wid=0.211 ws=0.115) (gid=1.294 gs=0.601)
[06/26 03:04:10    422s]   Clock network insertion delays are now [0.802ns, 1.421ns] average 1.229ns std.dev 0.102ns
[06/26 03:04:10    422s]   Update congestion based capacitance done. (took cpu=0:00:01.3 real=0:00:00.9)
[06/26 03:04:10    422s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:10    422s] UM:                                                                   Update congestion based capacitance
[06/26 03:04:10    422s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:10    422s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:10    422s]   Stage::Clustering done. (took cpu=0:00:08.5 real=0:00:06.9)
[06/26 03:04:10    422s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:10    422s] UM:                                                                   Stage::Clustering
[06/26 03:04:10    422s]   Stage::DRV Fixing...
[06/26 03:04:10    422s]   Fixing clock tree slew time and max cap violations...
[06/26 03:04:10    422s]     Fixing clock tree overload: Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_4/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_16
[06/26 03:04:10    422s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_16/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_8
[06/26 03:04:10    422s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_8/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_16
[06/26 03:04:11    423s]     ..Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_4/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_2
[06/26 03:04:11    423s]     .20% ...40% ...60% ...80% ...100% 
[06/26 03:04:14    426s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/26 03:04:14    426s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:14    426s]       cell areas       : b=0.000um^2, i=5169.958um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5565.338um^2
[06/26 03:04:14    426s]       cell capacitance : b=0.000pF, i=6.880pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.954pF
[06/26 03:04:14    426s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:14    426s]       wire capacitance : top=0.000pF, trunk=1.878pF, leaf=2.223pF, total=4.101pF
[06/26 03:04:14    426s]       wire lengths     : top=0.000um, trunk=13751.620um, leaf=16293.732um, total=30045.352um
[06/26 03:04:14    426s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[06/26 03:04:14    426s]       Remaining Transition : {count=11, worst=[0.723ns, 0.705ns, 0.701ns, 0.662ns, 0.662ns, 0.662ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.601ns sd=0.204ns sum=6.615ns
[06/26 03:04:14    426s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/26 03:04:14    426s]       Trunk : target=0.223ns count=129 avg=0.122ns sd=0.050ns min=0.052ns max=0.223ns {71 <= 0.134ns, 33 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 5 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:14    426s]       Leaf  : target=0.040ns count=10 avg=0.701ns sd=0.043ns min=0.619ns max=0.763ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:14    426s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:14    426s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[06/26 03:04:14    426s]        Invs: sky130_fd_sc_hd__clkinv_16: 122 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 146 
[06/26 03:04:14    426s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:14    426s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[06/26 03:04:14    426s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:14    426s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/26 03:04:14    426s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:14    426s]     Clock network insertion delays are now [0.877ns, 2.152ns] average 1.263ns std.dev 0.106ns
[06/26 03:04:14    426s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:14    426s]     Legalizer new API calls during this step: 3172 succeeded with high effort: 3172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:14    426s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:03.9 real=0:00:03.9)
[06/26 03:04:14    426s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:14    426s] UM:                                                                   Fixing clock tree slew time and max cap violations
[06/26 03:04:14    426s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/26 03:04:14    426s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:15    427s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/26 03:04:15    427s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:15    427s]       cell areas       : b=0.000um^2, i=5169.958um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5565.338um^2
[06/26 03:04:15    427s]       cell capacitance : b=0.000pF, i=6.880pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.954pF
[06/26 03:04:15    427s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:15    427s]       wire capacitance : top=0.000pF, trunk=1.878pF, leaf=2.223pF, total=4.101pF
[06/26 03:04:15    427s]       wire lengths     : top=0.000um, trunk=13751.620um, leaf=16293.732um, total=30045.352um
[06/26 03:04:15    427s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/26 03:04:15    427s]       Remaining Transition : {count=11, worst=[0.723ns, 0.705ns, 0.701ns, 0.662ns, 0.662ns, 0.662ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.601ns sd=0.204ns sum=6.615ns
[06/26 03:04:15    427s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/26 03:04:15    427s]       Trunk : target=0.223ns count=129 avg=0.122ns sd=0.050ns min=0.052ns max=0.223ns {71 <= 0.134ns, 33 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 5 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:15    427s]       Leaf  : target=0.040ns count=10 avg=0.701ns sd=0.043ns min=0.619ns max=0.763ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:15    427s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:15    427s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[06/26 03:04:15    427s]        Invs: sky130_fd_sc_hd__clkinv_16: 122 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 146 
[06/26 03:04:15    427s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:15    427s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Clock network insertion delays are now [0.877ns, 2.152ns] average 1.263ns std.dev 0.106ns
[06/26 03:04:15    427s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:15    427s]     Legalizer new API calls during this step: 1259 succeeded with high effort: 1259 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:15    427s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.3 real=0:00:01.3)
[06/26 03:04:15    427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:15    427s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[06/26 03:04:15    427s]   Stage::DRV Fixing done. (took cpu=0:00:05.2 real=0:00:05.3)
[06/26 03:04:15    427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:15    427s] UM:                                                                   Stage::DRV Fixing
[06/26 03:04:15    427s]   Stage::Insertion Delay Reduction...
[06/26 03:04:15    427s]   Removing unnecessary root buffering...
[06/26 03:04:15    427s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/26 03:04:15    427s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:15    427s]       cell areas       : b=0.000um^2, i=5169.958um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5565.338um^2
[06/26 03:04:15    427s]       cell capacitance : b=0.000pF, i=6.880pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.954pF
[06/26 03:04:15    427s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:15    427s]       wire capacitance : top=0.000pF, trunk=1.878pF, leaf=2.223pF, total=4.101pF
[06/26 03:04:15    427s]       wire lengths     : top=0.000um, trunk=13751.620um, leaf=16293.732um, total=30045.352um
[06/26 03:04:15    427s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[06/26 03:04:15    427s]       Remaining Transition : {count=11, worst=[0.723ns, 0.705ns, 0.701ns, 0.662ns, 0.662ns, 0.662ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.601ns sd=0.204ns sum=6.615ns
[06/26 03:04:15    427s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/26 03:04:15    427s]       Trunk : target=0.223ns count=129 avg=0.122ns sd=0.050ns min=0.052ns max=0.223ns {71 <= 0.134ns, 33 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 5 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:15    427s]       Leaf  : target=0.040ns count=10 avg=0.701ns sd=0.043ns min=0.619ns max=0.763ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:15    427s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:15    427s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[06/26 03:04:15    427s]        Invs: sky130_fd_sc_hd__clkinv_16: 122 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 146 
[06/26 03:04:15    427s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:15    427s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Skew group summary after 'Removing unnecessary root buffering':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Clock network insertion delays are now [0.877ns, 2.152ns] average 1.263ns std.dev 0.106ns
[06/26 03:04:15    427s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:15    427s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:15    427s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:15    427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:15    427s] UM:                                                                   Removing unnecessary root buffering
[06/26 03:04:15    427s]   Removing unconstrained drivers...
[06/26 03:04:15    427s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/26 03:04:15    427s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:15    427s]       cell areas       : b=0.000um^2, i=5169.958um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5565.338um^2
[06/26 03:04:15    427s]       cell capacitance : b=0.000pF, i=6.880pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.954pF
[06/26 03:04:15    427s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:15    427s]       wire capacitance : top=0.000pF, trunk=1.878pF, leaf=2.223pF, total=4.101pF
[06/26 03:04:15    427s]       wire lengths     : top=0.000um, trunk=13751.620um, leaf=16293.732um, total=30045.352um
[06/26 03:04:15    427s]     Clock DAG net violations after 'Removing unconstrained drivers':
[06/26 03:04:15    427s]       Remaining Transition : {count=11, worst=[0.723ns, 0.705ns, 0.701ns, 0.662ns, 0.662ns, 0.662ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.601ns sd=0.204ns sum=6.615ns
[06/26 03:04:15    427s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/26 03:04:15    427s]       Trunk : target=0.223ns count=129 avg=0.122ns sd=0.050ns min=0.052ns max=0.223ns {71 <= 0.134ns, 33 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 5 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:15    427s]       Leaf  : target=0.040ns count=10 avg=0.701ns sd=0.043ns min=0.619ns max=0.763ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:15    427s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:15    427s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[06/26 03:04:15    427s]        Invs: sky130_fd_sc_hd__clkinv_16: 122 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 146 
[06/26 03:04:15    427s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:15    427s]     Primary reporting skew group after 'Removing unconstrained drivers':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Skew group summary after 'Removing unconstrained drivers':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:15    427s]     Clock network insertion delays are now [0.877ns, 2.152ns] average 1.263ns std.dev 0.106ns
[06/26 03:04:15    427s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:15    427s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:15    427s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:15    427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:15    427s] UM:                                                                   Removing unconstrained drivers
[06/26 03:04:15    427s]   Reducing insertion delay 1...
[06/26 03:04:15    427s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/26 03:04:15    427s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:15    427s]       cell areas       : b=0.000um^2, i=5169.958um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5565.338um^2
[06/26 03:04:15    427s]       cell capacitance : b=0.000pF, i=6.880pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.954pF
[06/26 03:04:15    427s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:15    427s]       wire capacitance : top=0.000pF, trunk=1.878pF, leaf=2.223pF, total=4.101pF
[06/26 03:04:15    427s]       wire lengths     : top=0.000um, trunk=13751.620um, leaf=16293.732um, total=30045.352um
[06/26 03:04:15    427s]     Clock DAG net violations after 'Reducing insertion delay 1':
[06/26 03:04:15    427s]       Remaining Transition : {count=11, worst=[0.723ns, 0.705ns, 0.701ns, 0.662ns, 0.662ns, 0.662ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.601ns sd=0.204ns sum=6.615ns
[06/26 03:04:15    427s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/26 03:04:15    427s]       Trunk : target=0.223ns count=129 avg=0.122ns sd=0.050ns min=0.052ns max=0.223ns {71 <= 0.134ns, 33 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 5 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:15    427s]       Leaf  : target=0.040ns count=10 avg=0.701ns sd=0.043ns min=0.619ns max=0.763ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:15    427s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:15    427s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[06/26 03:04:15    427s]        Invs: sky130_fd_sc_hd__clkinv_16: 122 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 146 
[06/26 03:04:15    427s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:15    427s]     Primary reporting skew group after 'Reducing insertion delay 1':
[06/26 03:04:15    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:16    427s]     Skew group summary after 'Reducing insertion delay 1':
[06/26 03:04:16    427s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=2.152, avg=1.263, sd=0.106], skew [1.275 vs 0.262*], 95% {1.145, 1.406} (wid=0.194 ws=0.097) (gid=1.973 gs=1.221)
[06/26 03:04:16    427s]     Clock network insertion delays are now [0.877ns, 2.152ns] average 1.263ns std.dev 0.106ns
[06/26 03:04:16    427s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:16    427s]     Legalizer new API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:16    427s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:16    427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:16    427s] UM:                                                                   Reducing insertion delay 1
[06/26 03:04:16    427s]   Removing longest path buffering...
[06/26 03:04:16    428s]     Clock DAG stats after 'Removing longest path buffering':
[06/26 03:04:16    428s]       cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:16    428s]       cell areas       : b=0.000um^2, i=5003.549um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5398.928um^2
[06/26 03:04:16    428s]       cell capacitance : b=0.000pF, i=6.665pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.739pF
[06/26 03:04:16    428s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:16    428s]       wire capacitance : top=0.000pF, trunk=1.781pF, leaf=2.278pF, total=4.059pF
[06/26 03:04:16    428s]       wire lengths     : top=0.000um, trunk=12968.655um, leaf=16643.244um, total=29611.899um
[06/26 03:04:16    428s]     Clock DAG net violations after 'Removing longest path buffering':
[06/26 03:04:16    428s]       Remaining Transition : {count=11, worst=[1.379ns, 0.731ns, 0.727ns, 0.712ns, 0.706ns, 0.683ns, 0.662ns, 0.650ns, 0.616ns, 0.579ns, ...]} avg=0.677ns sd=0.312ns sum=7.447ns
[06/26 03:04:16    428s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/26 03:04:16    428s]       Trunk : target=0.223ns count=115 avg=0.120ns sd=0.047ns min=0.052ns max=0.223ns {64 <= 0.134ns, 31 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:16    428s]       Leaf  : target=0.040ns count=10 avg=0.785ns sd=0.228ns min=0.619ns max=1.419ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:16    428s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:16    428s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[06/26 03:04:16    428s]        Invs: sky130_fd_sc_hd__clkinv_16: 121 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 136 
[06/26 03:04:16    428s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:16    428s]     Primary reporting skew group after 'Removing longest path buffering':
[06/26 03:04:16    428s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=1.434, avg=1.261, sd=0.097], skew [0.557 vs 0.262*], 95.3% {1.145, 1.406} (wid=0.237 ws=0.140) (gid=1.307 gs=0.555)
[06/26 03:04:16    428s]     Skew group summary after 'Removing longest path buffering':
[06/26 03:04:16    428s]       skew_group clk/my_constraint_mode: insertion delay [min=0.877, max=1.434, avg=1.261, sd=0.097], skew [0.557 vs 0.262*], 95.3% {1.145, 1.406} (wid=0.237 ws=0.140) (gid=1.307 gs=0.555)
[06/26 03:04:16    428s]     Clock network insertion delays are now [0.877ns, 1.434ns] average 1.261ns std.dev 0.097ns
[06/26 03:04:16    428s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:16    428s]     Legalizer new API calls during this step: 205 succeeded with high effort: 205 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:16    428s]   Removing longest path buffering done. (took cpu=0:00:00.8 real=0:00:00.8)
[06/26 03:04:16    428s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:16    428s] UM:                                                                   Removing longest path buffering
[06/26 03:04:16    428s]   Reducing insertion delay 2...
[06/26 03:04:16    428s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:16    428s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:16    428s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:16    428s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:17    429s] Path optimization required 406 stage delay updates 
[06/26 03:04:17    429s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:17    429s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:17    429s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:17    429s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:17    429s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/26 03:04:17    429s]       cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:17    429s]       cell areas       : b=0.000um^2, i=5003.549um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5398.928um^2
[06/26 03:04:17    429s]       cell capacitance : b=0.000pF, i=6.665pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.739pF
[06/26 03:04:17    429s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:17    429s]       wire capacitance : top=0.000pF, trunk=1.774pF, leaf=2.255pF, total=4.029pF
[06/26 03:04:17    429s]       wire lengths     : top=0.000um, trunk=12921.555um, leaf=16554.227um, total=29475.782um
[06/26 03:04:17    429s]     Clock DAG net violations after 'Reducing insertion delay 2':
[06/26 03:04:17    429s]       Remaining Transition : {count=11, worst=[1.529ns, 0.727ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.616ns, 0.579ns, ...]} avg=0.687ns sd=0.347ns sum=7.552ns
[06/26 03:04:17    429s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/26 03:04:17    429s]       Trunk : target=0.223ns count=115 avg=0.120ns sd=0.047ns min=0.052ns max=0.223ns {64 <= 0.134ns, 31 <= 0.178ns, 17 <= 0.201ns, 2 <= 0.212ns, 0 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:17    429s]       Leaf  : target=0.040ns count=10 avg=0.795ns sd=0.276ns min=0.619ns max=1.569ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:17    429s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:17    429s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[06/26 03:04:17    429s]        Invs: sky130_fd_sc_hd__clkinv_16: 121 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 136 
[06/26 03:04:17    429s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:17    429s]     Primary reporting skew group after 'Reducing insertion delay 2':
[06/26 03:04:17    429s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.417, avg=1.253, sd=0.094], skew [0.543 vs 0.262*], 95.8% {1.137, 1.399} (wid=0.287 ws=0.194) (gid=1.300 gs=0.549)
[06/26 03:04:17    429s]     Skew group summary after 'Reducing insertion delay 2':
[06/26 03:04:17    429s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.417, avg=1.253, sd=0.094], skew [0.543 vs 0.262*], 95.8% {1.137, 1.399} (wid=0.287 ws=0.194) (gid=1.300 gs=0.549)
[06/26 03:04:17    429s]     Clock network insertion delays are now [0.874ns, 1.417ns] average 1.253ns std.dev 0.094ns
[06/26 03:04:17    429s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:17    429s]     Legalizer new API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:17    429s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/26 03:04:17    429s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:17    429s] UM:                                                                   Reducing insertion delay 2
[06/26 03:04:17    429s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.6)
[06/26 03:04:17    429s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:17    429s] UM:                                                                   Stage::Insertion Delay Reduction
[06/26 03:04:17    429s]   CCOpt::Phase::Construction done. (took cpu=0:00:15.4 real=0:00:13.9)
[06/26 03:04:17    429s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:17    429s] UM:                                                                   CCOpt::Phase::Construction
[06/26 03:04:17    429s]   CCOpt::Phase::Implementation...
[06/26 03:04:17    429s]   Stage::Reducing Power...
[06/26 03:04:17    429s]   Improving clock tree routing...
[06/26 03:04:17    429s]     Iteration 1...
[06/26 03:04:17    429s]     Iteration 1 done.
[06/26 03:04:17    429s]     Clock DAG stats after 'Improving clock tree routing':
[06/26 03:04:17    429s]       cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:17    429s]       cell areas       : b=0.000um^2, i=5003.549um^2, icg=395.379um^2, nicg=0.000um^2, l=0.000um^2, total=5398.928um^2
[06/26 03:04:17    429s]       cell capacitance : b=0.000pF, i=6.665pF, icg=0.074pF, nicg=0.000pF, l=0.000pF, total=6.739pF
[06/26 03:04:17    429s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:17    429s]       wire capacitance : top=0.000pF, trunk=1.767pF, leaf=2.255pF, total=4.022pF
[06/26 03:04:17    429s]       wire lengths     : top=0.000um, trunk=12864.835um, leaf=16554.227um, total=29419.062um
[06/26 03:04:17    429s]     Clock DAG net violations after 'Improving clock tree routing':
[06/26 03:04:17    429s]       Remaining Transition : {count=11, worst=[1.529ns, 0.727ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.616ns, 0.579ns, ...]} avg=0.687ns sd=0.347ns sum=7.552ns
[06/26 03:04:17    429s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/26 03:04:17    429s]       Trunk : target=0.223ns count=115 avg=0.120ns sd=0.047ns min=0.052ns max=0.223ns {64 <= 0.134ns, 31 <= 0.178ns, 17 <= 0.201ns, 1 <= 0.212ns, 1 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:17    429s]       Leaf  : target=0.040ns count=10 avg=0.795ns sd=0.276ns min=0.619ns max=1.569ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:17    429s]       Leaf  : target=0.223ns count=162 avg=0.100ns sd=0.032ns min=0.044ns max=0.185ns {154 <= 0.134ns, 7 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:17    429s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[06/26 03:04:17    429s]        Invs: sky130_fd_sc_hd__clkinv_16: 121 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 136 
[06/26 03:04:17    429s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 15 sky130_fd_sc_hd__sdlclkp_2: 1 sky130_fd_sc_hd__sdlclkp_1: 2 
[06/26 03:04:17    429s]     Primary reporting skew group after 'Improving clock tree routing':
[06/26 03:04:17    429s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.417, avg=1.253, sd=0.094], skew [0.543 vs 0.262*], 95.8% {1.137, 1.399} (wid=0.287 ws=0.194) (gid=1.298 gs=0.547)
[06/26 03:04:17    429s]     Skew group summary after 'Improving clock tree routing':
[06/26 03:04:17    429s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.417, avg=1.253, sd=0.094], skew [0.543 vs 0.262*], 95.8% {1.137, 1.399} (wid=0.287 ws=0.194) (gid=1.298 gs=0.547)
[06/26 03:04:17    429s]     Clock network insertion delays are now [0.874ns, 1.417ns] average 1.253ns std.dev 0.094ns
[06/26 03:04:17    429s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:17    429s]     Legalizer new API calls during this step: 305 succeeded with high effort: 305 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:17    429s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:17    429s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:17    429s] UM:                                                                   Improving clock tree routing
[06/26 03:04:17    429s]   Reducing clock tree power 1...
[06/26 03:04:17    429s]     Resizing gates: ...20% ...40% ...60% 
[06/26 03:04:17    430s] Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_2/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_1
[06/26 03:04:17    430s]     ...80% ...Legalizing clock trees...
[06/26 03:04:17    430s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:17    430s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:17    430s] UM:                                                                   Legalizing clock trees
[06/26 03:04:17    430s]     100% 
[06/26 03:04:17    430s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/26 03:04:17    430s]       cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:17    430s]       cell areas       : b=0.000um^2, i=3293.158um^2, icg=367.853um^2, nicg=0.000um^2, l=0.000um^2, total=3661.011um^2
[06/26 03:04:17    430s]       cell capacitance : b=0.000pF, i=4.258pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.328pF
[06/26 03:04:17    430s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:17    430s]       wire capacitance : top=0.000pF, trunk=1.789pF, leaf=2.254pF, total=4.043pF
[06/26 03:04:17    430s]       wire lengths     : top=0.000um, trunk=13006.787um, leaf=16543.082um, total=29549.869um
[06/26 03:04:17    430s]     Clock DAG net violations after 'Reducing clock tree power 1':
[06/26 03:04:17    430s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.075ns
[06/26 03:04:17    430s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/26 03:04:17    430s]       Trunk : target=0.223ns count=115 avg=0.126ns sd=0.047ns min=0.052ns max=0.223ns {55 <= 0.134ns, 41 <= 0.178ns, 12 <= 0.201ns, 4 <= 0.212ns, 2 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:17    430s]       Leaf  : target=0.040ns count=10 avg=0.847ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:17    430s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.023ns min=0.060ns max=0.185ns {148 <= 0.134ns, 13 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:17    430s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[06/26 03:04:17    430s]        Invs: sky130_fd_sc_hd__clkinv_16: 42 sky130_fd_sc_hd__clkinv_8: 7 sky130_fd_sc_hd__clkinv_4: 219 
[06/26 03:04:17    430s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 5 sky130_fd_sc_hd__sdlclkp_2: 9 sky130_fd_sc_hd__sdlclkp_1: 4 
[06/26 03:04:17    430s]     Primary reporting skew group after 'Reducing clock tree power 1':
[06/26 03:04:17    430s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.403, avg=1.240, sd=0.077], skew [0.529 vs 0.262*], 95.5% {1.089, 1.351} (wid=0.287 ws=0.195) (gid=1.240 gs=0.489)
[06/26 03:04:18    430s]     Skew group summary after 'Reducing clock tree power 1':
[06/26 03:04:18    430s]       skew_group clk/my_constraint_mode: insertion delay [min=0.874, max=1.403, avg=1.240, sd=0.077], skew [0.529 vs 0.262*], 95.5% {1.089, 1.351} (wid=0.287 ws=0.195) (gid=1.240 gs=0.489)
[06/26 03:04:18    430s]     Clock network insertion delays are now [0.874ns, 1.403ns] average 1.240ns std.dev 0.077ns
[06/26 03:04:18    430s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:18    430s]     Legalizer new API calls during this step: 692 succeeded with high effort: 692 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:18    430s]   Reducing clock tree power 1 done. (took cpu=0:00:01.0 real=0:00:00.4)
[06/26 03:04:18    430s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    430s] UM:                                                                   Reducing clock tree power 1
[06/26 03:04:18    430s]   Reducing clock tree power 2...
[06/26 03:04:18    430s] Path optimization required 238 stage delay updates 
[06/26 03:04:18    430s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/26 03:04:18    430s]       cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:18    430s]       cell areas       : b=0.000um^2, i=3293.158um^2, icg=367.853um^2, nicg=0.000um^2, l=0.000um^2, total=3661.011um^2
[06/26 03:04:18    430s]       cell capacitance : b=0.000pF, i=4.258pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.328pF
[06/26 03:04:18    430s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:18    430s]       wire capacitance : top=0.000pF, trunk=1.790pF, leaf=2.274pF, total=4.064pF
[06/26 03:04:18    430s]       wire lengths     : top=0.000um, trunk=13011.678um, leaf=16677.632um, total=29689.310um
[06/26 03:04:18    430s]     Clock DAG net violations after 'Reducing clock tree power 2':
[06/26 03:04:18    430s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.075ns
[06/26 03:04:18    430s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/26 03:04:18    430s]       Trunk : target=0.223ns count=115 avg=0.126ns sd=0.047ns min=0.052ns max=0.223ns {55 <= 0.134ns, 41 <= 0.178ns, 12 <= 0.201ns, 4 <= 0.212ns, 2 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:18    430s]       Leaf  : target=0.040ns count=10 avg=0.847ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:18    430s]       Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:18    430s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[06/26 03:04:18    430s]        Invs: sky130_fd_sc_hd__clkinv_16: 42 sky130_fd_sc_hd__clkinv_8: 7 sky130_fd_sc_hd__clkinv_4: 219 
[06/26 03:04:18    430s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 5 sky130_fd_sc_hd__sdlclkp_2: 9 sky130_fd_sc_hd__sdlclkp_1: 4 
[06/26 03:04:18    430s]     Primary reporting skew group after 'Reducing clock tree power 2':
[06/26 03:04:18    430s]       skew_group clk/my_constraint_mode: insertion delay [min=0.920, max=1.401, avg=1.240, sd=0.076], skew [0.480 vs 0.262*], 95.5% {1.085, 1.347} (wid=0.287 ws=0.195) (gid=1.240 gs=0.441)
[06/26 03:04:18    430s]     Skew group summary after 'Reducing clock tree power 2':
[06/26 03:04:18    430s]       skew_group clk/my_constraint_mode: insertion delay [min=0.920, max=1.401, avg=1.240, sd=0.076], skew [0.480 vs 0.262*], 95.5% {1.085, 1.347} (wid=0.287 ws=0.195) (gid=1.240 gs=0.441)
[06/26 03:04:18    430s]     Clock network insertion delays are now [0.920ns, 1.401ns] average 1.240ns std.dev 0.076ns
[06/26 03:04:18    430s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:18    430s]     Legalizer new API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:18    430s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/26 03:04:18    430s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    430s] UM:                                                                   Reducing clock tree power 2
[06/26 03:04:18    430s]   Stage::Reducing Power done. (took cpu=0:00:01.6 real=0:00:01.0)
[06/26 03:04:18    430s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    430s] UM:                                                                   Stage::Reducing Power
[06/26 03:04:18    430s]   Stage::Balancing...
[06/26 03:04:18    430s]   Approximately balancing fragments step...
[06/26 03:04:18    430s]     Resolve constraints - Approximately balancing fragments...
[06/26 03:04:18    430s]     Resolving skew group constraints...
[06/26 03:04:18    430s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:18    430s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:18    430s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:18    430s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:18    430s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:18    430s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:18    430s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/26 03:04:18    431s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:18    431s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:18    431s]     Resolving skew group constraints done.
[06/26 03:04:18    431s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:18    431s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    431s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[06/26 03:04:18    431s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/26 03:04:18    431s]     Trial balancer estimated the amount of delay to be added in balancing: 0.657ns
[06/26 03:04:18    431s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:18    431s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    431s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[06/26 03:04:18    431s]     Approximately balancing fragments...
[06/26 03:04:18    431s]       Moving gates to improve sub-tree skew...
[06/26 03:04:18    431s]         Tried: 288 Succeeded: 0
[06/26 03:04:18    431s]         Topology Tried: 0 Succeeded: 0
[06/26 03:04:18    431s]         0 Succeeded with SS ratio
[06/26 03:04:18    431s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/26 03:04:18    431s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/26 03:04:18    431s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/26 03:04:18    431s]           cell counts      : b=0, i=268, icg=18, nicg=0, l=0, total=286
[06/26 03:04:18    431s]           cell areas       : b=0.000um^2, i=3293.158um^2, icg=367.853um^2, nicg=0.000um^2, l=0.000um^2, total=3661.011um^2
[06/26 03:04:18    431s]           cell capacitance : b=0.000pF, i=4.258pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.328pF
[06/26 03:04:18    431s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:18    431s]           wire capacitance : top=0.000pF, trunk=1.790pF, leaf=2.274pF, total=4.064pF
[06/26 03:04:18    431s]           wire lengths     : top=0.000um, trunk=13011.678um, leaf=16677.632um, total=29689.310um
[06/26 03:04:18    431s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[06/26 03:04:18    431s]           Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.075ns
[06/26 03:04:18    431s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/26 03:04:18    431s]           Trunk : target=0.223ns count=115 avg=0.126ns sd=0.047ns min=0.052ns max=0.223ns {55 <= 0.134ns, 41 <= 0.178ns, 12 <= 0.201ns, 4 <= 0.212ns, 2 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:18    431s]           Leaf  : target=0.040ns count=10 avg=0.847ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:18    431s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:18    431s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[06/26 03:04:18    431s]            Invs: sky130_fd_sc_hd__clkinv_16: 42 sky130_fd_sc_hd__clkinv_8: 7 sky130_fd_sc_hd__clkinv_4: 219 
[06/26 03:04:18    431s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 5 sky130_fd_sc_hd__sdlclkp_2: 9 sky130_fd_sc_hd__sdlclkp_1: 4 
[06/26 03:04:18    431s]         Clock network insertion delays are now [0.920ns, 1.401ns] average 1.240ns std.dev 0.076ns
[06/26 03:04:18    431s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:18    431s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:18    431s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:18    431s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:18    431s] UM:                                                                   Moving gates to improve sub-tree skew
[06/26 03:04:18    431s]       Approximately balancing fragments bottom up...
[06/26 03:04:18    431s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:19    431s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/26 03:04:19    431s]           cell counts      : b=0, i=272, icg=18, nicg=0, l=0, total=290
[06/26 03:04:19    431s]           cell areas       : b=0.000um^2, i=3286.902um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3645.997um^2
[06/26 03:04:19    431s]           cell capacitance : b=0.000pF, i=4.244pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.313pF
[06/26 03:04:19    431s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    431s]           wire capacitance : top=0.000pF, trunk=1.799pF, leaf=2.274pF, total=4.073pF
[06/26 03:04:19    431s]           wire lengths     : top=0.000um, trunk=13075.184um, leaf=16677.632um, total=29752.816um
[06/26 03:04:19    431s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[06/26 03:04:19    431s]           Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.608ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.075ns
[06/26 03:04:19    431s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/26 03:04:19    431s]           Trunk : target=0.223ns count=119 avg=0.129ns sd=0.051ns min=0.051ns max=0.223ns {58 <= 0.134ns, 35 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    431s]           Leaf  : target=0.040ns count=10 avg=0.847ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    431s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    431s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[06/26 03:04:19    431s]            Invs: sky130_fd_sc_hd__clkinv_16: 39 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 223 
[06/26 03:04:19    431s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    431s]         Clock network insertion delays are now [0.893ns, 1.400ns] average 1.261ns std.dev 0.061ns
[06/26 03:04:19    431s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:19    431s]         Legalizer new API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:19    431s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/26 03:04:19    431s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    431s] UM:                                                                   Approximately balancing fragments bottom up
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays...
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/26 03:04:19    431s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/26 03:04:19    431s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    431s]           cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    431s]           cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    431s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    431s]           wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    431s]           wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    431s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/26 03:04:19    431s]           Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    431s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/26 03:04:19    431s]           Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    431s]           Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    431s]           Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    431s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[06/26 03:04:19    431s]            Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    431s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[06/26 03:04:19    431s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[06/26 03:04:19    431s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    431s]           cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    431s]           cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    431s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    431s]           wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    431s]           wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    431s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[06/26 03:04:19    431s]           Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    431s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[06/26 03:04:19    431s]           Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    431s]           Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    431s]           Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    431s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[06/26 03:04:19    431s]            Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    431s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[06/26 03:04:19    431s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/26 03:04:19    431s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    431s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[06/26 03:04:19    431s]     Approximately balancing fragments done.
[06/26 03:04:19    432s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/26 03:04:19    432s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    432s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    432s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    432s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    432s]       wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    432s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    432s]     Clock DAG net violations after 'Approximately balancing fragments step':
[06/26 03:04:19    432s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    432s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/26 03:04:19    432s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    432s]       Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    432s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    432s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[06/26 03:04:19    432s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    432s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    432s]     Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:19    432s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:19    432s]     Legalizer new API calls during this step: 254 succeeded with high effort: 254 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:19    432s]   Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
[06/26 03:04:19    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    432s] UM:                                                                   Approximately balancing fragments step
[06/26 03:04:19    432s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:19    432s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:19    432s]   Clock DAG stats after Approximately balancing fragments:
[06/26 03:04:19    432s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    432s]     cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    432s]     cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    432s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    432s]     wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    432s]     wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    432s]   Clock DAG net violations after Approximately balancing fragments:
[06/26 03:04:19    432s]     Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    432s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/26 03:04:19    432s]     Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    432s]     Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    432s]     Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    432s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[06/26 03:04:19    432s]      Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    432s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    432s]   Primary reporting skew group after Approximately balancing fragments:
[06/26 03:04:19    432s]     skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:19    432s]   Skew group summary after Approximately balancing fragments:
[06/26 03:04:19    432s]     skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:19    432s]   Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:19    432s]   Improving fragments clock skew...
[06/26 03:04:19    432s]     Clock DAG stats after 'Improving fragments clock skew':
[06/26 03:04:19    432s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    432s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    432s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    432s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    432s]       wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    432s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    432s]     Clock DAG net violations after 'Improving fragments clock skew':
[06/26 03:04:19    432s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    432s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/26 03:04:19    432s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    432s]       Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    432s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    432s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[06/26 03:04:19    432s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    432s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    432s]     Primary reporting skew group after 'Improving fragments clock skew':
[06/26 03:04:19    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:19    432s]     Skew group summary after 'Improving fragments clock skew':
[06/26 03:04:19    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:19    432s]     Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:19    432s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:19    432s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:19    432s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:19    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    432s] UM:                                                                   Improving fragments clock skew
[06/26 03:04:19    432s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:19    432s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:19    432s]   Approximately balancing step...
[06/26 03:04:19    432s]     Resolve constraints - Approximately balancing...
[06/26 03:04:19    432s]     Resolving skew group constraints...
[06/26 03:04:19    432s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:04:19    432s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:04:19    432s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/26 03:04:19    432s]     Resolving skew group constraints done.
[06/26 03:04:19    432s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:19    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    432s] UM:                                                                   Resolve constraints - Approximately balancing
[06/26 03:04:19    432s]     Approximately balancing...
[06/26 03:04:19    432s]       Approximately balancing, wire and cell delays...
[06/26 03:04:19    432s]       Approximately balancing, wire and cell delays, iteration 1...
[06/26 03:04:19    432s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/26 03:04:19    432s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:19    432s]           cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:19    432s]           cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:19    432s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:19    432s]           wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:19    432s]           wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:19    432s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[06/26 03:04:19    432s]           Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:19    432s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/26 03:04:19    432s]           Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:19    432s]           Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:19    432s]           Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:19    432s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[06/26 03:04:19    432s]            Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:19    432s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:19    432s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/26 03:04:19    432s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:19    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:19    432s] UM:                                                                   Approximately balancing, wire and cell delays
[06/26 03:04:19    432s]     Approximately balancing done.
[06/26 03:04:20    432s]     Clock DAG stats after 'Approximately balancing step':
[06/26 03:04:20    432s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:20    432s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:20    432s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:20    432s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:20    432s]       wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:20    432s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:20    432s]     Clock DAG net violations after 'Approximately balancing step':
[06/26 03:04:20    432s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:20    432s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/26 03:04:20    432s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:20    432s]       Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:20    432s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:20    432s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[06/26 03:04:20    432s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:20    432s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:20    432s]     Primary reporting skew group after 'Approximately balancing step':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Skew group summary after 'Approximately balancing step':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:20    432s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:20    432s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:20    432s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/26 03:04:20    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:20    432s] UM:                                                                   Approximately balancing step
[06/26 03:04:20    432s]   Fixing clock tree overload...
[06/26 03:04:20    432s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:20    432s]     Clock DAG stats after 'Fixing clock tree overload':
[06/26 03:04:20    432s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:20    432s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:20    432s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:20    432s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:20    432s]       wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:20    432s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:20    432s]     Clock DAG net violations after 'Fixing clock tree overload':
[06/26 03:04:20    432s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:20    432s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/26 03:04:20    432s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:20    432s]       Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:20    432s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:20    432s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[06/26 03:04:20    432s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:20    432s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:20    432s]     Primary reporting skew group after 'Fixing clock tree overload':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Skew group summary after 'Fixing clock tree overload':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:20    432s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:20    432s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:20    432s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:20    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:20    432s] UM:                                                                   Fixing clock tree overload
[06/26 03:04:20    432s]   Approximately balancing paths...
[06/26 03:04:20    432s]     Added 0 buffers.
[06/26 03:04:20    432s]     Clock DAG stats after 'Approximately balancing paths':
[06/26 03:04:20    432s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:20    432s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:20    432s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:20    432s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:20    432s]       wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.273pF, total=4.170pF
[06/26 03:04:20    432s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:20    432s]     Clock DAG net violations after 'Approximately balancing paths':
[06/26 03:04:20    432s]       Remaining Transition : {count=11, worst=[1.528ns, 1.259ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.662ns, 0.650ns, 0.609ns, 0.579ns, ...]} avg=0.734ns sd=0.388ns sum=8.076ns
[06/26 03:04:20    432s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/26 03:04:20    432s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.223ns {67 <= 0.134ns, 36 <= 0.178ns, 13 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:20    432s]       Leaf  : target=0.040ns count=10 avg=0.848ns sd=0.318ns min=0.619ns max=1.568ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:20    432s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.222ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:20    432s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[06/26 03:04:20    432s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:20    432s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:20    432s]     Primary reporting skew group after 'Approximately balancing paths':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Skew group summary after 'Approximately balancing paths':
[06/26 03:04:20    432s]       skew_group clk/my_constraint_mode: insertion delay [min=1.147, max=1.400, avg=1.275, sd=0.039], skew [0.252 vs 0.262], 100% {1.147, 1.400} (wid=0.287 ws=0.195) (gid=1.265 gs=0.239)
[06/26 03:04:20    432s]     Clock network insertion delays are now [1.147ns, 1.400ns] average 1.275ns std.dev 0.039ns
[06/26 03:04:20    432s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:20    432s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:20    432s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:20    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:20    432s] UM:                                                                   Approximately balancing paths
[06/26 03:04:20    432s]   Stage::Balancing done. (took cpu=0:00:01.9 real=0:00:01.9)
[06/26 03:04:20    432s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:20    432s] UM:                                                                   Stage::Balancing
[06/26 03:04:20    432s]   Stage::Polishing...
[06/26 03:04:20    432s]   Resynthesising clock tree into netlist...
[06/26 03:04:20    432s]     Reset timing graph...
[06/26 03:04:20    432s] Ignoring AAE DB Resetting ...
[06/26 03:04:20    432s]     Reset timing graph done.
[06/26 03:04:20    432s]   Resynthesising clock tree into netlist done.
[06/26 03:04:20    432s]   Updating congestion map to accurately time the clock tree...
[06/26 03:04:20    433s]     Routing unrouted datapath nets connected to clock instances...
[06/26 03:04:20    433s]       Routed 55 unrouted datapath nets connected to clock instances
[06/26 03:04:20    433s]     Routing unrouted datapath nets connected to clock instances done.
[06/26 03:04:20    433s]     Leaving CCOpt scope - extractRC...
[06/26 03:04:20    433s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[06/26 03:04:20    433s] Extraction called for design 'riscv_top' of instances=69755 and nets=18243 using extraction engine 'pre_route' .
[06/26 03:04:20    433s] pre_route RC Extraction called for design riscv_top.
[06/26 03:04:20    433s] RC Extraction called in multi-corner(2) mode.
[06/26 03:04:20    433s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:04:20    433s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:04:20    433s] RCMode: PreRoute
[06/26 03:04:20    433s]       RC Corner Indexes            0       1   
[06/26 03:04:20    433s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:04:20    433s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:20    433s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:20    433s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:20    433s] Shrink Factor                : 1.00000
[06/26 03:04:20    433s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:04:20    433s] Updating RC grid for preRoute extraction ...
[06/26 03:04:20    433s] Initializing multi-corner resistance tables ...
[06/26 03:04:20    433s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2150.148M)
[06/26 03:04:20    433s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[06/26 03:04:20    433s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:20    433s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:20    433s] UM:                                                                   Leaving CCOpt scope - extractRC
[06/26 03:04:20    433s]   Updating congestion map to accurately time the clock tree done.
[06/26 03:04:20    433s]   Disconnecting clock tree from netlist...
[06/26 03:04:20    433s]   Disconnecting clock tree from netlist done.
[06/26 03:04:20    433s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:20    433s]   Rebuilding timing graph...
[06/26 03:04:20    433s] Topological Sorting (REAL = 0:00:00.0, MEM = 2150.1M, InitMEM = 2150.1M)
[06/26 03:04:20    433s]   Rebuilding timing graph done.
[06/26 03:04:20    433s] End AAE Lib Interpolated Model. (MEM=2150.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:21    433s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.3)
[06/26 03:04:21    434s]   Clock DAG stats After congestion update:
[06/26 03:04:21    434s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:21    434s]     cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:21    434s]     cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:21    434s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:21    434s]     wire capacitance : top=0.000pF, trunk=1.900pF, leaf=2.274pF, total=4.173pF
[06/26 03:04:21    434s]     wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:21    434s]   Clock DAG net violations After congestion update:
[06/26 03:04:21    434s]     Remaining Transition : {count=11, worst=[1.527ns, 1.259ns, 0.713ns, 0.712ns, 0.709ns, 0.684ns, 0.662ns, 0.651ns, 0.608ns, 0.575ns, ...]} avg=0.736ns sd=0.387ns sum=8.101ns
[06/26 03:04:21    434s]   Clock DAG primary half-corner transition distribution After congestion update:
[06/26 03:04:21    434s]     Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.224ns {67 <= 0.134ns, 36 <= 0.178ns, 12 <= 0.201ns, 7 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:21    434s]     Leaf  : target=0.040ns count=10 avg=0.850ns sd=0.317ns min=0.615ns max=1.567ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:21    434s]     Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.223ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:21    434s]   Clock DAG library cell distribution After congestion update {count}:
[06/26 03:04:21    434s]      Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:21    434s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:21    434s]   Primary reporting skew group After congestion update:
[06/26 03:04:21    434s]     skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]   Skew group summary After congestion update:
[06/26 03:04:21    434s]     skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]   Clock network insertion delays are now [1.150ns, 1.405ns] average 1.274ns std.dev 0.040ns
[06/26 03:04:21    434s]   Merging balancing drivers for power...
[06/26 03:04:21    434s]     Tried: 302 Succeeded: 0
[06/26 03:04:21    434s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/26 03:04:21    434s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:21    434s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:21    434s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:21    434s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:21    434s]       wire capacitance : top=0.000pF, trunk=1.900pF, leaf=2.274pF, total=4.173pF
[06/26 03:04:21    434s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:21    434s]     Clock DAG net violations after 'Merging balancing drivers for power':
[06/26 03:04:21    434s]       Remaining Transition : {count=11, worst=[1.527ns, 1.259ns, 0.713ns, 0.712ns, 0.709ns, 0.684ns, 0.662ns, 0.651ns, 0.608ns, 0.575ns, ...]} avg=0.736ns sd=0.387ns sum=8.101ns
[06/26 03:04:21    434s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/26 03:04:21    434s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.224ns {67 <= 0.134ns, 36 <= 0.178ns, 12 <= 0.201ns, 7 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:21    434s]       Leaf  : target=0.040ns count=10 avg=0.850ns sd=0.317ns min=0.615ns max=1.567ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:21    434s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.223ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:21    434s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[06/26 03:04:21    434s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:21    434s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:21    434s]     Primary reporting skew group after 'Merging balancing drivers for power':
[06/26 03:04:21    434s]       skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]     Skew group summary after 'Merging balancing drivers for power':
[06/26 03:04:21    434s]       skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]     Clock network insertion delays are now [1.150ns, 1.405ns] average 1.274ns std.dev 0.040ns
[06/26 03:04:21    434s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[06/26 03:04:21    434s]     {clk/my_constraint_mode,WC: 1.401 -> 1.405}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:21    434s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:21    434s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:21    434s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:21    434s] UM:                                                                   Merging balancing drivers for power
[06/26 03:04:21    434s]   Improving clock skew...
[06/26 03:04:21    434s]     Clock DAG stats after 'Improving clock skew':
[06/26 03:04:21    434s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:21    434s]       cell areas       : b=0.000um^2, i=3395.757um^2, icg=359.094um^2, nicg=0.000um^2, l=0.000um^2, total=3754.851um^2
[06/26 03:04:21    434s]       cell capacitance : b=0.000pF, i=4.383pF, icg=0.069pF, nicg=0.000pF, l=0.000pF, total=4.452pF
[06/26 03:04:21    434s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:21    434s]       wire capacitance : top=0.000pF, trunk=1.900pF, leaf=2.274pF, total=4.173pF
[06/26 03:04:21    434s]       wire lengths     : top=0.000um, trunk=13755.139um, leaf=16667.592um, total=30422.731um
[06/26 03:04:21    434s]     Clock DAG net violations after 'Improving clock skew':
[06/26 03:04:21    434s]       Remaining Transition : {count=11, worst=[1.527ns, 1.259ns, 0.713ns, 0.712ns, 0.709ns, 0.684ns, 0.662ns, 0.651ns, 0.608ns, 0.575ns, ...]} avg=0.736ns sd=0.387ns sum=8.101ns
[06/26 03:04:21    434s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/26 03:04:21    434s]       Trunk : target=0.223ns count=129 avg=0.125ns sd=0.052ns min=0.032ns max=0.224ns {67 <= 0.134ns, 36 <= 0.178ns, 12 <= 0.201ns, 7 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:21    434s]       Leaf  : target=0.040ns count=10 avg=0.850ns sd=0.317ns min=0.615ns max=1.567ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:21    434s]       Leaf  : target=0.223ns count=162 avg=0.113ns sd=0.024ns min=0.060ns max=0.223ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:21    434s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[06/26 03:04:21    434s]        Invs: sky130_fd_sc_hd__clkinv_16: 40 sky130_fd_sc_hd__clkinv_8: 10 sky130_fd_sc_hd__clkinv_4: 232 
[06/26 03:04:21    434s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 4 sky130_fd_sc_hd__sdlclkp_2: 5 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:04:21    434s]     Primary reporting skew group after 'Improving clock skew':
[06/26 03:04:21    434s]       skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]     Skew group summary after 'Improving clock skew':
[06/26 03:04:21    434s]       skew_group clk/my_constraint_mode: insertion delay [min=1.150, max=1.405, avg=1.274, sd=0.040], skew [0.255 vs 0.262], 100% {1.150, 1.405} (wid=0.287 ws=0.195) (gid=1.265 gs=0.237)
[06/26 03:04:21    434s]     Clock network insertion delays are now [1.150ns, 1.405ns] average 1.274ns std.dev 0.040ns
[06/26 03:04:21    434s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[06/26 03:04:21    434s]     {clk/my_constraint_mode,WC: 1.401 -> 1.405}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:21    434s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:21    434s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:21    434s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:21    434s] UM:                                                                   Improving clock skew
[06/26 03:04:21    434s]   Reducing clock tree power 3...
[06/26 03:04:21    434s]     Initial gate capacitance is (rise=10.697pF fall=9.765pF).
[06/26 03:04:21    434s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/26 03:04:21    435s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:21    435s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:21    435s] UM:                                                                   Legalizing clock trees
[06/26 03:04:21    435s]     100% 
[06/26 03:04:21    435s]     Iteration 1: gate capacitance is (rise=10.227pF fall=9.354pF).
[06/26 03:04:21    435s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/26 03:04:22    435s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:22    435s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:22    435s] UM:                                                                   Legalizing clock trees
[06/26 03:04:22    435s]     100% 
[06/26 03:04:22    435s]     Stopping in iteration 2: unable to make further power recovery in this step.
[06/26 03:04:22    436s]     Iteration 2: gate capacitance is (rise=10.227pF fall=9.354pF).
[06/26 03:04:22    436s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/26 03:04:22    436s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:22    436s]       cell areas       : b=0.000um^2, i=3062.938um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3405.766um^2
[06/26 03:04:22    436s]       cell capacitance : b=0.000pF, i=3.915pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.982pF
[06/26 03:04:22    436s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:22    436s]       wire capacitance : top=0.000pF, trunk=1.908pF, leaf=2.274pF, total=4.182pF
[06/26 03:04:22    436s]       wire lengths     : top=0.000um, trunk=13819.993um, leaf=16669.202um, total=30489.195um
[06/26 03:04:22    436s]     Clock DAG net violations after 'Reducing clock tree power 3':
[06/26 03:04:22    436s]       Remaining Transition : {count=11, worst=[1.520ns, 1.253ns, 0.713ns, 0.712ns, 0.709ns, 0.684ns, 0.662ns, 0.651ns, 0.608ns, 0.575ns, ...]} avg=0.735ns sd=0.385ns sum=8.088ns
[06/26 03:04:22    436s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/26 03:04:22    436s]       Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.224ns {63 <= 0.134ns, 27 <= 0.178ns, 23 <= 0.201ns, 8 <= 0.212ns, 7 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:22    436s]       Leaf  : target=0.040ns count=10 avg=0.849ns sd=0.314ns min=0.615ns max=1.560ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:22    436s]       Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.223ns {147 <= 0.134ns, 13 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:22    436s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[06/26 03:04:22    436s]        Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:22    436s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:22    436s]     Primary reporting skew group after 'Reducing clock tree power 3':
[06/26 03:04:22    436s]       skew_group clk/my_constraint_mode: insertion delay [min=1.145, max=1.405, avg=1.282, sd=0.060], skew [0.260 vs 0.262], 100% {1.145, 1.405} (wid=0.286 ws=0.194) (gid=1.300 gs=0.272)
[06/26 03:04:22    436s]     Skew group summary after 'Reducing clock tree power 3':
[06/26 03:04:22    436s]       skew_group clk/my_constraint_mode: insertion delay [min=1.145, max=1.405, avg=1.282, sd=0.060], skew [0.260 vs 0.262], 100% {1.145, 1.405} (wid=0.286 ws=0.194) (gid=1.300 gs=0.272)
[06/26 03:04:22    436s]     Clock network insertion delays are now [1.145ns, 1.405ns] average 1.282ns std.dev 0.060ns
[06/26 03:04:22    436s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[06/26 03:04:22    436s]     {clk/my_constraint_mode,WC: 1.401 -> 1.405}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:22    436s]     Legalizer new API calls during this step: 1260 succeeded with high effort: 1260 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:22    436s]   Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:00.8)
[06/26 03:04:22    436s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:22    436s] UM:                                                                   Reducing clock tree power 3
[06/26 03:04:22    436s]   Improving insertion delay...
[06/26 03:04:22    436s]     Clock DAG stats after 'Improving insertion delay':
[06/26 03:04:22    436s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:22    436s]       cell areas       : b=0.000um^2, i=3062.938um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3405.766um^2
[06/26 03:04:22    436s]       cell capacitance : b=0.000pF, i=3.915pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.982pF
[06/26 03:04:22    436s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:22    436s]       wire capacitance : top=0.000pF, trunk=1.908pF, leaf=2.274pF, total=4.182pF
[06/26 03:04:22    436s]       wire lengths     : top=0.000um, trunk=13819.993um, leaf=16669.202um, total=30489.195um
[06/26 03:04:22    436s]     Clock DAG net violations after 'Improving insertion delay':
[06/26 03:04:22    436s]       Remaining Transition : {count=11, worst=[1.520ns, 1.253ns, 0.713ns, 0.712ns, 0.709ns, 0.684ns, 0.662ns, 0.651ns, 0.608ns, 0.575ns, ...]} avg=0.735ns sd=0.385ns sum=8.088ns
[06/26 03:04:22    436s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/26 03:04:22    436s]       Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.224ns {63 <= 0.134ns, 27 <= 0.178ns, 23 <= 0.201ns, 8 <= 0.212ns, 7 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:22    436s]       Leaf  : target=0.040ns count=10 avg=0.849ns sd=0.314ns min=0.615ns max=1.560ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:22    436s]       Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.223ns {147 <= 0.134ns, 13 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:22    436s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[06/26 03:04:22    436s]        Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:22    436s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:22    436s]     Primary reporting skew group after 'Improving insertion delay':
[06/26 03:04:22    436s]       skew_group clk/my_constraint_mode: insertion delay [min=1.145, max=1.405, avg=1.282, sd=0.060], skew [0.260 vs 0.262], 100% {1.145, 1.405} (wid=0.286 ws=0.194) (gid=1.300 gs=0.272)
[06/26 03:04:22    436s]     Skew group summary after 'Improving insertion delay':
[06/26 03:04:22    436s]       skew_group clk/my_constraint_mode: insertion delay [min=1.145, max=1.405, avg=1.282, sd=0.060], skew [0.260 vs 0.262], 100% {1.145, 1.405} (wid=0.286 ws=0.194) (gid=1.300 gs=0.272)
[06/26 03:04:22    436s]     Clock network insertion delays are now [1.145ns, 1.405ns] average 1.282ns std.dev 0.060ns
[06/26 03:04:22    436s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[06/26 03:04:22    436s]     {clk/my_constraint_mode,WC: 1.401 -> 1.405}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:22    436s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:22    436s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:22    436s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:22    436s] UM:                                                                   Improving insertion delay
[06/26 03:04:22    436s]   Total capacitance is (rise=14.408pF fall=13.536pF), of which (rise=4.182pF fall=4.182pF) is wire, and (rise=10.227pF fall=9.354pF) is gate.
[06/26 03:04:22    436s]   Stage::Polishing done. (took cpu=0:00:03.5 real=0:00:02.1)
[06/26 03:04:22    436s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:22    436s] UM:                                                                   Stage::Polishing
[06/26 03:04:22    436s]   Stage::Updating netlist...
[06/26 03:04:22    436s]   Reset timing graph...
[06/26 03:04:22    436s] Ignoring AAE DB Resetting ...
[06/26 03:04:22    436s]   Reset timing graph done.
[06/26 03:04:22    436s]   Setting non-default rules before calling refine place.
[06/26 03:04:22    436s]   ClockRefiner...
[06/26 03:04:22    436s] Assigned high priority to 282 cells.
[06/26 03:04:22    436s]   Performing Clock Only Refine Place.
[06/26 03:04:22    436s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2182.1M
[06/26 03:04:22    436s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:22    436s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2182.1M
[06/26 03:04:22    436s] Info: 300 insts are soft-fixed.
[06/26 03:04:22    436s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2182.1M
[06/26 03:04:22    436s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2182.1M
[06/26 03:04:23    436s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.225, REAL:0.193, MEM:2182.1M
[06/26 03:04:23    436s] OPERPROF:         Starting CMU at level 5, MEM:2182.1M
[06/26 03:04:23    436s] OPERPROF:         Finished CMU at level 5, CPU:0.014, REAL:0.010, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.381, REAL:0.358, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.381, REAL:0.358, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:2182.1M
[06/26 03:04:23    437s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2182.1MB).
[06/26 03:04:23    437s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.493, REAL:0.471, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.493, REAL:0.471, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Starting RefinePlace at level 1, MEM:2182.1M
[06/26 03:04:23    437s] *** Starting place_detail (0:07:17 mem=2182.1M) ***
[06/26 03:04:23    437s] Total net bbox length = 1.050e+06 (5.096e+05 5.402e+05) (ext = 2.433e+05)
[06/26 03:04:23    437s] Info: 300 insts are soft-fixed.
[06/26 03:04:23    437s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:23    437s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:04:23    437s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:23    437s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.006, REAL:0.006, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2182.1M
[06/26 03:04:23    437s] Starting refinePlace ...
[06/26 03:04:23    437s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:23    437s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2182.1MB
[06/26 03:04:23    437s] Statistics of distance of Instance movement in refine placement:
[06/26 03:04:23    437s]   maximum (X+Y) =         0.00 um
[06/26 03:04:23    437s]   mean    (X+Y) =         0.00 um
[06/26 03:04:23    437s] Total instances moved : 0
[06/26 03:04:23    437s] Summary Report:
[06/26 03:04:23    437s] Instances move: 0 (out of 10052 movable)
[06/26 03:04:23    437s] Instances flipped: 0
[06/26 03:04:23    437s] Mean displacement: 0.00 um
[06/26 03:04:23    437s] Max displacement: 0.00 um 
[06/26 03:04:23    437s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.036, REAL:0.036, MEM:2182.1M
[06/26 03:04:23    437s] Total net bbox length = 1.050e+06 (5.096e+05 5.402e+05) (ext = 2.433e+05)
[06/26 03:04:23    437s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2182.1MB
[06/26 03:04:23    437s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2182.1MB) @(0:07:17 - 0:07:17).
[06/26 03:04:23    437s] *** Finished place_detail (0:07:17 mem=2182.1M) ***
[06/26 03:04:23    437s] OPERPROF: Finished RefinePlace at level 1, CPU:0.235, REAL:0.236, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.006, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Starting DPlace-Init at level 1, MEM:2182.1M
[06/26 03:04:23    437s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:23    437s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.114, REAL:0.115, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Starting CMU at level 4, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:       Finished CMU at level 4, CPU:0.012, REAL:0.010, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.254, REAL:0.254, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.255, REAL:0.255, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:2182.1M
[06/26 03:04:23    437s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2182.1MB).
[06/26 03:04:23    437s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.349, REAL:0.350, MEM:2182.1M
[06/26 03:04:23    437s] Moved 0 and flipped 0 of 300 clock instances (excluding sinks) during refinement
[06/26 03:04:23    437s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/26 03:04:23    437s] Moved 0 and flipped 0 of 1496 clock sinks during refinement.
[06/26 03:04:23    437s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/26 03:04:23    437s]   Moved 0, flipped 0 and cell swapped 0 of 1796 clock instance(s) during refinement.
[06/26 03:04:23    437s]   The largest move was 0 microns for .
[06/26 03:04:23    437s] Revert refine place priority changes on 0 cells.
[06/26 03:04:23    437s]   ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.1)
[06/26 03:04:23    437s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:23    437s] UM:                                                                   ClockRefiner
[06/26 03:04:23    437s]   Stage::Updating netlist done. (took cpu=0:00:01.5 real=0:00:01.4)
[06/26 03:04:23    437s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:23    437s] UM:                                                                   Stage::Updating netlist
[06/26 03:04:23    437s]   CCOpt::Phase::Implementation done. (took cpu=0:00:08.5 real=0:00:06.5)
[06/26 03:04:23    437s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:23    437s] UM:                                                                   CCOpt::Phase::Implementation
[06/26 03:04:23    437s]   CCOpt::Phase::eGRPC...
[06/26 03:04:23    437s]   eGR Post Conditioning loop iteration 0...
[06/26 03:04:23    437s]     Clock implementation routing...
[06/26 03:04:23    437s]       Leaving CCOpt scope - Routing Tools...
[06/26 03:04:23    437s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2182.1M
[06/26 03:04:23    437s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:23    437s] Net route status summary:
[06/26 03:04:23    437s]   Clock:       301 (unrouted=298, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:23    437s]   Non-clock: 17942 (unrouted=7733, trialRouted=10209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:24    437s]       Routing using eGR only...
[06/26 03:04:24    437s]         Early Global Route - eGR only step...
[06/26 03:04:24    437s] (ccopt eGR): There are 301 nets for routing of which 301 have one or more fixed wires.
[06/26 03:04:24    437s] (ccopt eGR): Start to route 301 all nets
[06/26 03:04:24    437s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:04:24    437s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:04:24    437s] [PSP]    Started earlyGlobalRoute kernel
[06/26 03:04:24    437s] [PSP]    Initial Peak syMemory usage = 2182.1 MB
[06/26 03:04:24    437s] (I)       Reading DB...
[06/26 03:04:24    437s] (I)       Read data from FE... (mem=2182.1M)
[06/26 03:04:24    437s] (I)       Read nodes and places... (mem=2182.1M)
[06/26 03:04:24    438s] (I)       Done Read nodes and places (cpu=0.068s, mem=2182.1M)
[06/26 03:04:24    438s] (I)       Read nets... (mem=2182.1M)
[06/26 03:04:24    438s] (I)       Done Read nets (cpu=0.028s, mem=2182.1M)
[06/26 03:04:24    438s] (I)       Done Read data from FE (cpu=0.097s, mem=2182.1M)
[06/26 03:04:24    438s] (I)       before initializing RouteDB syMemory usage = 2182.1 MB
[06/26 03:04:24    438s] (I)       congestionReportName   : 
[06/26 03:04:24    438s] (I)       layerRangeFor2DCongestion : 
[06/26 03:04:24    438s] (I)       buildTerm2TermWires    : 1
[06/26 03:04:24    438s] (I)       doTrackAssignment      : 1
[06/26 03:04:24    438s] (I)       dumpBookshelfFiles     : 0
[06/26 03:04:24    438s] (I)       numThreads             : 4
[06/26 03:04:24    438s] (I)       bufferingAwareRouting  : false
[06/26 03:04:24    438s] (I)       honorPin               : false
[06/26 03:04:24    438s] (I)       honorPinGuide          : true
[06/26 03:04:24    438s] (I)       honorPartition         : false
[06/26 03:04:24    438s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:04:24    438s] (I)       allowPartitionCrossover: false
[06/26 03:04:24    438s] (I)       honorSingleEntry       : true
[06/26 03:04:24    438s] (I)       honorSingleEntryStrong : true
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] honorMsvRouteConstraint: false
handleViaSpacingRule   : false
[06/26 03:04:24    438s] (I)       handleEolSpacingRule   : true
[06/26 03:04:24    438s] (I)       PDConstraint           : none
[06/26 03:04:24    438s] (I)       expBetterNDRHandling   : true
[06/26 03:04:24    438s] (I)       routingEffortLevel     : 10000
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[06/26 03:04:24    438s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:04:24    438s] [NR-eGR] minRouteLayer          : 2
[06/26 03:04:24    438s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:04:24    438s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:04:24    438s] (I)       numRowsPerGCell        : 1
[06/26 03:04:24    438s] (I)       speedUpLargeDesign     : 0
[06/26 03:04:24    438s] (I)       multiThreadingTA       : 1
[06/26 03:04:24    438s] (I)       optimizationMode       : false
[06/26 03:04:24    438s] (I)       routeSecondPG          : false
[06/26 03:04:24    438s] (I)       scenicRatioForLayerRelax: 1.25
[06/26 03:04:24    438s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:04:24    438s] (I)       punchThroughDistance   : 500.00
[06/26 03:04:24    438s] (I)       scenicBound            : 3.00
[06/26 03:04:24    438s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:04:24    438s] (I)       source-to-sink ratio   : 0.30
[06/26 03:04:24    438s] (I)       targetCongestionRatioH : 1.00
[06/26 03:04:24    438s] (I)       targetCongestionRatioV : 1.00
[06/26 03:04:24    438s] (I)       layerCongestionRatio   : 1.00
[06/26 03:04:24    438s] (I)       m1CongestionRatio      : 0.10
[06/26 03:04:24    438s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:04:24    438s] (I)       localRouteEffort       : 1.00
[06/26 03:04:24    438s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:04:24    438s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:04:24    438s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:04:24    438s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:04:24    438s] (I)       routeVias              : 
[06/26 03:04:24    438s] (I)       readTROption           : true
[06/26 03:04:24    438s] (I)       extraSpacingFactor     : 1.00
[06/26 03:04:24    438s] (I)       routeSelectedNetsOnly  : true
[06/26 03:04:24    438s] (I)       clkNetUseMaxDemand     : false
[06/26 03:04:24    438s] (I)       extraDemandForClocks   : 0
[06/26 03:04:24    438s] (I)       steinerRemoveLayers    : false
[06/26 03:04:24    438s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] numTracksPerClockWire  : 0
nonpreferLayerCostScale : 100.00
[06/26 03:04:24    438s] (I)       similarTopologyRoutingFast : false
[06/26 03:04:24    438s] (I)       spanningTreeRefinement : true
[06/26 03:04:24    438s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:04:24    438s] (I)       starting read tracks
[06/26 03:04:24    438s] (I)       build grid graph
[06/26 03:04:24    438s] (I)       build grid graph start
[06/26 03:04:24    438s] (I)       build grid graph end
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] li1 has no routable track
[06/26 03:04:24    438s] [NR-eGR] met1 has single uniform track structure
[06/26 03:04:24    438s] [NR-eGR] met2 has single uniform track structure
[06/26 03:04:24    438s] [NR-eGR] met3 has single uniform track structure
[06/26 03:04:24    438s] [NR-eGR] met4 has single uniform track structure
[06/26 03:04:24    438s] [NR-eGR] met5 has single uniform track structure
merge level 0
[06/26 03:04:24    438s] (I)       numViaLayers=6
[06/26 03:04:24    438s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:24    438s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:04:24    438s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:04:24    438s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:24    438s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:24    438s] (I)       end build via table
[06/26 03:04:24    438s] [NR-eGR] Read 142919 PG shapes in 0.012 seconds
[06/26 03:04:24    438s] 
[06/26 03:04:24    438s] [NR-eGR] numRoutingBlks=0 numInstBlks=150928 numPGBlocks=142919 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:04:24    438s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:04:24    438s] (I)       readDataFromPlaceDB
[06/26 03:04:24    438s] (I)       Read net information..
[06/26 03:04:24    438s] (I)       Read testcase time = 0.000 seconds
[06/26 03:04:24    438s] 
[06/26 03:04:24    438s] [NR-eGR] Read numTotalNets=10543  numIgnoredNets=10242
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] Connected 0 must-join pins/ports
read default dcut vias
[06/26 03:04:24    438s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:24    438s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:04:24    438s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:04:24    438s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:24    438s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:24    438s] (I)       early_global_route_priority property id does not exist.
[06/26 03:04:24    438s] (I)       build grid graph start
[06/26 03:04:24    438s] (I)       build grid graph end
[06/26 03:04:24    438s] (I)       Model blockage into capacity
[06/26 03:04:24    438s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:04:24    438s] (I)       Modeling time = 0.320 seconds
[06/26 03:04:24    438s] 
[06/26 03:04:24    438s] (I)       Moved 59 terms for better access 
[06/26 03:04:24    438s] (I)       Number of ignored nets = 0
[06/26 03:04:24    438s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:04:24    438s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:04:24    438s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:04:24    438s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:04:24    438s] [NR-eGR] There are 301 clock nets ( 301 with NDR ).
[06/26 03:04:24    438s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2182.1 MB
[06/26 03:04:24    438s] (I)       Ndr track 0 does not exist
[06/26 03:04:24    438s] (I)       Ndr track 0 does not exist
[06/26 03:04:24    438s] (I)       Layer1  viaCost=200.00
[06/26 03:04:24    438s] (I)       Layer2  viaCost=200.00
[06/26 03:04:24    438s] (I)       Layer3  viaCost=300.00
[06/26 03:04:24    438s] (I)       Layer4  viaCost=200.00
[06/26 03:04:24    438s] (I)       Layer5  viaCost=200.00
[06/26 03:04:24    438s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:04:24    438s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:04:24    438s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:04:24    438s] (I)       Site width          :   460  (dbu)
[06/26 03:04:24    438s] (I)       Row height          :  2720  (dbu)
[06/26 03:04:24    438s] (I)       GCell width         :  2720  (dbu)
[06/26 03:04:24    438s] (I)       GCell height        :  2720  (dbu)
[06/26 03:04:24    438s] (I)       Grid                :   662   662     6
[06/26 03:04:24    438s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:04:24    438s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:04:24    438s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:04:24    438s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:04:24    438s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:04:24    438s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:04:24    438s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:04:24    438s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:04:24    438s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:04:24    438s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:04:24    438s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:04:24    438s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:04:24    438s] (I)       --------------------------------------------------------
[06/26 03:04:24    438s] 
[06/26 03:04:24    438s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:04:24    438s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[06/26 03:04:24    438s] (I)       NumUsedTracks:[06/26 03:04:24    438s] [NR-eGR] ============ Routing rule table ============
[06/26 03:04:24    438s] [NR-eGR] Rule id: 0  Nets: 301 
  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:04:24    438s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:24    438s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:04:24    438s] (I)       [06/26 03:04:24    438s] [NR-eGR] Rule id: 1  Nets: 0 
Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:04:24    438s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:24    438s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:24    438s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:04:24    438s] [NR-eGR] ========================================
[06/26 03:04:24    438s] [NR-eGR] 
[06/26 03:04:24    438s] (I)       blocked tracks on layer2 : = 1699609 / 3504628 (48.50%)
[06/26 03:04:24    438s] (I)       blocked tracks on layer3 : = 882296 / 2590406 (34.06%)
[06/26 03:04:24    438s] (I)       blocked tracks on layer4 : = 728130 / 1952900 (37.28%)
[06/26 03:04:24    438s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:04:24    438s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:04:24    438s] (I)       After initializing earlyGlobalRoute syMemory usage = 2182.1 MB
[06/26 03:04:24    438s] (I)       Loading and dumping file time : 0.73 seconds
[06/26 03:04:24    438s] (I)       ============= Initialization =============
[06/26 03:04:24    438s] (I)       totalPins=2097  totalGlobalPin=2089 (99.62%)
[06/26 03:04:24    438s] (I)       total 2D Cap : 2930883 = (1221199 H, 1709684 V)
[06/26 03:04:24    438s] (I)       ============  Phase 1a Route ============
[06/26 03:04:24    438s] [NR-eGR] Layer group 1: route 301 net(s) in layer range [3, 4]
[06/26 03:04:24    438s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:24    438s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=88
[06/26 03:04:24    438s] (I)       Usage: 11231 = (5615 H, 5616 V) = (0.46% H, 0.33% V) = (1.527e+04um H, 1.528e+04um V)
[06/26 03:04:24    438s] (I)       
[06/26 03:04:24    438s] (I)       ============  Phase 1b Route ============
[06/26 03:04:24    438s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:24    438s] (I)       Usage: 11227 = (5611 H, 5616 V) = (0.46% H, 0.33% V) = (1.526e+04um H, 1.528e+04um V)
[06/26 03:04:24    438s] (I)       
[06/26 03:04:24    438s] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.02% V. EstWL: 3.053744e+04um
[06/26 03:04:24    438s] (I)       ============  Phase 1c Route ============
[06/26 03:04:24    438s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:24    438s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:24    438s] (I)       Usage: 11245 = (5613 H, 5632 V) = (0.46% H, 0.33% V) = (1.527e+04um H, 1.532e+04um V)
[06/26 03:04:24    438s] (I)       
[06/26 03:04:24    438s] (I)       ============  Phase 1d Route ============
[06/26 03:04:25    438s] (I)       Phase 1d runs 0.09 seconds
[06/26 03:04:25    438s] (I)       Usage: 11397 = (5662 H, 5735 V) = (0.46% H, 0.34% V) = (1.540e+04um H, 1.560e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       ============  Phase 1e Route ============
[06/26 03:04:25    438s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:25    438s] (I)       Usage: 11397 = (5662 H, 5735 V) = (0.46% H, 0.34% V) = (1.540e+04um H, 1.560e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       ============  Phase 1f Route ============
[06/26 03:04:25    438s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.099984e+04um
[06/26 03:04:25    438s] [NR-eGR] 
[06/26 03:04:25    438s] (I)       Phase 1f runs 0.03 seconds
[06/26 03:04:25    438s] (I)       Usage: 11405 = (5663 H, 5742 V) = (0.46% H, 0.34% V) = (1.540e+04um H, 1.562e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       ============  Phase 1g Route ============
[06/26 03:04:25    438s] (I)       Usage: 11270 = (5571 H, 5699 V) = (0.46% H, 0.33% V) = (1.515e+04um H, 1.550e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       numNets=301  numFullyRipUpNets=89  numPartialRipUpNets=98 
[06/26 03:04:25    438s] [NR-eGR] Move 98 nets to layer range [3, 6]
[06/26 03:04:25    438s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:25    438s] (I)       total 2D Cap : 4519207 = (1353652 H, 3165555 V)
[06/26 03:04:25    438s] (I)       ============  Phase 1a Route ============
[06/26 03:04:25    438s] [NR-eGR] Layer group 2: route 98 net(s) in layer range [3, 6]
[06/26 03:04:25    438s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:25    438s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=52
[06/26 03:04:25    438s] (I)       Usage: 15143 = (7545 H, 7598 V) = (0.56% H, 0.24% V) = (2.052e+04um H, 2.067e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       ============  Phase 1b Route ============
[06/26 03:04:25    438s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:25    438s] (I)       Usage: 15143 = (7537 H, 7606 V) = (0.56% H, 0.24% V) = (2.050e+04um H, 2.069e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.018912e+04um
[06/26 03:04:25    438s] (I)       ============  Phase 1c Route ============
[06/26 03:04:25    438s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:25    438s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:25    438s] (I)       Usage: 15143 = (7537 H, 7606 V) = (0.56% H, 0.24% V) = (2.050e+04um H, 2.069e+04um V)
[06/26 03:04:25    438s] (I)       
[06/26 03:04:25    438s] (I)       ============  Phase 1d Route ============
[06/26 03:04:25    439s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:04:25    439s] (I)       Usage: 15254 = (7546 H, 7708 V) = (0.56% H, 0.24% V) = (2.053e+04um H, 2.097e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1e Route ============
[06/26 03:04:25    439s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:25    439s] (I)       Usage: 15254 = (7546 H, 7708 V) = (0.56% H, 0.24% V) = (2.053e+04um H, 2.097e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1f Route ============
[06/26 03:04:25    439s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.049104e+04um
[06/26 03:04:25    439s] [NR-eGR] 
[06/26 03:04:25    439s] (I)       Phase 1f runs 0.00 seconds
[06/26 03:04:25    439s] (I)       Usage: 15257 = (7542 H, 7715 V) = (0.56% H, 0.24% V) = (2.051e+04um H, 2.098e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1g Route ============
[06/26 03:04:25    439s] (I)       Usage: 15219 = (7505 H, 7714 V) = (0.55% H, 0.24% V) = (2.041e+04um H, 2.098e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       numNets=98  numFullyRipUpNets=1  numPartialRipUpNets=66 
[06/26 03:04:25    439s] [NR-eGR] Move 66 nets to layer range [2, 6]
[06/26 03:04:25    439s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:25    439s] (I)       total 2D Cap : 6330078 = (3164523 H, 3165555 V)
[06/26 03:04:25    439s] (I)       ============  Phase 1a Route ============
[06/26 03:04:25    439s] [NR-eGR] Layer group 3: route 66 net(s) in layer range [2, 6]
[06/26 03:04:25    439s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:25    439s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=103
[06/26 03:04:25    439s] (I)       Usage: 19743 = (9798 H, 9945 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.705e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1b Route ============
[06/26 03:04:25    439s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:25    439s] (I)       Usage: 19743 = (9798 H, 9945 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.705e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.221008e+04um
[06/26 03:04:25    439s] (I)       ============  Phase 1c Route ============
[06/26 03:04:25    439s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:25    439s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:25    439s] (I)       Usage: 19743 = (9798 H, 9945 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.705e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1d Route ============
[06/26 03:04:25    439s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:04:25    439s] (I)       Usage: 19743 = (9798 H, 9945 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.705e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1e Route ============
[06/26 03:04:25    439s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:25    439s] (I)       Usage: 19743 = (9798 H, 9945 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.705e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1f Route ============
[06/26 03:04:25    439s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.221008e+04um
[06/26 03:04:25    439s] [NR-eGR] 
[06/26 03:04:25    439s] (I)       Phase 1f runs 0.00 seconds
[06/26 03:04:25    439s] (I)       Usage: 19747 = (9798 H, 9949 V) = (0.31% H, 0.31% V) = (2.665e+04um H, 2.706e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       ============  Phase 1g Route ============
[06/26 03:04:25    439s] (I)       Usage: 19716 = (9766 H, 9950 V) = (0.31% H, 0.31% V) = (2.656e+04um H, 2.706e+04um V)
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:25    439s] (I)       
[06/26 03:04:25    439s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:04:25    439s] [NR-eGR]                        OverCon           OverCon            
[06/26 03:04:25    439s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/26 03:04:25    439s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[06/26 03:04:25    439s] [NR-eGR] ---------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:25    439s] [NR-eGR]    met1  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:25    439s] [NR-eGR]    met2  (3)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/26 03:04:25    439s] [NR-eGR]    met3  (4)        38( 0.01%)         1( 0.00%)   ( 0.01%) 
[06/26 03:04:25    439s] [NR-eGR]    met4  (5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:25    439s] [NR-eGR]    met5  (6)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:25    439s] [NR-eGR] ---------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR] Total               65( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/26 03:04:25    439s] [NR-eGR] 
[06/26 03:04:25    439s] (I)       Total Global Routing Runtime: 0.46 seconds
[06/26 03:04:25    439s] (I)       total 2D Cap : 6345055 = (3177882 H, 3167173 V)
[06/26 03:04:25    439s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 03:04:25    439s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 03:04:25    439s] (I)       ============= track Assignment ============
[06/26 03:04:25    439s] (I)       extract Global 3D Wires
[06/26 03:04:25    439s] (I)       Extract Global WL : time=0.00
[06/26 03:04:25    439s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:04:25    439s] (I)       Initialization real time=0.00 seconds
[06/26 03:04:25    439s] (I)       Run Multi-thread track assignment
[06/26 03:04:25    439s] (I)       Kernel real time=0.03 seconds
[06/26 03:04:25    439s] (I)       End Greedy Track Assignment
[06/26 03:04:25    439s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35537
[06/26 03:04:25    439s] [NR-eGR]   met1  (2H) length: 3.585029e+05um, number of vias: 57185
[06/26 03:04:25    439s] [NR-eGR]   met2  (3V) length: 4.187951e+05um, number of vias: 5568
[06/26 03:04:25    439s] [NR-eGR]   met3  (4H) length: 1.917450e+05um, number of vias: 3486
[06/26 03:04:25    439s] [NR-eGR]   met4  (5V) length: 1.712732e+05um, number of vias: 302
[06/26 03:04:25    439s] [NR-eGR]   met5  (6H) length: 1.123995e+04um, number of vias: 0
[06/26 03:04:25    439s] [NR-eGR] Total length: 1.151556e+06um, number of vias: 102078
[06/26 03:04:25    439s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR] Total eGR-routed clock nets wire length: 3.047462e+04um 
[06/26 03:04:25    439s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR] Report for selected net(s) only.
[06/26 03:04:25    439s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 2062
[06/26 03:04:25    439s] [NR-eGR]   met1  (2H) length: 4.750835e+03um, number of vias: 2366
[06/26 03:04:25    439s] [NR-eGR]   met2  (3V) length: 1.430906e+04um, number of vias: 905
[06/26 03:04:25    439s] [NR-eGR]   met3  (4H) length: 1.049453e+04um, number of vias: 135
[06/26 03:04:25    439s] [NR-eGR]   met4  (5V) length: 9.084600e+02um, number of vias: 2
[06/26 03:04:25    439s] [NR-eGR]   met5  (6H) length: 1.173000e+01um, number of vias: 0
[06/26 03:04:25    439s] [NR-eGR] Total length: 3.047461e+04um, number of vias: 5470
[06/26 03:04:25    439s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR] Total routed clock nets wire length: 3.047461e+04um, number of vias: 5470
[06/26 03:04:25    439s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:25    439s] [NR-eGR] End Peak syMemory usage = 2182.1 MB
[06/26 03:04:25    439s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.40 seconds
[06/26 03:04:25    439s]         Early Global Route - eGR only step done. (took cpu=0:00:01.5 real=0:00:01.5)
[06/26 03:04:25    439s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:25    439s] UM:                                                                   Early Global Route - eGR only step
[06/26 03:04:25    439s] Set FIXED routing status on 301 net(s)
[06/26 03:04:25    439s]       Routing using eGR only done.
[06/26 03:04:25    439s] Net route status summary:
[06/26 03:04:25    439s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=301, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:25    439s]   Non-clock: 17942 (unrouted=7733, trialRouted=10209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:25    439s] 
[06/26 03:04:25    439s] CCOPT: Done with clock implementation routing.
[06/26 03:04:25    439s] 
[06/26 03:04:25    439s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.6 real=0:00:01.6)
[06/26 03:04:25    439s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:25    439s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[06/26 03:04:25    439s]     Clock implementation routing done.
[06/26 03:04:25    439s]     Leaving CCOpt scope - extractRC...
[06/26 03:04:25    439s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[06/26 03:04:25    439s] Extraction called for design 'riscv_top' of instances=69755 and nets=18243 using extraction engine 'pre_route' .
[06/26 03:04:25    439s] pre_route RC Extraction called for design riscv_top.
[06/26 03:04:25    439s] RC Extraction called in multi-corner(2) mode.
[06/26 03:04:25    439s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:04:25    439s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:04:25    439s] RCMode: PreRoute
[06/26 03:04:25    439s]       RC Corner Indexes            0       1   
[06/26 03:04:25    439s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:04:25    439s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:25    439s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:25    439s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:25    439s] Shrink Factor                : 1.00000
[06/26 03:04:25    439s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:04:25    439s] Updating RC grid for preRoute extraction ...
[06/26 03:04:25    439s] Initializing multi-corner resistance tables ...
[06/26 03:04:25    439s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2182.148M)
[06/26 03:04:25    439s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[06/26 03:04:25    439s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:25    439s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:25    439s] UM:                                                                   Leaving CCOpt scope - extractRC
[06/26 03:04:25    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2182.1M
[06/26 03:04:25    439s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:25    439s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2182.1M
[06/26 03:04:25    439s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.122, REAL:0.124, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:       Starting CMU at level 4, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.243, REAL:0.244, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.243, REAL:0.244, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2182.1M
[06/26 03:04:26    439s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2182.1M
[06/26 03:04:26    440s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2182.1M
[06/26 03:04:26    440s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:2182.1M
[06/26 03:04:26    440s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2182.1MB).
[06/26 03:04:26    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.341, MEM:2182.1M
[06/26 03:04:26    440s]     Calling post conditioning for eGRPC...
[06/26 03:04:26    440s]       eGRPC...
[06/26 03:04:26    440s]         eGRPC active optimizations:
[06/26 03:04:26    440s]          - Move Down
[06/26 03:04:26    440s]          - Downsizing before DRV sizing
[06/26 03:04:26    440s]          - DRV fixing with cell sizing
[06/26 03:04:26    440s]          - Move to fanout
[06/26 03:04:26    440s]          - Cloning
[06/26 03:04:26    440s]         
[06/26 03:04:26    440s]         Currently running CTS, using active skew data
[06/26 03:04:26    440s]         Reset bufferability constraints...
[06/26 03:04:26    440s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/26 03:04:26    440s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:26    440s]         Rebuilding timing graph...
[06/26 03:04:26    440s] Topological Sorting (REAL = 0:00:00.0, MEM = 2182.1M, InitMEM = 2182.1M)
[06/26 03:04:26    440s]         Rebuilding timing graph done.
[06/26 03:04:26    440s] End AAE Lib Interpolated Model. (MEM=2182.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:26    440s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.6 real=0:00:00.2)
[06/26 03:04:26    440s]         Reset bufferability constraints done. (took cpu=0:00:00.6 real=0:00:00.2)
[06/26 03:04:26    440s]         Clock DAG stats eGRPC initial state:
[06/26 03:04:26    440s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:26    440s]           cell areas       : b=0.000um^2, i=3062.938um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3405.766um^2
[06/26 03:04:26    440s]           cell capacitance : b=0.000pF, i=3.915pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.982pF
[06/26 03:04:26    440s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:26    440s]           wire capacitance : top=0.000pF, trunk=1.897pF, leaf=2.144pF, total=4.040pF
[06/26 03:04:26    440s]           wire lengths     : top=0.000um, trunk=13890.525um, leaf=16584.090um, total=30474.615um
[06/26 03:04:26    440s]         Clock DAG net violations eGRPC initial state:
[06/26 03:04:26    440s]           Remaining Transition : {count=12, worst=[1.509ns, 1.330ns, 0.712ns, 0.712ns, 0.711ns, 0.696ns, 0.683ns, 0.658ns, 0.608ns, 0.584ns, ...]} avg=0.684ns sd=0.431ns sum=8.207ns
[06/26 03:04:26    440s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/26 03:04:26    440s]           Trunk : target=0.223ns count=129 avg=0.131ns sd=0.057ns min=0.032ns max=0.225ns {63 <= 0.134ns, 27 <= 0.178ns, 23 <= 0.201ns, 8 <= 0.212ns, 6 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:26    440s]           Leaf  : target=0.040ns count=10 avg=0.860ns sd=0.322ns min=0.624ns max=1.549ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:26    440s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.020ns min=0.059ns max=0.211ns {149 <= 0.134ns, 12 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:26    440s]         Clock DAG library cell distribution eGRPC initial state {count}:
[06/26 03:04:26    440s]            Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:26    440s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:26    440s]         Primary reporting skew group eGRPC initial state:
[06/26 03:04:26    440s]           skew_group clk/my_constraint_mode: insertion delay [min=1.158, max=1.424, avg=1.301, sd=0.058], skew [0.266 vs 0.262*], 99.6% {1.161, 1.422} (wid=0.288 ws=0.189) (gid=1.313 gs=0.284)
[06/26 03:04:26    440s]         Skew group summary eGRPC initial state:
[06/26 03:04:26    440s]           skew_group clk/my_constraint_mode: insertion delay [min=1.158, max=1.424, avg=1.301, sd=0.058], skew [0.266 vs 0.262*], 99.6% {1.161, 1.422} (wid=0.288 ws=0.189) (gid=1.313 gs=0.284)
[06/26 03:04:26    440s]         Clock network insertion delays are now [1.158ns, 1.424ns] average 1.301ns std.dev 0.058ns
[06/26 03:04:26    440s]         Moving buffers...
[06/26 03:04:26    440s]         Violation analysis...
[06/26 03:04:26    440s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[06/26 03:04:26    440s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:26    440s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:26    440s] UM:                                                                   Violation analysis
[06/26 03:04:26    440s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:26    440s]         
[06/26 03:04:26    440s]           Nodes to move:         10
[06/26 03:04:26    440s]           Processed:             10
[06/26 03:04:26    440s]           Moved (slew improved): 2
[06/26 03:04:26    440s]           Moved (slew fixed):    0
[06/26 03:04:26    440s]           Not moved:             8
[06/26 03:04:26    440s]         Clock DAG stats eGRPC after moving buffers:
[06/26 03:04:26    440s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:26    440s]           cell areas       : b=0.000um^2, i=3062.938um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3405.766um^2
[06/26 03:04:26    440s]           cell capacitance : b=0.000pF, i=3.915pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.982pF
[06/26 03:04:26    440s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:26    440s]           wire capacitance : top=0.000pF, trunk=1.923pF, leaf=2.119pF, total=4.042pF
[06/26 03:04:26    440s]           wire lengths     : top=0.000um, trunk=14111.245um, leaf=16363.370um, total=30474.615um
[06/26 03:04:26    440s]         Clock DAG net violations eGRPC after moving buffers:
[06/26 03:04:26    440s]           Remaining Transition : {count=12, worst=[1.329ns, 1.260ns, 0.712ns, 0.712ns, 0.711ns, 0.696ns, 0.683ns, 0.658ns, 0.608ns, 0.584ns, ...]} avg=0.663ns sd=0.392ns sum=7.957ns
[06/26 03:04:26    440s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[06/26 03:04:26    440s]           Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.225ns {63 <= 0.134ns, 27 <= 0.178ns, 23 <= 0.201ns, 8 <= 0.212ns, 6 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:26    440s]           Leaf  : target=0.040ns count=10 avg=0.835ns sd=0.267ns min=0.624ns max=1.369ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:26    440s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.020ns min=0.059ns max=0.211ns {149 <= 0.134ns, 12 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:26    440s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[06/26 03:04:26    440s]            Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 11 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:26    440s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:26    440s]         Primary reporting skew group eGRPC after moving buffers:
[06/26 03:04:26    440s]           skew_group clk/my_constraint_mode: insertion delay [min=1.158, max=1.424, avg=1.301, sd=0.058], skew [0.266 vs 0.262*], 99.6% {1.161, 1.422} (wid=0.224 ws=0.125) (gid=1.313 gs=0.284)
[06/26 03:04:26    440s]         Skew group summary eGRPC after moving buffers:
[06/26 03:04:26    440s]           skew_group clk/my_constraint_mode: insertion delay [min=1.158, max=1.424, avg=1.301, sd=0.058], skew [0.266 vs 0.262*], 99.6% {1.161, 1.422} (wid=0.224 ws=0.125) (gid=1.313 gs=0.284)
[06/26 03:04:26    440s]         Clock network insertion delays are now [1.158ns, 1.424ns] average 1.301ns std.dev 0.058ns
[06/26 03:04:26    440s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:26    440s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:26    440s] UM:                                                                   Moving buffers
[06/26 03:04:26    440s]         Initial Pass of Downsizing Clock Tree Cells...
[06/26 03:04:26    441s]         Artificially removing long paths...
[06/26 03:04:26    441s]           Artificially shortened 280 long paths. The largest offset applied was 0.065ns.
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           Skew Group Offsets:
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           ----------------------------------------------------------------------------------------------------
[06/26 03:04:26    441s]           Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
[06/26 03:04:26    441s]                                     Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[06/26 03:04:26    441s]           ----------------------------------------------------------------------------------------------------
[06/26 03:04:26    441s]           clk/my_constraint_mode    1496       280       18.717%      0.065ns       1.424ns         1.359ns
[06/26 03:04:26    441s]           ----------------------------------------------------------------------------------------------------
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           Offsets Histogram:
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           -------------------------------
[06/26 03:04:26    441s]           From (ns)    To (ns)      Count
[06/26 03:04:26    441s]           -------------------------------
[06/26 03:04:26    441s]           below          0.000        1
[06/26 03:04:26    441s]             0.000        0.010       31
[06/26 03:04:26    441s]             0.010        0.020       23
[06/26 03:04:26    441s]             0.020        0.030       75
[06/26 03:04:26    441s]             0.030        0.040       86
[06/26 03:04:26    441s]             0.040        0.050       27
[06/26 03:04:26    441s]             0.050        0.060        7
[06/26 03:04:26    441s]             0.060      and above     30
[06/26 03:04:26    441s]           -------------------------------
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           Mean=0.032ns Median=0.033ns Std.Dev=0.016ns
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           
[06/26 03:04:26    441s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:26    441s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:26    441s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:26    441s]         Modifying slew-target multiplier from 1 to 0.9
[06/26 03:04:26    441s]         Downsizing prefiltering...
[06/26 03:04:26    441s]         Downsizing prefiltering done.
[06/26 03:04:26    441s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:27    441s]         DoDownSizing Summary : numSized = 5, numUnchanged = 250, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 46, numSkippedDueToCloseToSkewTarget = 0
[06/26 03:04:27    441s]         CCOpt-eGRPC Downsizing: considered: 255, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 254, unsuccessful: 0, sized: 5
[06/26 03:04:27    441s]         Downsizing prefiltering...
[06/26 03:04:27    441s]         Downsizing prefiltering done.
[06/26 03:04:27    441s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:27    441s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[06/26 03:04:27    441s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[06/26 03:04:27    441s]         Reverting slew-target multiplier from 0.9 to 1
[06/26 03:04:27    441s]         Reverting Artificially removing long paths...
[06/26 03:04:27    441s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[06/26 03:04:27    441s]           {clk/my_constraint_mode,WC: 1.401 -> 1.422}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[06/26 03:04:27    441s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/26 03:04:27    441s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:27    441s]         Clock DAG stats eGRPC after downsizing:
[06/26 03:04:27    441s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:27    441s]           cell areas       : b=0.000um^2, i=3000.378um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3343.206um^2
[06/26 03:04:27    441s]           cell capacitance : b=0.000pF, i=3.828pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.894pF
[06/26 03:04:27    441s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:27    441s]           wire capacitance : top=0.000pF, trunk=1.923pF, leaf=2.119pF, total=4.042pF
[06/26 03:04:27    441s]           wire lengths     : top=0.000um, trunk=14111.245um, leaf=16363.370um, total=30474.615um
[06/26 03:04:27    441s]         Clock DAG net violations eGRPC after downsizing:
[06/26 03:04:27    441s]           Remaining Transition : {count=12, worst=[1.329ns, 1.260ns, 0.712ns, 0.712ns, 0.711ns, 0.696ns, 0.683ns, 0.658ns, 0.608ns, 0.584ns, ...]} avg=0.663ns sd=0.392ns sum=7.957ns
[06/26 03:04:27    441s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[06/26 03:04:27    441s]           Trunk : target=0.223ns count=129 avg=0.133ns sd=0.057ns min=0.032ns max=0.225ns {61 <= 0.134ns, 29 <= 0.178ns, 22 <= 0.201ns, 9 <= 0.212ns, 6 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:27    441s]           Leaf  : target=0.040ns count=10 avg=0.835ns sd=0.267ns min=0.624ns max=1.369ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:27    441s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.020ns min=0.059ns max=0.211ns {149 <= 0.134ns, 12 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:27    441s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[06/26 03:04:27    441s]            Invs: sky130_fd_sc_hd__clkinv_16: 20 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 248 
[06/26 03:04:27    441s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:27    441s]         Primary reporting skew group eGRPC after downsizing:
[06/26 03:04:27    441s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.297, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.224 ws=0.125) (gid=1.313 gs=0.322)
[06/26 03:04:27    441s]         Skew group summary eGRPC after downsizing:
[06/26 03:04:27    441s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.297, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.224 ws=0.125) (gid=1.313 gs=0.322)
[06/26 03:04:27    441s]         Clock network insertion delays are now [1.120ns, 1.422ns] average 1.297ns std.dev 0.064ns
[06/26 03:04:27    441s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
[06/26 03:04:27    441s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:27    441s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[06/26 03:04:27    441s]         Fixing DRVs...
[06/26 03:04:27    441s]         Fixing clock tree DRVs: .Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__sdlclkp_1/GCLK using a timing arc from cell sky130_fd_sc_hd__sdlclkp_2
[06/26 03:04:27    441s]         ..20% ...40% ...60% ...80% ...100% 
[06/26 03:04:27    441s]         CCOpt-eGRPC: considered: 301, tested: 301, violation detected: 12, violation ignored (due to small violation): 1, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 1
[06/26 03:04:27    441s]         
[06/26 03:04:27    441s]         PRO Statistics: Fix DRVs (cell sizing):
[06/26 03:04:27    441s]         =======================================
[06/26 03:04:27    441s]         
[06/26 03:04:27    441s]         Cell changes by Net Type:
[06/26 03:04:27    441s]         
[06/26 03:04:27    441s]         ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s]         Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[06/26 03:04:27    441s]         ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s]         top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[06/26 03:04:27    441s]         trunk              1 (9.1%)            0                    0            0                    0 (0.0%)             1 (10.0%)
[06/26 03:04:27    441s]         leaf              10 (90.9%)           1 (100.0%)           0            0                    1 (100.0%)           9 (90.0%)
[06/26 03:04:27    441s]         ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s]         Total             11 (100%)            1 (100%)      -            -                           1 (100%)            10 (100%)
[06/26 03:04:27    441s]         ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s]         
[06/26 03:04:27    441s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 13.763um^2 (0.412%)
[06/26 03:04:27    441s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/26 03:04:27    441s]         
[06/26 03:04:27    441s]         Clock DAG stats eGRPC after DRV fixing:
[06/26 03:04:27    441s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:27    441s]           cell areas       : b=0.000um^2, i=3014.141um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3356.970um^2
[06/26 03:04:27    441s]           cell capacitance : b=0.000pF, i=3.847pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.914pF
[06/26 03:04:27    441s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:27    441s]           wire capacitance : top=0.000pF, trunk=1.923pF, leaf=2.119pF, total=4.042pF
[06/26 03:04:27    441s]           wire lengths     : top=0.000um, trunk=14111.245um, leaf=16363.370um, total=30474.615um
[06/26 03:04:27    441s]         Clock DAG net violations eGRPC after DRV fixing:
[06/26 03:04:27    441s]           Remaining Transition : {count=12, worst=[1.260ns, 0.730ns, 0.712ns, 0.712ns, 0.711ns, 0.696ns, 0.683ns, 0.658ns, 0.608ns, 0.584ns, ...]} avg=0.613ns sd=0.333ns sum=7.357ns
[06/26 03:04:27    441s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[06/26 03:04:27    441s]           Trunk : target=0.223ns count=129 avg=0.133ns sd=0.057ns min=0.032ns max=0.225ns {61 <= 0.134ns, 28 <= 0.178ns, 23 <= 0.201ns, 9 <= 0.212ns, 6 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:27    441s]           Leaf  : target=0.040ns count=10 avg=0.775ns sd=0.190ns min=0.624ns max=1.300ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:27    441s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.020ns min=0.059ns max=0.211ns {149 <= 0.134ns, 12 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:27    441s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[06/26 03:04:27    441s]            Invs: sky130_fd_sc_hd__clkinv_16: 21 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 248 
[06/26 03:04:27    441s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:27    441s]         Primary reporting skew group eGRPC after DRV fixing:
[06/26 03:04:27    441s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.296, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.205 ws=0.106) (gid=1.313 gs=0.352)
[06/26 03:04:27    441s]         Skew group summary eGRPC after DRV fixing:
[06/26 03:04:27    441s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.296, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.205 ws=0.106) (gid=1.313 gs=0.352)
[06/26 03:04:27    441s]         Clock network insertion delays are now [1.120ns, 1.422ns] average 1.296ns std.dev 0.064ns
[06/26 03:04:27    441s]         Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:27    441s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:27    441s] UM:                                                                   Fixing DRVs
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] Slew Diagnostics: After DRV fixing
[06/26 03:04:27    441s] ==================================
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] Global Causes:
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] -------------------------------------
[06/26 03:04:27    441s] Cause
[06/26 03:04:27    441s] -------------------------------------
[06/26 03:04:27    441s] DRV fixing with buffering is disabled
[06/26 03:04:27    441s] -------------------------------------
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] Top 5 overslews:
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] ---------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s] Overslew    Causes                                                       Driving Pin
[06/26 03:04:27    441s] ---------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s] 1.260ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_8)     mem/icache/CTS_ccl_a_inv_00232/Y
[06/26 03:04:27    441s] 0.730ns     Gate sizing inadequate                                       mem/icache/CTS_ccl_a_inv_00224/Y
[06/26 03:04:27    441s] 0.712ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00220/Y
[06/26 03:04:27    441s] 0.712ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00228/Y
[06/26 03:04:27    441s] 0.711ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00248/Y
[06/26 03:04:27    441s] ---------------------------------------------------------------------------------------------------------
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] Slew diagnostics counts from the 12 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] Cause                                       Occurences
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] Inst already optimally sized                    10
[06/26 03:04:27    441s] Gate sizing inadequate                           1
[06/26 03:04:27    441s] Violation below threshold for DRV sizing         1
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] Violation diagnostics counts from the 12 nodes that have violations:
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] Cause                                       Occurences
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] Inst already optimally sized                    10
[06/26 03:04:27    441s] Gate sizing inadequate                           1
[06/26 03:04:27    441s] Violation below threshold for DRV sizing         1
[06/26 03:04:27    441s] ------------------------------------------------------
[06/26 03:04:27    441s] 
[06/26 03:04:27    441s]         Reconnecting optimized routes...
[06/26 03:04:27    441s]         Reset timing graph...
[06/26 03:04:27    441s] Ignoring AAE DB Resetting ...
[06/26 03:04:27    441s]         Reset timing graph done.
[06/26 03:04:27    441s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:27    441s]         Violation analysis...
[06/26 03:04:27    441s]         Analysising clock tree DRVs: Rebuilding timing graph...
[06/26 03:04:27    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 2150.1M, InitMEM = 2150.1M)
[06/26 03:04:27    442s]         Rebuilding timing graph done.
[06/26 03:04:27    442s] End AAE Lib Interpolated Model. (MEM=2150.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:27    442s]         Analysising clock tree DRVs: Done
[06/26 03:04:27    442s]         Violation analysis done. (took cpu=0:00:00.6 real=0:00:00.2)
[06/26 03:04:27    442s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:27    442s] UM:                                                                   Violation analysis
[06/26 03:04:27    442s]         Moving clock insts towards fanout...
[06/26 03:04:27    442s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[06/26 03:04:27    442s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:28    442s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:28    442s] UM:                                                                   Moving clock insts towards fanout
[06/26 03:04:28    442s] Clock instances to consider for cloning: 0
[06/26 03:04:28    442s]         Reset timing graph...
[06/26 03:04:28    442s] Ignoring AAE DB Resetting ...
[06/26 03:04:28    442s]         Reset timing graph done.
[06/26 03:04:28    442s]         Set dirty flag on 299 insts, 598 nets
[06/26 03:04:28    442s]         Rebuilding timing graph...
[06/26 03:04:28    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2150.1M, InitMEM = 2150.1M)
[06/26 03:04:28    443s]         Rebuilding timing graph done.
[06/26 03:04:28    443s] End AAE Lib Interpolated Model. (MEM=2150.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:28    443s]         Clock DAG stats before routing clock trees:
[06/26 03:04:28    443s]           cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:28    443s]           cell areas       : b=0.000um^2, i=3014.141um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3356.970um^2
[06/26 03:04:28    443s]           cell capacitance : b=0.000pF, i=3.847pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.914pF
[06/26 03:04:28    443s]           sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:28    443s]           wire capacitance : top=0.000pF, trunk=1.923pF, leaf=2.119pF, total=4.042pF
[06/26 03:04:28    443s]           wire lengths     : top=0.000um, trunk=14117.785um, leaf=16366.810um, total=30484.595um
[06/26 03:04:28    443s]         Clock DAG net violations before routing clock trees:
[06/26 03:04:28    443s]           Remaining Transition : {count=12, worst=[1.260ns, 0.730ns, 0.712ns, 0.712ns, 0.711ns, 0.696ns, 0.683ns, 0.658ns, 0.608ns, 0.584ns, ...]} avg=0.613ns sd=0.333ns sum=7.357ns
[06/26 03:04:28    443s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/26 03:04:28    443s]           Trunk : target=0.223ns count=129 avg=0.133ns sd=0.057ns min=0.032ns max=0.225ns {61 <= 0.134ns, 28 <= 0.178ns, 23 <= 0.201ns, 9 <= 0.212ns, 6 <= 0.223ns} {2 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:28    443s]           Leaf  : target=0.040ns count=10 avg=0.775ns sd=0.190ns min=0.624ns max=1.300ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:28    443s]           Leaf  : target=0.223ns count=162 avg=0.114ns sd=0.020ns min=0.059ns max=0.211ns {149 <= 0.134ns, 12 <= 0.178ns, 0 <= 0.201ns, 1 <= 0.212ns, 0 <= 0.223ns}
[06/26 03:04:28    443s]         Clock DAG library cell distribution before routing clock trees {count}:
[06/26 03:04:28    443s]            Invs: sky130_fd_sc_hd__clkinv_16: 21 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 248 
[06/26 03:04:28    443s]            ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:28    443s]         Primary reporting skew group before routing clock trees:
[06/26 03:04:28    443s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.296, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.205 ws=0.106) (gid=1.313 gs=0.352)
[06/26 03:04:28    443s]         Skew group summary before routing clock trees:
[06/26 03:04:28    443s]           skew_group clk/my_constraint_mode: insertion delay [min=1.120, max=1.422, avg=1.296, sd=0.064], skew [0.302 vs 0.262*], 97.3% {1.149, 1.411} (wid=0.205 ws=0.106) (gid=1.313 gs=0.352)
[06/26 03:04:28    443s]         Clock network insertion delays are now [1.120ns, 1.422ns] average 1.296ns std.dev 0.064ns
[06/26 03:04:28    443s]       eGRPC done.
[06/26 03:04:28    443s]     Calling post conditioning for eGRPC done.
[06/26 03:04:28    443s]   eGR Post Conditioning loop iteration 0 done.
[06/26 03:04:28    443s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/26 03:04:28    443s]   ClockRefiner...
[06/26 03:04:28    443s] Assigned high priority to 0 cells.
[06/26 03:04:28    443s]   Performing Single Pass Refine Place.
[06/26 03:04:28    443s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2155.7M
[06/26 03:04:28    443s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:28    443s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2155.7M
[06/26 03:04:28    443s] Info: 300 insts are soft-fixed.
[06/26 03:04:28    443s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.191, REAL:0.193, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Starting CMU at level 5, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:         Finished CMU at level 5, CPU:0.011, REAL:0.008, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.343, REAL:0.344, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.343, REAL:0.344, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:2155.7M
[06/26 03:04:28    443s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2155.7MB).
[06/26 03:04:28    443s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.450, REAL:0.452, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.450, REAL:0.452, MEM:2155.7M
[06/26 03:04:28    443s] OPERPROF: Starting RefinePlace at level 1, MEM:2155.7M
[06/26 03:04:28    443s] *** Starting place_detail (0:07:24 mem=2155.7M) ***
[06/26 03:04:28    443s] Total net bbox length = 1.050e+06 (5.096e+05 5.401e+05) (ext = 2.433e+05)
[06/26 03:04:29    443s] Info: 300 insts are soft-fixed.
[06/26 03:04:29    443s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:29    444s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:04:29    444s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:29    444s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2155.7M
[06/26 03:04:29    444s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2155.7M
[06/26 03:04:29    444s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2155.7M
[06/26 03:04:29    444s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2155.7M
[06/26 03:04:29    444s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2155.7M
[06/26 03:04:29    444s] Starting refinePlace ...
[06/26 03:04:29    444s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:04:29    444s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2155.7MB) @(0:07:24 - 0:07:25).
[06/26 03:04:29    444s] Move report: preRPlace moves 41 insts, mean move: 2.34 um, max move: 6.40 um
[06/26 03:04:29    444s] 	Max move on inst (mem/icache/FE_OFC1299_meta_dv_tag_in_4): (612.72, 1188.64) --> (609.04, 1185.92)
[06/26 03:04:29    444s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_2
[06/26 03:04:29    444s] wireLenOptFixPriorityInst 1486 inst fixed
[06/26 03:04:29    444s] 
[06/26 03:04:29    444s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:04:29    445s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:29    445s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2155.7MB) @(0:07:25 - 0:07:25).
[06/26 03:04:29    445s] Move report: Detail placement moves 41 insts, mean move: 2.34 um, max move: 6.40 um
[06/26 03:04:29    445s] 	Max move on inst (mem/icache/FE_OFC1299_meta_dv_tag_in_4): (612.72, 1188.64) --> (609.04, 1185.92)
[06/26 03:04:29    445s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2155.7MB
[06/26 03:04:29    445s] Statistics of distance of Instance movement in refine placement:
[06/26 03:04:29    445s]   maximum (X+Y) =         6.40 um
[06/26 03:04:29    445s]   inst (mem/icache/FE_OFC1299_meta_dv_tag_in_4) with max move: (612.72, 1188.64) -> (609.04, 1185.92)
[06/26 03:04:29    445s]   mean    (X+Y) =         2.34 um
[06/26 03:04:29    445s] Summary Report:
[06/26 03:04:29    445s] Instances move: 41 (out of 10052 movable)
[06/26 03:04:29    445s] Instances flipped: 0
[06/26 03:04:29    445s] Mean displacement: 2.34 um
[06/26 03:04:29    445s] Max displacement: 6.40 um (Instance: mem/icache/FE_OFC1299_meta_dv_tag_in_4) (612.72, 1188.64) -> (609.04, 1185.92)
[06/26 03:04:29    445s] Total instances moved : 41
[06/26 03:04:29    445s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_2
[06/26 03:04:29    445s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.006, REAL:0.755, MEM:2155.7M
[06/26 03:04:29    445s] Total net bbox length = 1.050e+06 (5.097e+05 5.401e+05) (ext = 2.433e+05)
[06/26 03:04:29    445s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2155.7MB
[06/26 03:04:29    445s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2155.7MB) @(0:07:24 - 0:07:25).
[06/26 03:04:29    445s] *** Finished place_detail (0:07:25 mem=2155.7M) ***
[06/26 03:04:29    445s] OPERPROF: Finished RefinePlace at level 1, CPU:1.198, REAL:0.949, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.7M
[06/26 03:04:29    445s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:29    445s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:29    445s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.129, REAL:0.130, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Starting CMU at level 4, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.267, REAL:0.267, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.267, REAL:0.267, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2155.7M
[06/26 03:04:30    445s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2155.7MB).
[06/26 03:04:30    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.373, REAL:0.374, MEM:2155.7M
[06/26 03:04:30    445s] Moved 0 and flipped 0 of 300 clock instances (excluding sinks) during refinement
[06/26 03:04:30    445s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/26 03:04:30    445s] Moved 0 and flipped 0 of 1496 clock sinks during refinement.
[06/26 03:04:30    445s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/26 03:04:30    445s]   Moved 0, flipped 0 and cell swapped 0 of 1796 clock instance(s) during refinement.
[06/26 03:04:30    445s]   The largest move was 0 microns for .
[06/26 03:04:30    445s] Revert refine place priority changes on 0 cells.
[06/26 03:04:30    445s]   ClockRefiner done. (took cpu=0:00:02.1 real=0:00:01.8)
[06/26 03:04:30    445s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:30    445s] UM:                                                                   ClockRefiner
[06/26 03:04:30    445s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:07.7 real=0:00:06.4)
[06/26 03:04:30    445s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:30    445s] UM:                                                                   CCOpt::Phase::eGRPC
[06/26 03:04:30    445s]   CCOpt::Phase::Routing...
[06/26 03:04:30    445s]   Clock implementation routing...
[06/26 03:04:30    445s]     Leaving CCOpt scope - Routing Tools...
[06/26 03:04:30    445s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2155.7M
[06/26 03:04:30    445s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2155.7M
[06/26 03:04:30    445s] Net route status summary:
[06/26 03:04:30    445s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=301, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:30    445s]   Non-clock: 17942 (unrouted=7733, trialRouted=10209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:30    445s]     Routing using eGR in eGR->NR Step...
[06/26 03:04:30    445s]       Early Global Route - eGR->NR step...
[06/26 03:04:30    445s] (ccopt eGR): There are 301 nets for routing of which 301 have one or more fixed wires.
[06/26 03:04:30    445s] (ccopt eGR): Start to route 301 all nets
[06/26 03:04:30    445s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:04:30    445s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:04:30    445s] [PSP]    Started earlyGlobalRoute kernel
[06/26 03:04:30    445s] [PSP]    Initial Peak syMemory usage = 2146.1 MB
[06/26 03:04:30    445s] (I)       Reading DB...
[06/26 03:04:30    445s] (I)       Read data from FE... (mem=2146.1M)
[06/26 03:04:30    445s] (I)       Read nodes and places... (mem=2146.1M)
[06/26 03:04:30    445s] (I)       Done Read nodes and places (cpu=0.076s, mem=2146.1M)
[06/26 03:04:30    445s] (I)       Read nets... (mem=2146.1M)
[06/26 03:04:30    445s] (I)       Done Read nets (cpu=0.032s, mem=2146.1M)
[06/26 03:04:30    445s] (I)       Done Read data from FE (cpu=0.108s, mem=2146.1M)
[06/26 03:04:30    445s] (I)       before initializing RouteDB syMemory usage = 2146.1 MB
[06/26 03:04:30    445s] (I)       congestionReportName   : 
[06/26 03:04:30    445s] (I)       layerRangeFor2DCongestion : 
[06/26 03:04:30    445s] (I)       buildTerm2TermWires    : 1
[06/26 03:04:30    445s] (I)       doTrackAssignment      : 1
[06/26 03:04:30    445s] (I)       dumpBookshelfFiles     : 0
[06/26 03:04:30    445s] (I)       numThreads             : 4
[06/26 03:04:30    445s] (I)       bufferingAwareRouting  : false
[06/26 03:04:30    445s] (I)       honorPin               : false
[06/26 03:04:30    445s] (I)       honorPinGuide          : true
[06/26 03:04:30    445s] (I)       honorPartition         : false
[06/26 03:04:30    445s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:04:30    445s] (I)       allowPartitionCrossover: false
[06/26 03:04:30    445s] (I)       honorSingleEntry       : true
[06/26 03:04:30    445s] (I)       honorSingleEntryStrong : true
[06/26 03:04:30    445s] (I)       handleViaSpacingRule   : false
[06/26 03:04:30    445s] (I)       [06/26 03:04:30    445s] [NR-eGR] honorMsvRouteConstraint: false
handleEolSpacingRule   : true
[06/26 03:04:30    445s] (I)       PDConstraint           : none
[06/26 03:04:30    445s] (I)       expBetterNDRHandling   : true
[06/26 03:04:30    445s] (I)       routingEffortLevel     : 10000
[06/26 03:04:30    445s] (I)       effortLevel            : standard
[06/26 03:04:30    445s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:04:30    445s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:04:30    445s] (I)       [06/26 03:04:30    445s] [NR-eGR] minRouteLayer          : 2
[06/26 03:04:30    445s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[06/26 03:04:30    445s] (I)       numRowsPerGCell        : 1
[06/26 03:04:30    445s] (I)       speedUpLargeDesign     : 0
[06/26 03:04:30    445s] (I)       multiThreadingTA       : 1
[06/26 03:04:30    445s] (I)       optimizationMode       : false
[06/26 03:04:30    445s] (I)       routeSecondPG          : false
[06/26 03:04:30    445s] (I)       scenicRatioForLayerRelax: 1.25
[06/26 03:04:30    445s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:04:30    445s] (I)       punchThroughDistance   : 500.00
[06/26 03:04:30    445s] (I)       scenicBound            : 3.00
[06/26 03:04:30    445s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:04:30    445s] (I)       source-to-sink ratio   : 0.30
[06/26 03:04:30    445s] (I)       targetCongestionRatioH : 1.00
[06/26 03:04:30    445s] (I)       targetCongestionRatioV : 1.00
[06/26 03:04:30    445s] (I)       layerCongestionRatio   : 1.00
[06/26 03:04:30    445s] (I)       m1CongestionRatio      : 0.10
[06/26 03:04:30    445s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:04:30    445s] (I)       localRouteEffort       : 1.00
[06/26 03:04:30    445s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:04:30    445s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:04:30    445s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:04:30    445s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:04:30    445s] (I)       routeVias              : 
[06/26 03:04:30    445s] (I)       readTROption           : true
[06/26 03:04:30    445s] (I)       extraSpacingFactor     : 1.00
[06/26 03:04:30    445s] (I)       routeSelectedNetsOnly  : true
[06/26 03:04:30    445s] (I)       clkNetUseMaxDemand     : false
[06/26 03:04:30    445s] (I)       extraDemandForClocks   : 0
[06/26 03:04:30    445s] (I)       steinerRemoveLayers    : false
[06/26 03:04:30    445s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:04:30    445s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:04:30    445s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:04:30    445s] (I)       similarTopologyRoutingFast : false
[06/26 03:04:30    445s] (I)       spanningTreeRefinement : true
[06/26 03:04:30    445s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:04:30    445s] (I)       starting read tracks
[06/26 03:04:30    445s] (I)       build grid graph
[06/26 03:04:30    445s] (I)       build grid graph start
[06/26 03:04:30    445s] (I)       build grid graph end
[06/26 03:04:30    445s] (I)       [06/26 03:04:30    445s] [NR-eGR] li1 has no routable track
[06/26 03:04:30    445s] [NR-eGR] met1 has single uniform track structure
[06/26 03:04:30    445s] [NR-eGR] met2 has single uniform track structure
[06/26 03:04:30    445s] [NR-eGR] met3 has single uniform track structure
[06/26 03:04:30    445s] [NR-eGR] met4 has single uniform track structure
[06/26 03:04:30    445s] [NR-eGR] met5 has single uniform track structure
merge level 0
[06/26 03:04:30    445s] (I)       numViaLayers=6
[06/26 03:04:30    445s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:30    445s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:04:30    445s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:04:30    445s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:30    445s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:30    445s] (I)       end build via table
[06/26 03:04:30    446s] [NR-eGR] Read 142919 PG shapes in 0.013 seconds
[06/26 03:04:30    446s] 
[06/26 03:04:30    446s] [NR-eGR] numRoutingBlks=0 numInstBlks=150925 numPGBlocks=142919 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:04:30    446s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/26 03:04:30    446s] (I)       readDataFromPlaceDB
[06/26 03:04:30    446s] (I)       Read net information..
[06/26 03:04:30    446s] (I)       Read testcase time = 0.000 seconds
[06/26 03:04:30    446s] 
[06/26 03:04:30    446s] [NR-eGR] Read numTotalNets=10543  numIgnoredNets=10242
[06/26 03:04:30    446s] [NR-eGR] Connected 0 must-join pins/ports
[06/26 03:04:30    446s] (I)       read default dcut vias
[06/26 03:04:30    446s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:30    446s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:04:30    446s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:04:30    446s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:30    446s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:30    446s] (I)       early_global_route_priority property id does not exist.
[06/26 03:04:30    446s] (I)       build grid graph start
[06/26 03:04:30    446s] (I)       build grid graph end
[06/26 03:04:30    446s] (I)       Model blockage into capacity
[06/26 03:04:30    446s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:04:31    446s] (I)       Modeling time = 0.353 seconds
[06/26 03:04:31    446s] 
[06/26 03:04:31    446s] (I)       Moved 59 terms for better access 
[06/26 03:04:31    446s] (I)       Number of ignored nets = 0
[06/26 03:04:31    446s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:04:31    446s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:04:31    446s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:04:31    446s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:04:31    446s] [NR-eGR] There are 301 clock nets ( 301 with NDR ).
[06/26 03:04:31    446s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2226.1 MB
[06/26 03:04:31    446s] (I)       Ndr track 0 does not exist
[06/26 03:04:31    446s] (I)       Ndr track 0 does not exist
[06/26 03:04:31    446s] (I)       Layer1  viaCost=200.00
[06/26 03:04:31    446s] (I)       Layer2  viaCost=200.00
[06/26 03:04:31    446s] (I)       Layer3  viaCost=300.00
[06/26 03:04:31    446s] (I)       Layer4  viaCost=200.00
[06/26 03:04:31    446s] (I)       Layer5  viaCost=200.00
[06/26 03:04:31    446s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:04:31    446s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:04:31    446s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:04:31    446s] (I)       Site width          :   460  (dbu)
[06/26 03:04:31    446s] (I)       Row height          :  2720  (dbu)
[06/26 03:04:31    446s] (I)       GCell width         :  2720  (dbu)
[06/26 03:04:31    446s] (I)       GCell height        :  2720  (dbu)
[06/26 03:04:31    446s] (I)       Grid                :   662   662     6
[06/26 03:04:31    446s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:04:31    446s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:04:31    446s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:04:31    446s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:04:31    446s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:04:31    446s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:04:31    446s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:04:31    446s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:04:31    446s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:04:31    446s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:04:31    446s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:04:31    446s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:04:31    446s] (I)       --------------------------------------------------------
[06/26 03:04:31    446s] 
[06/26 03:04:31    446s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:04:31    446s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[06/26 03:04:31    446s] (I)       NumUsedTracks:  L1=2[06/26 03:04:31    446s] [NR-eGR] ============ Routing rule table ============
[06/26 03:04:31    446s] [NR-eGR] Rule id: 0  Nets: 301 
  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:04:31    446s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:31    446s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:04:31    446s] (I)       [06/26 03:04:31    446s] [NR-eGR] Rule id: 1  Nets: 0 
Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:04:31    446s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:31    446s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:31    446s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:04:31    446s] [NR-eGR] ========================================
[06/26 03:04:31    446s] [NR-eGR] 
[06/26 03:04:31    446s] (I)       blocked tracks on layer2 : = 1699593 / 3504628 (48.50%)
[06/26 03:04:31    446s] (I)       blocked tracks on layer3 : = 882296 / 2590406 (34.06%)
[06/26 03:04:31    446s] (I)       blocked tracks on layer4 : = 728130 / 1952900 (37.28%)
[06/26 03:04:31    446s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:04:31    446s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:04:31    446s] (I)       After initializing earlyGlobalRoute syMemory usage = 2226.1 MB
[06/26 03:04:31    446s] (I)       Loading and dumping file time : 0.79 seconds
[06/26 03:04:31    446s] (I)       ============= Initialization =============
[06/26 03:04:31    446s] (I)       totalPins=2097  totalGlobalPin=2089 (99.62%)
[06/26 03:04:31    446s] (I)       total 2D Cap : 2930883 = (1221199 H, 1709684 V)
[06/26 03:04:31    446s] (I)       ============  Phase 1a Route ============
[06/26 03:04:31    446s] [NR-eGR] Layer group 1: route 301 net(s) in layer range [3, 4]
[06/26 03:04:31    446s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:31    446s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=87
[06/26 03:04:31    446s] (I)       Usage: 11193 = (5617 H, 5576 V) = (0.46% H, 0.33% V) = (1.528e+04um H, 1.517e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1b Route ============
[06/26 03:04:31    446s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 11189 = (5613 H, 5576 V) = (0.46% H, 0.33% V) = (1.527e+04um H, 1.517e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.02% V. EstWL: 3.043408e+04um
[06/26 03:04:31    446s] (I)       ============  Phase 1c Route ============
[06/26 03:04:31    446s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:31    446s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:31    446s] (I)       Usage: 11207 = (5615 H, 5592 V) = (0.46% H, 0.33% V) = (1.527e+04um H, 1.521e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1d Route ============
[06/26 03:04:31    446s] (I)       Phase 1d runs 0.11 seconds
[06/26 03:04:31    446s] (I)       Usage: 11359 = (5664 H, 5695 V) = (0.46% H, 0.33% V) = (1.541e+04um H, 1.549e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1e Route ============
[06/26 03:04:31    446s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 11359 = (5664 H, 5695 V) = (0.46% H, 0.33% V) = (1.541e+04um H, 1.549e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1f Route ============
[06/26 03:04:31    446s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.089648e+04um
[06/26 03:04:31    446s] [NR-eGR] 
[06/26 03:04:31    446s] (I)       Phase 1f runs 0.03 seconds
[06/26 03:04:31    446s] (I)       Usage: 11367 = (5665 H, 5702 V) = (0.46% H, 0.33% V) = (1.541e+04um H, 1.551e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1g Route ============
[06/26 03:04:31    446s] (I)       Usage: 11232 = (5573 H, 5659 V) = (0.46% H, 0.33% V) = (1.516e+04um H, 1.539e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       numNets=301  numFullyRipUpNets=89  numPartialRipUpNets=98 
[06/26 03:04:31    446s] [NR-eGR] Move 98 nets to layer range [3, 6]
[06/26 03:04:31    446s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:31    446s] (I)       total 2D Cap : 4519207 = (1353652 H, 3165555 V)
[06/26 03:04:31    446s] (I)       ============  Phase 1a Route ============
[06/26 03:04:31    446s] [NR-eGR] Layer group 2: route 98 net(s) in layer range [3, 6]
[06/26 03:04:31    446s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:31    446s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=52
[06/26 03:04:31    446s] (I)       Usage: 15105 = (7547 H, 7558 V) = (0.56% H, 0.24% V) = (2.053e+04um H, 2.056e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1b Route ============
[06/26 03:04:31    446s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 15105 = (7539 H, 7566 V) = (0.56% H, 0.24% V) = (2.051e+04um H, 2.058e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.018912e+04um
[06/26 03:04:31    446s] (I)       ============  Phase 1c Route ============
[06/26 03:04:31    446s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:31    446s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:31    446s] (I)       Usage: 15105 = (7539 H, 7566 V) = (0.56% H, 0.24% V) = (2.051e+04um H, 2.058e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1d Route ============
[06/26 03:04:31    446s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:04:31    446s] (I)       Usage: 15216 = (7548 H, 7668 V) = (0.56% H, 0.24% V) = (2.053e+04um H, 2.086e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1e Route ============
[06/26 03:04:31    446s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 15216 = (7548 H, 7668 V) = (0.56% H, 0.24% V) = (2.053e+04um H, 2.086e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1f Route ============
[06/26 03:04:31    446s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.049104e+04um
[06/26 03:04:31    446s] [NR-eGR] 
[06/26 03:04:31    446s] (I)       Phase 1f runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 15219 = (7544 H, 7675 V) = (0.56% H, 0.24% V) = (2.052e+04um H, 2.088e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1g Route ============
[06/26 03:04:31    446s] (I)       Usage: 15181 = (7507 H, 7674 V) = (0.55% H, 0.24% V) = (2.042e+04um H, 2.087e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       numNets=98  numFullyRipUpNets=1  numPartialRipUpNets=66 
[06/26 03:04:31    446s] [NR-eGR] Move 66 nets to layer range [2, 6]
[06/26 03:04:31    446s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:31    446s] (I)       total 2D Cap : 6330092 = (3164537 H, 3165555 V)
[06/26 03:04:31    446s] (I)       ============  Phase 1a Route ============
[06/26 03:04:31    446s] [NR-eGR] Layer group 3: route 66 net(s) in layer range [2, 6]
[06/26 03:04:31    446s] (I)       Phase 1a runs 0.00 seconds
[06/26 03:04:31    446s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=103
[06/26 03:04:31    446s] (I)       Usage: 19705 = (9800 H, 9905 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.694e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       ============  Phase 1b Route ============
[06/26 03:04:31    446s] (I)       Phase 1b runs 0.00 seconds
[06/26 03:04:31    446s] (I)       Usage: 19705 = (9800 H, 9905 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.694e+04um V)
[06/26 03:04:31    446s] (I)       
[06/26 03:04:31    446s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.221008e+04um
[06/26 03:04:31    446s] (I)       ============  Phase 1c Route ============
[06/26 03:04:31    446s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:31    447s] (I)       Phase 1c runs 0.01 seconds
[06/26 03:04:31    447s] (I)       Usage: 19705 = (9800 H, 9905 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.694e+04um V)
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] (I)       ============  Phase 1d Route ============
[06/26 03:04:31    447s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:04:31    447s] (I)       Usage: 19705 = (9800 H, 9905 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.694e+04um V)
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] (I)       ============  Phase 1e Route ============
[06/26 03:04:31    447s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:31    447s] (I)       Usage: 19705 = (9800 H, 9905 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.694e+04um V)
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] (I)       ============  Phase 1f Route ============
[06/26 03:04:31    447s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.221008e+04um
[06/26 03:04:31    447s] [NR-eGR] 
[06/26 03:04:31    447s] (I)       Phase 1f runs 0.00 seconds
[06/26 03:04:31    447s] (I)       Usage: 19709 = (9800 H, 9909 V) = (0.31% H, 0.31% V) = (2.666e+04um H, 2.695e+04um V)
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] (I)       ============  Phase 1g Route ============
[06/26 03:04:31    447s] (I)       Usage: 19678 = (9768 H, 9910 V) = (0.31% H, 0.31% V) = (2.657e+04um H, 2.696e+04um V)
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] (I)       Phase 1l runs 0.00 seconds
[06/26 03:04:31    447s] (I)       
[06/26 03:04:31    447s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:04:31    447s] [NR-eGR]                        OverCon           OverCon            
[06/26 03:04:31    447s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/26 03:04:31    447s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[06/26 03:04:31    447s] [NR-eGR] ---------------------------------------------------------------
[06/26 03:04:31    447s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:31    447s] [NR-eGR]    met1  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:31    447s] [NR-eGR]    met2  (3)        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/26 03:04:31    447s] [NR-eGR]    met3  (4)        37( 0.01%)         1( 0.00%)   ( 0.01%) 
[06/26 03:04:31    447s] [NR-eGR]    met4  (5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:31    447s] [NR-eGR]    met5  (6)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:31    447s] [NR-eGR] ---------------------------------------------------------------
[06/26 03:04:31    447s] [NR-eGR] Total               64( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/26 03:04:31    447s] [NR-eGR] 
[06/26 03:04:31    447s] (I)       Total Global Routing Runtime: 0.53 seconds
[06/26 03:04:31    447s] (I)       total 2D Cap : 6345067 = (3177894 H, 3167173 V)
[06/26 03:04:32    447s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/26 03:04:32    447s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/26 03:04:32    447s] (I)       ============= track Assignment ============
[06/26 03:04:32    447s] (I)       extract Global 3D Wires
[06/26 03:04:32    447s] (I)       Extract Global WL : time=0.00
[06/26 03:04:32    447s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:04:32    447s] (I)       Initialization real time=0.00 seconds
[06/26 03:04:32    447s] (I)       Run Multi-thread track assignment
[06/26 03:04:32    447s] (I)       Kernel real time=0.04 seconds
[06/26 03:04:32    447s] (I)       End Greedy Track Assignment
[06/26 03:04:32    447s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:32    447s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 35540
[06/26 03:04:32    447s] [NR-eGR]   met1  (2H) length: 3.584957e+05um, number of vias: 57183
[06/26 03:04:32    447s] [NR-eGR]   met2  (3V) length: 4.186716e+05um, number of vias: 5567
[06/26 03:04:32    447s] [NR-eGR]   met3  (4H) length: 1.917563e+05um, number of vias: 3488
[06/26 03:04:32    447s] [NR-eGR]   met4  (5V) length: 1.712860e+05um, number of vias: 302
[06/26 03:04:32    447s] [NR-eGR]   met5  (6H) length: 1.123995e+04um, number of vias: 0
[06/26 03:04:32    447s] [NR-eGR] Total length: 1.151449e+06um, number of vias: 102080
[06/26 03:04:32    447s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:32    447s] [NR-eGR] Total eGR-routed clock nets wire length: 3.036787e+04um 
[06/26 03:04:32    447s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:32    447s] [NR-eGR] Report for selected net(s) only.
[06/26 03:04:32    447s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 2065
[06/26 03:04:32    447s] [NR-eGR]   met1  (2H) length: 4.743560e+03um, number of vias: 2364
[06/26 03:04:32    447s] [NR-eGR]   met2  (3V) length: 1.418551e+04um, number of vias: 904
[06/26 03:04:32    447s] [NR-eGR]   met3  (4H) length: 1.050580e+04um, number of vias: 137
[06/26 03:04:32    447s] [NR-eGR]   met4  (5V) length: 9.212700e+02um, number of vias: 2
[06/26 03:04:32    447s] [NR-eGR]   met5  (6H) length: 1.173000e+01um, number of vias: 0
[06/26 03:04:32    447s] [NR-eGR] Total length: 3.036787e+04um, number of vias: 5472
[06/26 03:04:32    447s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:32    447s] [NR-eGR] Total routed clock nets wire length: 3.036787e+04um, number of vias: 5472
[06/26 03:04:32    447s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:32    447s] [NR-eGR] End Peak syMemory usage = 2226.1 MB
[06/26 03:04:32    447s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.59 seconds
[06/26 03:04:32    447s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/.rgfLsoDw4
[06/26 03:04:32    447s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.6)
[06/26 03:04:32    447s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:32    447s] UM:                                                                   Early Global Route - eGR->NR step
[06/26 03:04:32    447s]     Routing using eGR in eGR->NR Step done.
[06/26 03:04:32    447s]     Routing using NR in eGR->NR Step...
[06/26 03:04:32    447s] 
[06/26 03:04:32    447s] CCOPT: Preparing to route 301 clock nets with NanoRoute.
[06/26 03:04:32    447s]   All net are default rule.
[06/26 03:04:32    447s]   Removed pre-existing routes for 301 nets.
[06/26 03:04:32    447s]   Preferred NanoRoute mode settings: Current
[06/26 03:04:32    447s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/26 03:04:32    447s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/26 03:04:32    447s]       Clock detailed routing...
[06/26 03:04:32    447s]         NanoRoute...
[06/26 03:04:32    447s] 
[06/26 03:04:32    447s] route_global_detail
[06/26 03:04:32    447s] 
[06/26 03:04:32    447s] #set_db route_design_detail_auto_stop false
[06/26 03:04:32    447s] #set_db route_design_detail_end_iteration 20
[06/26 03:04:32    447s] #set_db route_design_detail_post_route_spread_wire "true"
[06/26 03:04:32    447s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[06/26 03:04:32    447s] #set_db route_design_high_freq_search_repair "true"
[06/26 03:04:32    447s] #set_db route_design_allow_pin_as_feedthru "false"
[06/26 03:04:32    447s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[06/26 03:04:32    447s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[06/26 03:04:32    447s] #set_db route_design_antenna_diode_insertion true
[06/26 03:04:32    447s] #set_db route_design_selected_net_only true
[06/26 03:04:32    447s] #set_db route_design_with_eco true
[06/26 03:04:32    447s] #set_db route_design_with_si_driven false
[06/26 03:04:32    447s] #set_db route_design_with_timing_driven false
[06/26 03:04:32    447s] #Start route_global_detail on Wed Jun 26 03:04:32 2024
[06/26 03:04:32    447s] #
[06/26 03:04:32    447s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/26 03:04:32    448s] ### Net info: total nets: 18243
[06/26 03:04:32    448s] ### Net info: dirty nets: 301
[06/26 03:04:32    448s] ### Net info: marked as disconnected nets: 0
[06/26 03:04:32    448s] ### Net info: fully routed nets: 0
[06/26 03:04:32    448s] ### Net info: trivial (single pin) nets: 0
[06/26 03:04:32    448s] ### Net info: unrouted nets: 18243
[06/26 03:04:32    448s] ### Net info: re-extraction nets: 0
[06/26 03:04:32    448s] ### Net info: selected nets: 301
[06/26 03:04:32    448s] ### Net info: ignored nets: 0
[06/26 03:04:32    448s] ### Net info: skip routing nets: 0
[06/26 03:04:32    448s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[06/26 03:04:32    448s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[06/26 03:04:32    448s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[06/26 03:04:32    448s] #RTESIG:78da8dd34d4fc320180060cffe8a37dd0e33712d2fd00fae73bb18a366735e495d59d7ac
[06/26 03:04:32    448s] #       2d4da19afe7b51134f4b19579ebc9f309bbf6fb6106016225976845089f0bcc58cc4942e
[06/26 03:04:32    448s] #       91c46984997457fb55703b9bbfbcbe21e570cc6ba360f1a1757d0f83513d18656dd59677
[06/26 03:04:32    448s] #       7f86120e94c0a26aad2a557fd92408b61fa6c2702220b0bad3b52ec70016c6f6eef23215
[06/26 03:04:32    448s] #       a9a32edc348ba98bd8a8a21a9a6998d2c4db65c6e87f4ed50ecd6594125f9b4832842409
[06/26 03:04:32    448s] #       05f939b038d63ab79725b2d45b16621c5f81120e41649b2eaada567f0e465ad5746ed309
[06/26 03:04:32    448s] #       170ca52af2250f379b875db852fd59d56a0c37ebbd3c18146299d7a3dc8d2d7dcca2b02f
[06/26 03:04:32    448s] #       8f4f46afbff8f44091a2b86643481942f05bfed4581d8b2130e7111991c7429a833c1552
[06/26 03:04:32    448s] #       16952e94a4be14dc3d9653559e7c4e30083e994731a4de0d7397d16b52ef87c098667ec3
[06/26 03:04:32    448s] #       ae88c384ff89c49c4ea19b6f01ce4ca5
[06/26 03:04:32    448s] #
[06/26 03:04:33    448s] #RTESIG:78da8dd34d4fc320180060cffe8a37dd0e33712d2fd00fae73bb18a366735e495d59d7ac
[06/26 03:04:33    448s] #       2d4da19afe7b51134f4b19579ebc9f309bbf6fb6106016225976845089f0bcc58cc4942e
[06/26 03:04:33    448s] #       91c46984997457fb55703b9bbfbcbe21e570cc6ba360f1a1757d0f83513d18656dd59677
[06/26 03:04:33    448s] #       7f86120e94c0a26aad2a557fd92408b61fa6c2702220b0bad3b52ec70016c6f6eef23215
[06/26 03:04:33    448s] #       a9a32edc348ba98bd8a8a21a9a6998d2c4db65c6e87f4ed50ecd6594125f9b4832842409
[06/26 03:04:33    448s] #       05f939b038d63ab79725b2d45b16621c5f81120e41649b2eaada567f0e465ad5746ed309
[06/26 03:04:33    448s] #       170ca52af2250f379b875db852fd59d56a0c37ebbd3c18146299d7a3dc8d2d7dcca2b02f
[06/26 03:04:33    448s] #       8f4f46afbff8f44091a2b86643481942f05bfed4581d8b2130e7111991c7429a833c1552
[06/26 03:04:33    448s] #       16952e94a4be14dc3d9653559e7c4e30083e994731a4de0d7397d16b52ef87c098667ec3
[06/26 03:04:33    448s] #       ae88c384ff89c49c4ea19b6f01ce4ca5
[06/26 03:04:33    448s] #
[06/26 03:04:33    448s] #Using multithreading with 4 threads.
[06/26 03:04:33    448s] #Start routing data preparation on Wed Jun 26 03:04:33 2024
[06/26 03:04:33    448s] #
[06/26 03:04:33    448s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[06/26 03:04:33    448s] #Minimum voltage of a net in the design = 0.000.
[06/26 03:04:33    448s] #Maximum voltage of a net in the design = 1.950.
[06/26 03:04:33    448s] #Voltage range [0.000 - 0.000] has 4 nets.
[06/26 03:04:33    448s] #Voltage range [1.600 - 1.600] has 3 nets.
[06/26 03:04:33    448s] #Voltage range [1.950 - 1.950] has 1 net.
[06/26 03:04:33    448s] #Voltage range [0.000 - 1.600] has 10607 nets.
[06/26 03:04:33    448s] #Voltage range [0.000 - 1.950] has 7628 nets.
[06/26 03:04:35    455s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:04:35    455s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[06/26 03:04:35    455s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:04:35    455s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[06/26 03:04:35    455s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[06/26 03:04:35    455s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[06/26 03:04:35    455s] #Regenerating Ggrids automatically.
[06/26 03:04:35    455s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[06/26 03:04:35    455s] #Using automatically generated G-grids.
[06/26 03:04:35    455s] #Done routing data preparation.
[06/26 03:04:35    455s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 1711.76 (MB), peak = 1816.74 (MB)
[06/26 03:04:35    455s] #Merging special wires using 4 threads...
[06/26 03:04:35    455s] #reading routing guides ......
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Finished routing data preparation on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Cpu time = 00:00:08
[06/26 03:04:35    455s] #Elapsed time = 00:00:03
[06/26 03:04:35    455s] #Increased memory = 55.21 (MB)
[06/26 03:04:35    455s] #Total memory = 1712.09 (MB)
[06/26 03:04:35    455s] #Peak memory = 1816.74 (MB)
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Start global routing on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Number of eco nets is 0
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Start global routing data preparation on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    455s] #
[06/26 03:04:35    455s] #Start routing resource analysis on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    455s] #
[06/26 03:04:35    456s] #Routing resource analysis is done on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #  Resource Analysis:
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/26 03:04:35    456s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/26 03:04:35    456s] #  --------------------------------------------------------------
[06/26 03:04:35    456s] #  li1            V        3908           5       68121     2.57%
[06/26 03:04:35    456s] #  met1           H        3660        1634       68121    30.59%
[06/26 03:04:35    456s] #  met2           V        2554        1359       68121    31.95%
[06/26 03:04:35    456s] #  met3           H        2417         455       68121    20.31%
[06/26 03:04:35    456s] #  met4           V        2171         437       68121     8.81%
[06/26 03:04:35    456s] #  met5           H         196         294       68121    49.81%
[06/26 03:04:35    456s] #  --------------------------------------------------------------
[06/26 03:04:35    456s] #  Total                  14907      26.38%      408726    24.01%
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #  301 nets (1.65%) with 1 preferred extra spacing.
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #Global routing data preparation is done on Wed Jun 26 03:04:35 2024
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1719.12 (MB), peak = 1816.74 (MB)
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #Routing guide is on.
[06/26 03:04:35    456s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1719.63 (MB), peak = 1816.74 (MB)
[06/26 03:04:35    456s] #
[06/26 03:04:35    456s] #start global routing iteration 1...
[06/26 03:04:35    456s] #Initial_route: 0.04861
[06/26 03:04:36    456s] #Reroute: 0.05370
[06/26 03:04:36    456s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.17 (MB), peak = 1816.74 (MB)
[06/26 03:04:36    456s] #
[06/26 03:04:36    456s] #start global routing iteration 2...
[06/26 03:04:36    457s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.66 (MB), peak = 1816.74 (MB)
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Total number of trivial nets (e.g. < 2 pins) = 7700 (skipped).
[06/26 03:04:36    457s] #Total number of selected nets for routing = 301.
[06/26 03:04:36    457s] #Total number of unselected nets (but routable) for routing = 10242 (skipped).
[06/26 03:04:36    457s] #Total number of nets in the design = 18243.
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #10242 skipped nets do not have any wires.
[06/26 03:04:36    457s] #301 routable nets have only global wires.
[06/26 03:04:36    457s] #301 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Routed net constraints summary:
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #      Default                301               0  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #        Total                301               0  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Routing constraints summary of the whole design:
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #      Default                301           10242  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #        Total                301           10242  
[06/26 03:04:36    457s] #------------------------------------------------
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #                 OverCon          
[06/26 03:04:36    457s] #                  #Gcell    %Gcell
[06/26 03:04:36    457s] #     Layer           (1)   OverCon
[06/26 03:04:36    457s] #  --------------------------------
[06/26 03:04:36    457s] #  li1           0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  met1          0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  met2          0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  met3          0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  met4          0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  met5          0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #  --------------------------------
[06/26 03:04:36    457s] #     Total      0(0.00%)   (0.00%)
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/26 03:04:36    457s] #  Overflow after GR: 0.00% H + 0.00% V
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Complete Global Routing.
[06/26 03:04:36    457s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:04:36    457s] #Total wire length = 29629 um.
[06/26 03:04:36    457s] #Total half perimeter of net bounding box = 26027 um.
[06/26 03:04:36    457s] #Total wire length on LAYER li1 = 0 um.
[06/26 03:04:36    457s] #Total wire length on LAYER met1 = 4531 um.
[06/26 03:04:36    457s] #Total wire length on LAYER met2 = 13798 um.
[06/26 03:04:36    457s] #Total wire length on LAYER met3 = 10361 um.
[06/26 03:04:36    457s] #Total wire length on LAYER met4 = 925 um.
[06/26 03:04:36    457s] #Total wire length on LAYER met5 = 14 um.
[06/26 03:04:36    457s] #Total number of vias = 4580
[06/26 03:04:36    457s] #Up-Via Summary (total 4580):
[06/26 03:04:36    457s] #           
[06/26 03:04:36    457s] #-----------------------
[06/26 03:04:36    457s] # li1              2059
[06/26 03:04:36    457s] # met1             1666
[06/26 03:04:36    457s] # met2              750
[06/26 03:04:36    457s] # met3              103
[06/26 03:04:36    457s] # met4                2
[06/26 03:04:36    457s] #-----------------------
[06/26 03:04:36    457s] #                  4580 
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Total number of involved priority nets 301
[06/26 03:04:36    457s] #Maximum src to sink distance for priority net 1732.9
[06/26 03:04:36    457s] #Average of max src_to_sink distance for priority net 75.2
[06/26 03:04:36    457s] #Average of ave src_to_sink distance for priority net 50.3
[06/26 03:04:36    457s] #Max overcon = 0 track.
[06/26 03:04:36    457s] #Total overcon = 0.00%.
[06/26 03:04:36    457s] #Worst layer Gcell overcon rate = 0.00%.
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Global routing statistics:
[06/26 03:04:36    457s] #Cpu time = 00:00:01
[06/26 03:04:36    457s] #Elapsed time = 00:00:01
[06/26 03:04:36    457s] #Increased memory = 20.64 (MB)
[06/26 03:04:36    457s] #Total memory = 1732.73 (MB)
[06/26 03:04:36    457s] #Peak memory = 1816.74 (MB)
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #Finished global routing on Wed Jun 26 03:04:36 2024
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #
[06/26 03:04:36    457s] #reading routing guides ......
[06/26 03:04:36    457s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.29 (MB), peak = 1816.74 (MB)
[06/26 03:04:36    457s] #Start Track Assignment.
[06/26 03:04:37    458s] #Done with 1021 horizontal wires in 3 hboxes and 1124 vertical wires in 3 hboxes.
[06/26 03:04:38    459s] #Done with 1011 horizontal wires in 3 hboxes and 1088 vertical wires in 3 hboxes.
[06/26 03:04:38    459s] #Complete Track Assignment.
[06/26 03:04:38    459s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:04:38    459s] #Total wire length = 31191 um.
[06/26 03:04:38    459s] #Total half perimeter of net bounding box = 26027 um.
[06/26 03:04:38    459s] #Total wire length on LAYER li1 = 1436 um.
[06/26 03:04:38    459s] #Total wire length on LAYER met1 = 4429 um.
[06/26 03:04:38    459s] #Total wire length on LAYER met2 = 13765 um.
[06/26 03:04:38    459s] #Total wire length on LAYER met3 = 10618 um.
[06/26 03:04:38    459s] #Total wire length on LAYER met4 = 932 um.
[06/26 03:04:38    459s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:04:38    459s] #Total number of vias = 4580
[06/26 03:04:38    459s] #Up-Via Summary (total 4580):
[06/26 03:04:38    459s] #           
[06/26 03:04:38    459s] #-----------------------
[06/26 03:04:38    459s] # li1              2059
[06/26 03:04:38    459s] # met1             1666
[06/26 03:04:38    459s] # met2              750
[06/26 03:04:38    459s] # met3              103
[06/26 03:04:38    459s] # met4                2
[06/26 03:04:38    459s] #-----------------------
[06/26 03:04:38    459s] #                  4580 
[06/26 03:04:38    459s] #
[06/26 03:04:38    459s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1774.75 (MB), peak = 1816.74 (MB)
[06/26 03:04:38    459s] #
[06/26 03:04:38    459s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/26 03:04:38    459s] #Cpu time = 00:00:11
[06/26 03:04:38    459s] #Elapsed time = 00:00:05
[06/26 03:04:38    459s] #Increased memory = 118.02 (MB)
[06/26 03:04:38    459s] #Total memory = 1774.90 (MB)
[06/26 03:04:38    459s] #Peak memory = 1816.74 (MB)
[06/26 03:04:38    459s] #Using multithreading with 4 threads.
[06/26 03:04:38    459s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:04:38    459s] #
[06/26 03:04:38    459s] #Start Detail Routing..
[06/26 03:04:38    459s] #start initial detail routing ...
[06/26 03:04:38    459s] ### For initial detail routing, marked 0 dont-route nets (design has 37 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[06/26 03:04:43    478s] # ECO: 4.6% of the total area was rechecked for DRC, and 11.0% required routing.
[06/26 03:04:43    478s] #   number of violations = 0
[06/26 03:04:43    478s] #cpu time = 00:00:19, elapsed time = 00:00:05, memory = 1894.02 (MB), peak = 1907.04 (MB)
[06/26 03:04:43    478s] #Complete Detail Routing.
[06/26 03:04:43    478s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:04:43    478s] #Total wire length = 30765 um.
[06/26 03:04:43    478s] #Total half perimeter of net bounding box = 26027 um.
[06/26 03:04:43    478s] #Total wire length on LAYER li1 = 43 um.
[06/26 03:04:43    478s] #Total wire length on LAYER met1 = 3304 um.
[06/26 03:04:43    478s] #Total wire length on LAYER met2 = 14535 um.
[06/26 03:04:43    478s] #Total wire length on LAYER met3 = 12190 um.
[06/26 03:04:43    478s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:04:43    478s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:04:43    478s] #Total number of vias = 5155
[06/26 03:04:43    478s] #Up-Via Summary (total 5155):
[06/26 03:04:43    478s] #           
[06/26 03:04:43    478s] #-----------------------
[06/26 03:04:43    478s] # li1              2059
[06/26 03:04:43    478s] # met1             1989
[06/26 03:04:43    478s] # met2             1068
[06/26 03:04:43    478s] # met3               37
[06/26 03:04:43    478s] # met4                2
[06/26 03:04:43    478s] #-----------------------
[06/26 03:04:43    478s] #                  5155 
[06/26 03:04:43    478s] #
[06/26 03:04:43    478s] #Total number of DRC violations = 0
[06/26 03:04:43    478s] #Cpu time = 00:00:20
[06/26 03:04:43    478s] #Elapsed time = 00:00:05
[06/26 03:04:43    478s] #Increased memory = -49.57 (MB)
[06/26 03:04:43    478s] #Total memory = 1725.33 (MB)
[06/26 03:04:43    478s] #Peak memory = 1907.04 (MB)
[06/26 03:04:43    479s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:04:43    479s] #
[06/26 03:04:43    479s] #Start Post Route via swapping..
[06/26 03:04:43    479s] #11.52% of area are rerouted by ECO routing.
[06/26 03:04:44    480s] #   number of violations = 0
[06/26 03:04:44    480s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1732.37 (MB), peak = 1907.04 (MB)
[06/26 03:04:44    480s] #CELL_VIEW riscv_top,init has no DRC violation.
[06/26 03:04:44    480s] #Total number of DRC violations = 0
[06/26 03:04:44    480s] #Total number of net violated process antenna rule = 0
[06/26 03:04:44    480s] #No via is swapped.
[06/26 03:04:44    480s] #Post Route via swapping is done.
[06/26 03:04:44    480s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:04:44    480s] #Total wire length = 30765 um.
[06/26 03:04:44    480s] #Total half perimeter of net bounding box = 26027 um.
[06/26 03:04:44    480s] #Total wire length on LAYER li1 = 43 um.
[06/26 03:04:44    480s] #Total wire length on LAYER met1 = 3304 um.
[06/26 03:04:44    480s] #Total wire length on LAYER met2 = 14535 um.
[06/26 03:04:44    480s] #Total wire length on LAYER met3 = 12190 um.
[06/26 03:04:44    480s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:04:44    480s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:04:44    480s] #Total number of vias = 5155
[06/26 03:04:44    480s] #Up-Via Summary (total 5155):
[06/26 03:04:44    480s] #           
[06/26 03:04:44    480s] #-----------------------
[06/26 03:04:44    480s] # li1              2059
[06/26 03:04:44    480s] # met1             1989
[06/26 03:04:44    480s] # met2             1068
[06/26 03:04:44    480s] # met3               37
[06/26 03:04:44    480s] # met4                2
[06/26 03:04:44    480s] #-----------------------
[06/26 03:04:44    480s] #                  5155 
[06/26 03:04:44    480s] #
[06/26 03:04:44    480s] #route_detail Statistics:
[06/26 03:04:44    480s] #Cpu time = 00:00:22
[06/26 03:04:44    480s] #Elapsed time = 00:00:06
[06/26 03:04:44    480s] #Increased memory = -48.23 (MB)
[06/26 03:04:44    480s] #Total memory = 1726.66 (MB)
[06/26 03:04:44    480s] #Peak memory = 1907.04 (MB)
[06/26 03:04:44    481s] #
[06/26 03:04:44    481s] #route_global_detail statistics:
[06/26 03:04:44    481s] #Cpu time = 00:00:33
[06/26 03:04:44    481s] #Elapsed time = 00:00:12
[06/26 03:04:44    481s] #Increased memory = -121.67 (MB)
[06/26 03:04:44    481s] #Total memory = 1694.33 (MB)
[06/26 03:04:44    481s] #Peak memory = 1907.04 (MB)
[06/26 03:04:44    481s] #Number of warnings = 4
[06/26 03:04:44    481s] #Total number of warnings = 69
[06/26 03:04:44    481s] #Number of fails = 0
[06/26 03:04:44    481s] #Total number of fails = 0
[06/26 03:04:44    481s] #Complete route_global_detail on Wed Jun 26 03:04:44 2024
[06/26 03:04:44    481s] #
[06/26 03:04:44    481s] ### 
[06/26 03:04:44    481s] ###   Scalability Statistics
[06/26 03:04:44    481s] ### 
[06/26 03:04:44    481s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:04:44    481s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[06/26 03:04:44    481s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:04:44    481s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   Data Preparation              |        00:00:07|        00:00:02|             3.1|
[06/26 03:04:44    481s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[06/26 03:04:44    481s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[06/26 03:04:44    481s] ###   Detail Routing                |        00:00:20|        00:00:05|             3.8|
[06/26 03:04:44    481s] ###   Post Route Via Swapping       |        00:00:02|        00:00:00|             1.0|
[06/26 03:04:44    481s] ###   Entire Command                |        00:00:33|        00:00:12|             2.8|
[06/26 03:04:44    481s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:04:44    481s] ### 
[06/26 03:04:44    481s]         NanoRoute done. (took cpu=0:00:33.6 real=0:00:12.2)
[06/26 03:04:44    481s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:44    481s] UM:                                                                   NanoRoute
[06/26 03:04:44    481s]       Clock detailed routing done.
[06/26 03:04:44    481s] Checking guided vs. routed lengths for 301 nets...
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]       
[06/26 03:04:44    481s]       Guided max path lengths
[06/26 03:04:44    481s]       =======================
[06/26 03:04:44    481s]       
[06/26 03:04:44    481s]       ----------------------------------------
[06/26 03:04:44    481s]       From (um)    To (um)     Number of paths
[06/26 03:04:44    481s]       ----------------------------------------
[06/26 03:04:44    481s]          0.000      200.000          282
[06/26 03:04:44    481s]        200.000      400.000           15
[06/26 03:04:44    481s]        400.000      600.000            3
[06/26 03:04:44    481s]        600.000      800.000            0
[06/26 03:04:44    481s]        800.000     1000.000            0
[06/26 03:04:44    481s]       1000.000     1200.000            0
[06/26 03:04:44    481s]       1200.000     1400.000            0
[06/26 03:04:44    481s]       1400.000     1600.000            0
[06/26 03:04:44    481s]       1600.000     1800.000            1
[06/26 03:04:44    481s]       ----------------------------------------
[06/26 03:04:44    481s]       
[06/26 03:04:44    481s]       Deviation of routing from guided max path lengths
[06/26 03:04:44    481s]       =================================================
[06/26 03:04:44    481s]       
[06/26 03:04:44    481s]       --------------------------------------
[06/26 03:04:44    481s]       From (%)    To (%)     Number of paths
[06/26 03:04:44    481s]       --------------------------------------
[06/26 03:04:44    481s]       below         0.000          200
[06/26 03:04:44    481s]         0.000      20.000           90
[06/26 03:04:44    481s]        20.000      40.000            6
[06/26 03:04:44    481s]        40.000      60.000            3
[06/26 03:04:44    481s]        60.000      80.000            1
[06/26 03:04:44    481s]        80.000     100.000            0
[06/26 03:04:44    481s]       100.000     120.000            1
[06/26 03:04:44    481s]       --------------------------------------
[06/26 03:04:44    481s]       
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Top 10 notable deviations of routed length from guided length
[06/26 03:04:44    481s]     =============================================================
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_82 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    73.620um, total =   129.519um
[06/26 03:04:44    481s]     Routed length:  max path =    70.860um, total =   154.370um
[06/26 03:04:44    481s]     Deviation:      max path =    -3.749%,  total =    19.187%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/pc_IF_ID/CTS_5 (9 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    81.040um, total =    85.970um
[06/26 03:04:44    481s]     Routed length:  max path =    73.920um, total =   101.365um
[06/26 03:04:44    481s]     Deviation:      max path =    -8.786%,  total =    17.907%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/pc_reg/CTS_1 (8 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    74.400um, total =    77.620um
[06/26 03:04:44    481s]     Routed length:  max path =    68.180um, total =    89.005um
[06/26 03:04:44    481s]     Deviation:      max path =    -8.360%,  total =    14.668%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_55 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    87.960um, total =   114.478um
[06/26 03:04:44    481s]     Routed length:  max path =    88.060um, total =   130.475um
[06/26 03:04:44    481s]     Deviation:      max path =     0.114%,  total =    13.974%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_20 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    69.640um, total =   108.960um
[06/26 03:04:44    481s]     Routed length:  max path =    74.920um, total =   123.970um
[06/26 03:04:44    481s]     Deviation:      max path =     7.582%,  total =    13.776%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/pc_X_WB/CTS_2 (5 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    96.300um, total =   103.970um
[06/26 03:04:44    481s]     Routed length:  max path =   103.960um, total =   116.490um
[06/26 03:04:44    481s]     Deviation:      max path =     7.954%,  total =    12.042%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_106 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    73.600um, total =   107.770um
[06/26 03:04:44    481s]     Routed length:  max path =    61.420um, total =   119.340um
[06/26 03:04:44    481s]     Deviation:      max path =   -16.549%,  total =    10.736%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_59 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    78.300um, total =   124.818um
[06/26 03:04:44    481s]     Routed length:  max path =    71.620um, total =   138.045um
[06/26 03:04:44    481s]     Deviation:      max path =    -8.531%,  total =    10.597%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_46 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    87.320um, total =   110.740um
[06/26 03:04:44    481s]     Routed length:  max path =    81.740um, total =   122.460um
[06/26 03:04:44    481s]     Deviation:      max path =    -6.390%,  total =    10.583%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s]     Net cpu/rf2/CTS_121 (11 terminals)
[06/26 03:04:44    481s]     Guided length:  max path =    95.540um, total =   117.460um
[06/26 03:04:44    481s]     Routed length:  max path =    76.300um, total =   129.330um
[06/26 03:04:44    481s]     Deviation:      max path =   -20.138%,  total =    10.106%
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] Set FIXED routing status on 301 net(s)
[06/26 03:04:44    481s] Set FIXED placed status on 300 instance(s)
[06/26 03:04:44    481s]     Routing using NR in eGR->NR Step done.
[06/26 03:04:44    481s] Net route status summary:
[06/26 03:04:44    481s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=301, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:44    481s]   Non-clock: 17942 (unrouted=17942, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] CCOPT: Done with clock implementation routing.
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] CCOpt: Starting congestion repair using flow wrapper.
[06/26 03:04:44    481s]     Congestion Repair...
[06/26 03:04:44    481s] User Input Parameters:
[06/26 03:04:44    481s] - Congestion Driven    : On
[06/26 03:04:44    481s] - Timing Driven        : Off
[06/26 03:04:44    481s] - Area-Violation Based : On
[06/26 03:04:44    481s] - Start Rollback Level : -5
[06/26 03:04:44    481s] - Legalized            : On
[06/26 03:04:44    481s] - Window Based         : Off
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] Starting congestion repair ...
[06/26 03:04:44    481s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:04:44    481s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:04:44    481s] Starting Early Global Route congestion estimation: mem = 2117.7M
[06/26 03:04:44    481s] (I)       Reading DB...
[06/26 03:04:44    481s] (I)       Read data from FE... (mem=2117.7M)
[06/26 03:04:44    481s] (I)       Read nodes and places... (mem=2117.7M)
[06/26 03:04:44    481s] (I)       Done Read nodes and places (cpu=0.086s, mem=2143.2M)
[06/26 03:04:44    481s] (I)       Read nets... (mem=2143.2M)
[06/26 03:04:44    481s] (I)       Done Read nets (cpu=0.031s, mem=2143.2M)
[06/26 03:04:44    481s] (I)       Done Read data from FE (cpu=0.117s, mem=2143.2M)
[06/26 03:04:44    481s] (I)       before initializing RouteDB syMemory usage = 2143.2 MB
[06/26 03:04:44    481s] (I)       congestionReportName   : 
[06/26 03:04:44    481s] (I)       layerRangeFor2DCongestion : 
[06/26 03:04:44    481s] (I)       buildTerm2TermWires    : 1
[06/26 03:04:44    481s] (I)       doTrackAssignment      : 1
[06/26 03:04:44    481s] (I)       dumpBookshelfFiles     : 0
[06/26 03:04:44    481s] (I)       numThreads             : 4
[06/26 03:04:44    481s] (I)       bufferingAwareRouting  : false
[06/26 03:04:44    481s] (I)       honorPin               : false
[06/26 03:04:44    481s] (I)       honorPinGuide          : true
[06/26 03:04:44    481s] (I)       honorPartition         : false
[06/26 03:04:44    481s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:04:44    481s] (I)       allowPartitionCrossover: false
[06/26 03:04:44    481s] (I)       honorSingleEntry       : true
[06/26 03:04:44    481s] (I)       honorSingleEntryStrong : true
[06/26 03:04:44    481s] (I)       handleViaSpacingRule   : false
[06/26 03:04:44    481s] (I)       handleEolSpacingRule   : false
[06/26 03:04:44    481s] (I)       [06/26 03:04:44    481s] [NR-eGR] honorMsvRouteConstraint: false
PDConstraint           : none
[06/26 03:04:44    481s] (I)       expBetterNDRHandling   : false
[06/26 03:04:44    481s] (I)       routingEffortLevel     : 3
[06/26 03:04:44    481s] (I)       [06/26 03:04:44    481s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[06/26 03:04:44    481s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:04:44    481s] [NR-eGR] minRouteLayer          : 2
[06/26 03:04:44    481s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:04:44    481s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:04:44    481s] (I)       numRowsPerGCell        : 1
[06/26 03:04:44    481s] (I)       speedUpLargeDesign     : 0
[06/26 03:04:44    481s] (I)       multiThreadingTA       : 1
[06/26 03:04:44    481s] (I)       optimizationMode       : false
[06/26 03:04:44    481s] (I)       routeSecondPG          : false
[06/26 03:04:44    481s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:04:44    481s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:04:44    481s] (I)       punchThroughDistance   : 500.00
[06/26 03:04:44    481s] (I)       scenicBound            : 1.15
[06/26 03:04:44    481s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:04:44    481s] (I)       source-to-sink ratio   : 0.00
[06/26 03:04:44    481s] (I)       targetCongestionRatioH : 1.00
[06/26 03:04:44    481s] (I)       targetCongestionRatioV : 1.00
[06/26 03:04:44    481s] (I)       layerCongestionRatio   : 0.70
[06/26 03:04:44    481s] (I)       m1CongestionRatio      : 0.10
[06/26 03:04:44    481s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:04:44    481s] (I)       localRouteEffort       : 1.00
[06/26 03:04:44    481s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:04:44    481s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:04:44    481s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:04:44    481s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:04:44    481s] (I)       routeVias              : 
[06/26 03:04:44    481s] (I)       readTROption           : true
[06/26 03:04:44    481s] (I)       extraSpacingFactor     : 1.00
[06/26 03:04:44    481s] (I)       routeSelectedNetsOnly  : false
[06/26 03:04:44    481s] (I)       [06/26 03:04:44    481s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[06/26 03:04:44    481s] (I)       extraDemandForClocks   : 0
[06/26 03:04:44    481s] (I)       steinerRemoveLayers    : false
[06/26 03:04:44    481s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:04:44    481s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:04:44    481s] (I)       similarTopologyRoutingFast : false
[06/26 03:04:44    481s] (I)       spanningTreeRefinement : false
[06/26 03:04:44    481s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:04:44    481s] (I)       starting read tracks
[06/26 03:04:44    481s] (I)       build grid graph
[06/26 03:04:44    481s] (I)       build grid graph start
[06/26 03:04:44    481s] [NR-eGR] li1 has no routable track
[06/26 03:04:44    481s] [NR-eGR] [06/26 03:04:44    481s] (I)       build grid graph end
[06/26 03:04:44    481s] (I)       met1 has single uniform track structure
[06/26 03:04:44    481s] [NR-eGR] met2 has single uniform track structure
[06/26 03:04:44    481s] [NR-eGR] met3 has single uniform track structure
[06/26 03:04:44    481s] [NR-eGR] met4 has single uniform track structure
[06/26 03:04:44    481s] [NR-eGR] met5 has single uniform track structure
merge level 0
[06/26 03:04:44    481s] (I)       numViaLayers=6
[06/26 03:04:44    481s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:44    481s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:04:44    481s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:04:44    481s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:44    481s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:44    481s] (I)       end build via table
[06/26 03:04:44    481s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] [NR-eGR] numRoutingBlks=0 numInstBlks=150925 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:04:44    481s] [NR-eGR] Num Prerouted Nets = 301  Num Prerouted Wires = 6317
[06/26 03:04:44    481s] (I)       readDataFromPlaceDB
[06/26 03:04:44    481s] (I)       Read net information..
[06/26 03:04:44    481s] (I)       Read testcase time = 0.005 seconds
[06/26 03:04:44    481s] 
[06/26 03:04:44    481s] (I)       read default dcut vias
[06/26 03:04:44    481s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:04:44    481s] [NR-eGR] Read numTotalNets=10543  numIgnoredNets=301
[06/26 03:04:44    481s] (I)       Reading via M1M2_PR for layer: 1 
[06/26 03:04:44    481s] (I)       Reading via M2M3_PR for layer: 2 
[06/26 03:04:44    481s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:04:44    481s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:04:44    481s] (I)       early_global_route_priority property id does not exist.
[06/26 03:04:44    481s] (I)       build grid graph start
[06/26 03:04:44    481s] (I)       build grid graph end
[06/26 03:04:44    481s] (I)       Model blockage into capacity
[06/26 03:04:44    481s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:04:44    481s] (I)       Modeling time = 0.143 seconds
[06/26 03:04:44    481s] 
[06/26 03:04:45    481s] (I)       Number of ignored nets = 301
[06/26 03:04:45    481s] (I)       Number of fixed nets = 301.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:04:45    481s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:04:45    481s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:04:45    481s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2173.2 MB
[06/26 03:04:45    481s] (I)       Ndr track 0 does not exist
[06/26 03:04:45    481s] (I)       Ndr track 0 does not exist
[06/26 03:04:45    481s] (I)       Layer1  viaCost=200.00
[06/26 03:04:45    481s] (I)       Layer2  viaCost=200.00
[06/26 03:04:45    481s] (I)       Layer3  viaCost=300.00
[06/26 03:04:45    481s] (I)       Layer4  viaCost=200.00
[06/26 03:04:45    481s] (I)       Layer5  viaCost=200.00
[06/26 03:04:45    481s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:04:45    481s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:04:45    481s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:04:45    481s] (I)       Site width          :   460  (dbu)
[06/26 03:04:45    481s] (I)       Row height          :  2720  (dbu)
[06/26 03:04:45    481s] (I)       GCell width         :  2720  (dbu)
[06/26 03:04:45    481s] (I)       GCell height        :  2720  (dbu)
[06/26 03:04:45    481s] (I)       Grid                :   662   662     6
[06/26 03:04:45    481s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:04:45    481s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:04:45    481s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:04:45    481s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:04:45    481s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:04:45    481s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:04:45    481s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:04:45    481s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:04:45    481s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:04:45    481s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:04:45    481s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:04:45    481s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:04:45    481s] (I)       --------------------------------------------------------
[06/26 03:04:45    481s] 
[06/26 03:04:45    481s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:04:45    481s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[06/26 03:04:45    481s] (I)       NumUsedTracks:[06/26 03:04:45    481s] [NR-eGR] ============ Routing rule table ============
[06/26 03:04:45    481s] [NR-eGR] Rule id: 0  Nets: 0 
  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:04:45    481s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:45    481s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:04:45    481s] [NR-eGR] Rule id: 1  Nets: 10242 
[06/26 03:04:45    481s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:04:45    481s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:45    481s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:04:45    481s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:04:45    481s] [NR-eGR] ========================================
[06/26 03:04:45    481s] [NR-eGR] 
[06/26 03:04:45    481s] (I)       blocked tracks on layer2 : = 1705052 / 3504628 (48.65%)
[06/26 03:04:45    481s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:04:45    481s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:04:45    481s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:04:45    481s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:04:45    481s] (I)       After initializing earlyGlobalRoute syMemory usage = 2173.2 MB
[06/26 03:04:45    481s] (I)       Loading and dumping file time : 0.38 seconds
[06/26 03:04:45    481s] (I)       ============= Initialization =============
[06/26 03:04:45    481s] (I)       totalPins=34664  totalGlobalPin=34628 (99.90%)
[06/26 03:04:45    481s] (I)       total 2D Cap : 6336698 = (3176020 H, 3160678 V)
[06/26 03:04:45    481s] (I)       ============  Phase 1a Route ============
[06/26 03:04:45    481s] [NR-eGR] Layer group 1: route 10242 net(s) in layer range [2, 6]
[06/26 03:04:45    481s] (I)       Phase 1a runs 0.06 seconds
[06/26 03:04:45    481s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[06/26 03:04:45    481s] (I)       Usage: 407005 = (197917 H, 209088 V) = (6.23% H, 6.62% V) = (5.383e+05um H, 5.687e+05um V)
[06/26 03:04:45    481s] (I)       
[06/26 03:04:45    481s] (I)       ============  Phase 1b Route ============
[06/26 03:04:45    481s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:04:45    481s] (I)       Usage: 407692 = (198069 H, 209623 V) = (6.24% H, 6.63% V) = (5.387e+05um H, 5.702e+05um V)
[06/26 03:04:45    481s] (I)       
[06/26 03:04:45    481s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.36% V. EstWL: 1.108922e+06um
[06/26 03:04:45    481s] (I)       ============  Phase 1c Route ============
[06/26 03:04:45    481s] (I)       Level2 Grid: 133 x 133
[06/26 03:04:45    481s] (I)       Phase 1c runs 0.12 seconds
[06/26 03:04:45    481s] (I)       Usage: 407920 = (198094 H, 209826 V) = (6.24% H, 6.64% V) = (5.388e+05um H, 5.707e+05um V)
[06/26 03:04:45    481s] (I)       
[06/26 03:04:45    481s] (I)       ============  Phase 1d Route ============
[06/26 03:04:45    481s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:04:45    481s] (I)       Usage: 407920 = (198094 H, 209826 V) = (6.24% H, 6.64% V) = (5.388e+05um H, 5.707e+05um V)
[06/26 03:04:45    481s] (I)       
[06/26 03:04:45    481s] (I)       ============  Phase 1e Route ============
[06/26 03:04:45    481s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:04:45    481s] (I)       Usage: 407920 = (198094 H, 209826 V) = (6.24% H, 6.64% V) = (5.388e+05um H, 5.707e+05um V)
[06/26 03:04:45    481s] (I)       
[06/26 03:04:45    481s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.11% V. EstWL: 1.109542e+06um
[06/26 03:04:45    481s] [NR-eGR] 
[06/26 03:04:45    481s] (I)       ============  Phase 1l Route ============
[06/26 03:04:45    482s] (I)       Phase 1l runs 0.09 seconds
[06/26 03:04:45    482s] (I)       
[06/26 03:04:45    482s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:04:45    482s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:04:45    482s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:04:45    482s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[06/26 03:04:45    482s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:04:45    482s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:04:45    482s] [NR-eGR]    met1  (2)       509( 0.17%)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[06/26 03:04:45    482s] [NR-eGR]    met2  (3)      1167( 0.39%)        60( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.41%) 
[06/26 03:04:45    482s] [NR-eGR]    met3  (4)      1146( 0.36%)        98( 0.03%)         7( 0.00%)         5( 0.00%)   ( 0.40%) 
[06/26 03:04:45    482s] [NR-eGR]    met4  (5)       236( 0.06%)        54( 0.01%)         8( 0.00%)         4( 0.00%)   ( 0.08%) 
[06/26 03:04:45    482s] [NR-eGR]    met5  (6)        60( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/26 03:04:45    482s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:04:45    482s] [NR-eGR] Total             3118( 0.22%)       224( 0.02%)        16( 0.00%)         9( 0.00%)   ( 0.23%) 
[06/26 03:04:45    482s] [NR-eGR] 
[06/26 03:04:45    482s] (I)       Total Global Routing Runtime: 0.55 seconds
[06/26 03:04:45    482s] (I)       total 2D Cap : 6341439 = (3180192 H, 3161247 V)
[06/26 03:04:45    482s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.11% V
[06/26 03:04:45    482s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.14% V
[06/26 03:04:45    482s] Early Global Route congestion estimation runtime: 1.02 seconds, mem = 2173.2M
[06/26 03:04:45    482s] [hotspot] +------------+---------------+---------------+
[06/26 03:04:45    482s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:04:45    482s] [hotspot] +------------+---------------+---------------+
[06/26 03:04:45    482s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:04:45    482s] [hotspot] +------------+---------------+---------------+
[06/26 03:04:45    482s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:04:45    482s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:04:45    482s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] [hotspot] |  1  |   739.84   522.24   826.88   609.28 |        0.52   |
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] [hotspot] |  3  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] [hotspot] |  4  |   348.16   826.88   435.20   913.92 |        0.17   |
[06/26 03:04:45    482s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:04:45    482s] Top 4 hotspots total area: 1.21
[06/26 03:04:45    482s] 
[06/26 03:04:45    482s] === incrementalPlace Internal Loop 1 ===
[06/26 03:04:45    482s] Skipped repairing congestion.
[06/26 03:04:45    482s] Starting Early Global Route wiring: mem = 2173.2M
[06/26 03:04:45    482s] (I)       ============= track Assignment ============
[06/26 03:04:45    482s] (I)       extract Global 3D Wires
[06/26 03:04:45    482s] (I)       Extract Global WL : time=0.01
[06/26 03:04:45    482s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:04:45    482s] (I)       Initialization real time=0.00 seconds
[06/26 03:04:45    482s] (I)       Run Multi-thread track assignment
[06/26 03:04:45    482s] (I)       Kernel real time=0.08 seconds
[06/26 03:04:45    482s] (I)       End Greedy Track Assignment
[06/26 03:04:45    482s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:45    482s] [NR-eGR]    li1  (1F) length: 4.858000e+01um, number of vias: 35602
[06/26 03:04:45    482s] [NR-eGR]   met1  (2H) length: 3.824438e+05um, number of vias: 57436
[06/26 03:04:45    482s] [NR-eGR]   met2  (3V) length: 4.122029e+05um, number of vias: 5835
[06/26 03:04:45    482s] [NR-eGR]   met3  (4H) length: 1.686084e+05um, number of vias: 3619
[06/26 03:04:45    482s] [NR-eGR]   met4  (5V) length: 1.788203e+05um, number of vias: 320
[06/26 03:04:45    482s] [NR-eGR]   met5  (6H) length: 1.117677e+04um, number of vias: 0
[06/26 03:04:45    482s] [NR-eGR] Total length: 1.153301e+06um, number of vias: 102812
[06/26 03:04:45    482s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:45    482s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/26 03:04:45    482s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:04:45    482s] Early Global Route wiring runtime: 0.35 seconds, mem = 2173.2M
[06/26 03:04:45    482s] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[06/26 03:04:45    482s]     Congestion Repair done. (took cpu=0:00:01.5 real=0:00:01.3)
[06/26 03:04:45    482s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:45    482s] UM:                                                                   Congestion Repair
[06/26 03:04:45    482s] 
[06/26 03:04:45    482s] CCOpt: Done with congestion repair using flow wrapper.
[06/26 03:04:45    482s] 
[06/26 03:04:45    482s] Net route status summary:
[06/26 03:04:45    482s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=301, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:45    482s]   Non-clock: 17942 (unrouted=7700, trialRouted=10242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:45    482s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:37.1 real=0:00:15.6)
[06/26 03:04:45    482s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:45    482s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[06/26 03:04:45    482s]   Clock implementation routing done.
[06/26 03:04:45    482s]   Leaving CCOpt scope - extractRC...
[06/26 03:04:45    482s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[06/26 03:04:45    482s] Extraction called for design 'riscv_top' of instances=69755 and nets=18243 using extraction engine 'pre_route' .
[06/26 03:04:45    482s] pre_route RC Extraction called for design riscv_top.
[06/26 03:04:45    482s] RC Extraction called in multi-corner(2) mode.
[06/26 03:04:45    482s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:04:45    482s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:04:45    482s] RCMode: PreRoute
[06/26 03:04:45    482s]       RC Corner Indexes            0       1   
[06/26 03:04:45    482s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:04:45    482s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:45    482s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:45    482s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:04:45    482s] Shrink Factor                : 1.00000
[06/26 03:04:45    482s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:04:46    482s] Updating RC grid for preRoute extraction ...
[06/26 03:04:46    482s] Initializing multi-corner resistance tables ...
[06/26 03:04:46    482s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2173.219M)
[06/26 03:04:46    482s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[06/26 03:04:46    482s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[06/26 03:04:46    482s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:46    482s] UM:                                                                   Leaving CCOpt scope - extractRC
[06/26 03:04:46    482s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:46    482s]   Rebuilding timing graph...
[06/26 03:04:46    483s] Topological Sorting (REAL = 0:00:00.0, MEM = 2173.2M, InitMEM = 2173.2M)
[06/26 03:04:46    483s]   Rebuilding timing graph done.
[06/26 03:04:46    483s] End AAE Lib Interpolated Model. (MEM=2173.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:46    483s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.4)
[06/26 03:04:46    483s]   Clock DAG stats after routing clock trees:
[06/26 03:04:46    483s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:46    483s]     cell areas       : b=0.000um^2, i=3014.141um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3356.970um^2
[06/26 03:04:46    483s]     cell capacitance : b=0.000pF, i=3.847pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.914pF
[06/26 03:04:46    483s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:46    483s]     wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:46    483s]     wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:46    483s]   Clock DAG net violations after routing clock trees:
[06/26 03:04:46    483s]     Remaining Transition : {count=11, worst=[1.261ns, 0.726ns, 0.724ns, 0.712ns, 0.712ns, 0.698ns, 0.683ns, 0.662ns, 0.636ns, 0.621ns, ...]} avg=0.676ns sd=0.285ns sum=7.436ns
[06/26 03:04:46    483s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/26 03:04:46    483s]     Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.224ns {61 <= 0.134ns, 31 <= 0.178ns, 24 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns} {1 <= 0.234ns, 0 <= 0.245ns, 0 <= 0.268ns, 0 <= 0.335ns, 0 > 0.335ns}
[06/26 03:04:46    483s]     Leaf  : target=0.040ns count=10 avg=0.784ns sd=0.186ns min=0.661ns max=1.301ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:46    483s]     Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:46    483s]   Clock DAG library cell distribution after routing clock trees {count}:
[06/26 03:04:46    483s]      Invs: sky130_fd_sc_hd__clkinv_16: 21 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 248 
[06/26 03:04:46    483s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:46    483s]   Primary reporting skew group after routing clock trees:
[06/26 03:04:46    483s]     skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.293, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.365)
[06/26 03:04:46    483s]   Skew group summary after routing clock trees:
[06/26 03:04:46    483s]     skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.293, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.365)
[06/26 03:04:46    483s]   Clock network insertion delays are now [1.122ns, 1.419ns] average 1.293ns std.dev 0.064ns
[06/26 03:04:46    483s]   CCOpt::Phase::Routing done. (took cpu=0:00:38.2 real=0:00:16.3)
[06/26 03:04:46    483s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:46    483s] UM:                                                                   CCOpt::Phase::Routing
[06/26 03:04:46    483s]   CCOpt::Phase::PostConditioning...
[06/26 03:04:46    483s] OPERPROF: Starting DPlace-Init at level 1, MEM:2201.8M
[06/26 03:04:46    483s] #spOpts: N=130 cut2cut 
[06/26 03:04:46    483s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2201.8M
[06/26 03:04:46    483s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2201.8M
[06/26 03:04:46    483s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2201.8M
[06/26 03:04:46    483s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2201.8M
[06/26 03:04:46    484s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.141, REAL:0.142, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:       Starting CMU at level 4, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.008, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.291, REAL:0.292, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.292, REAL:0.292, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2201.8M
[06/26 03:04:47    484s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.041, MEM:2201.8M
[06/26 03:04:47    484s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2201.8MB).
[06/26 03:04:47    484s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.404, REAL:0.405, MEM:2201.8M
[06/26 03:04:47    484s]   Removing CTS place status from clock tree and sinks.
[06/26 03:04:47    484s] Removed CTS place status from 300 clock cells (out of 302 ) and 0 clock sinks (out of 0 ).
[06/26 03:04:47    484s]   Switching to inst based legalization.
[06/26 03:04:47    484s]   PostConditioning...
[06/26 03:04:47    484s]     PostConditioning active optimizations:
[06/26 03:04:47    484s]      - DRV fixing with cell sizing and buffering
[06/26 03:04:47    484s]      - Skew fixing with cell sizing
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Currently running CTS, using active skew data
[06/26 03:04:47    484s]     Reset bufferability constraints...
[06/26 03:04:47    484s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/26 03:04:47    484s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:47    484s]     Upsizing to fix DRVs...
[06/26 03:04:47    484s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:47    484s]     CCOpt-PostConditioning: considered: 301, tested: 301, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 2
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     PRO Statistics: Fix DRVs (initial upsizing):
[06/26 03:04:47    484s]     ============================================
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Cell changes by Net Type:
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     Net Type    Attempted           Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[06/26 03:04:47    484s]     ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     top                0                   0                   0            0                    0 (0.0%)            0 (0.0%)
[06/26 03:04:47    484s]     trunk              1 (9.1%)            1 (50.0%)           0            0                    1 (50.0%)           0 (0.0%)
[06/26 03:04:47    484s]     leaf              10 (90.9%)           1 (50.0%)           0            0                    1 (50.0%)           9 (100.0%)
[06/26 03:04:47    484s]     ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     Total             11 (100%)            2 (100%)     -            -                           2 (100%)            9 (100%)
[06/26 03:04:47    484s]     ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 21.270um^2 (0.634%)
[06/26 03:04:47    484s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[06/26 03:04:47    484s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:47    484s]       cell areas       : b=0.000um^2, i=3035.411um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3378.240um^2
[06/26 03:04:47    484s]       cell capacitance : b=0.000pF, i=3.877pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.944pF
[06/26 03:04:47    484s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:47    484s]       wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:47    484s]       wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:47    484s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[06/26 03:04:47    484s]       Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.683ns, 0.683ns, 0.662ns, 0.636ns, 0.621ns]} avg=0.688ns sd=0.038ns sum=6.880ns
[06/26 03:04:47    484s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[06/26 03:04:47    484s]       Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.219ns {62 <= 0.134ns, 30 <= 0.178ns, 25 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:47    484s]       Leaf  : target=0.040ns count=10 avg=0.728ns sd=0.038ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:47    484s]       Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:47    484s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[06/26 03:04:47    484s]        Invs: sky130_fd_sc_hd__clkinv_16: 22 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:47    484s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:47    484s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Clock network insertion delays are now [1.122ns, 1.419ns] average 1.292ns std.dev 0.064ns
[06/26 03:04:47    484s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:47    484s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:47    484s] UM:                                                                   Upsizing to fix DRVs
[06/26 03:04:47    484s]     Recomputing CTS skew targets...
[06/26 03:04:47    484s]     Resolving skew group constraints...
[06/26 03:04:47    484s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/26 03:04:47    484s]     Resolving skew group constraints done.
[06/26 03:04:47    484s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:47    484s]     Fixing DRVs...
[06/26 03:04:47    484s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/26 03:04:47    484s]     CCOpt-PostConditioning: considered: 301, tested: 301, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     PRO Statistics: Fix DRVs (cell sizing):
[06/26 03:04:47    484s]     =======================================
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Cell changes by Net Type:
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     -------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[06/26 03:04:47    484s]     -------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     top                0                    0           0            0                    0                  0 (0.0%)
[06/26 03:04:47    484s]     trunk              0                    0           0            0                    0                  0 (0.0%)
[06/26 03:04:47    484s]     leaf              10 (100.0%)           0           0            0                    0                 10 (100.0%)
[06/26 03:04:47    484s]     -------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     Total             10 (100%)      -           -            -                           0 (100%)          10 (100%)
[06/26 03:04:47    484s]     -------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[06/26 03:04:47    484s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/26 03:04:47    484s]     
[06/26 03:04:47    484s]     Clock DAG stats PostConditioning after DRV fixing:
[06/26 03:04:47    484s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:47    484s]       cell areas       : b=0.000um^2, i=3035.411um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3378.240um^2
[06/26 03:04:47    484s]       cell capacitance : b=0.000pF, i=3.877pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.944pF
[06/26 03:04:47    484s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:47    484s]       wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:47    484s]       wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:47    484s]     Clock DAG net violations PostConditioning after DRV fixing:
[06/26 03:04:47    484s]       Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.683ns, 0.683ns, 0.662ns, 0.636ns, 0.621ns]} avg=0.688ns sd=0.038ns sum=6.880ns
[06/26 03:04:47    484s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[06/26 03:04:47    484s]       Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.219ns {62 <= 0.134ns, 30 <= 0.178ns, 25 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:47    484s]       Leaf  : target=0.040ns count=10 avg=0.728ns sd=0.038ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:47    484s]       Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:47    484s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[06/26 03:04:47    484s]        Invs: sky130_fd_sc_hd__clkinv_16: 22 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:47    484s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:47    484s]     Primary reporting skew group PostConditioning after DRV fixing:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Skew group summary PostConditioning after DRV fixing:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Clock network insertion delays are now [1.122ns, 1.419ns] average 1.292ns std.dev 0.064ns
[06/26 03:04:47    484s]     Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:47    484s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:47    484s] UM:                                                                   Fixing DRVs
[06/26 03:04:47    484s]     Buffering to fix DRVs...
[06/26 03:04:47    484s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ..[06/26 03:04:47    484s] success count. Default: 0, QS: 0, QD: 0, FS: 0
.100% 
[06/26 03:04:47    484s]     Inserted 0 buffers and inverters.
[06/26 03:04:47    484s]     CCOpt-PostConditioning: nets considered: 301, nets tested: 301, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 10, buffered: 0
[06/26 03:04:47    484s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/26 03:04:47    484s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:47    484s]       cell areas       : b=0.000um^2, i=3035.411um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3378.240um^2
[06/26 03:04:47    484s]       cell capacitance : b=0.000pF, i=3.877pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=3.944pF
[06/26 03:04:47    484s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:47    484s]       wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:47    484s]       wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:47    484s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[06/26 03:04:47    484s]       Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.683ns, 0.683ns, 0.662ns, 0.636ns, 0.621ns]} avg=0.688ns sd=0.038ns sum=6.880ns
[06/26 03:04:47    484s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/26 03:04:47    484s]       Trunk : target=0.223ns count=129 avg=0.132ns sd=0.057ns min=0.032ns max=0.219ns {62 <= 0.134ns, 30 <= 0.178ns, 25 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:47    484s]       Leaf  : target=0.040ns count=10 avg=0.728ns sd=0.038ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:47    484s]       Leaf  : target=0.223ns count=162 avg=0.116ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:47    484s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[06/26 03:04:47    484s]        Invs: sky130_fd_sc_hd__clkinv_16: 22 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 247 
[06/26 03:04:47    484s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:47    484s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/26 03:04:47    484s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.419, avg=1.292, sd=0.064], skew [0.298 vs 0.262*], 98% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.309 gs=0.348)
[06/26 03:04:47    484s]     Clock network insertion delays are now [1.122ns, 1.419ns] average 1.292ns std.dev 0.064ns
[06/26 03:04:47    484s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:47    484s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:47    484s] UM:                                                                   Buffering to fix DRVs
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] Slew Diagnostics: After DRV fixing
[06/26 03:04:47    484s] ==================================
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] Global Causes:
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] -----
[06/26 03:04:47    484s] Cause
[06/26 03:04:47    484s] -----
[06/26 03:04:47    484s]   (empty table)
[06/26 03:04:47    484s] -----
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] Top 5 overslews:
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] ------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s] Overslew    Causes                                                          Driving Pin
[06/26 03:04:47    484s] ------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s] 0.732ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00224/Y
[06/26 03:04:47    484s]    -        2. Route buffering full search disabled                                        -
[06/26 03:04:47    484s] 0.724ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00248/Y
[06/26 03:04:47    484s]    -        2. Route buffering full search disabled                                        -
[06/26 03:04:47    484s] 0.715ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00252/Y
[06/26 03:04:47    484s]    -        2. Route buffering full search disabled                                        -
[06/26 03:04:47    484s] 0.712ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00220/Y
[06/26 03:04:47    484s]    -        2. Route buffering full search disabled                                        -
[06/26 03:04:47    484s] 0.712ns     1. Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00228/Y
[06/26 03:04:47    484s]    -        2. Route buffering full search disabled                                        -
[06/26 03:04:47    484s] ------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] Cause                                   Occurences
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] Inst already optimally sized                10
[06/26 03:04:47    484s] Route buffering full search disabled        10
[06/26 03:04:47    484s] Gate sizing inadequate                       1
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] Violation diagnostics counts from the 10 nodes that have violations:
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] Cause                                   Occurences
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] Inst already optimally sized                10
[06/26 03:04:47    484s] Route buffering full search disabled        10
[06/26 03:04:47    484s] Gate sizing inadequate                       1
[06/26 03:04:47    484s] --------------------------------------------------
[06/26 03:04:47    484s] 
[06/26 03:04:47    484s]     Fixing Skew by cell sizing...
[06/26 03:04:47    485s] Path optimization required 47 stage delay updates 
[06/26 03:04:47    485s] Fixing short paths with downsize only
[06/26 03:04:47    485s]     Resized 2 clock insts to decrease delay.
[06/26 03:04:47    485s] Path optimization required 9 stage delay updates 
[06/26 03:04:47    485s]     Resized 0 clock insts to increase delay.
[06/26 03:04:47    485s]     
[06/26 03:04:47    485s]     PRO Statistics: Fix Skew (cell sizing):
[06/26 03:04:47    485s]     =======================================
[06/26 03:04:47    485s]     
[06/26 03:04:47    485s]     Cell changes by Net Type:
[06/26 03:04:47    485s]     
[06/26 03:04:47    485s]     ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    485s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[06/26 03:04:47    485s]     ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    485s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[06/26 03:04:47    485s]     trunk             12 (75.0%)           2 (100.0%)           0            0                    2 (100.0%)          10 (71.4%)
[06/26 03:04:47    485s]     leaf               4 (25.0%)           0                    0            0                    0 (0.0%)             4 (28.6%)
[06/26 03:04:47    485s]     ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    485s]     Total             16 (100%)            2 (100%)      -            -                           2 (100%)            14 (100%)
[06/26 03:04:47    485s]     ----------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:47    485s]     
[06/26 03:04:47    485s]     Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 42.541um^2 (1.259%)
[06/26 03:04:47    485s]     Max. move: 4.140um(CTS_csf_inv_00924 {Ccopt::ClockTree::ClockDriver at 0x7f44d70ed628, uid:A79f6, a csf sky130_fd_sc_hd__clkinv_4 at (413.080,688.160) in powerdomain AO in usermodule module riscv_top in clock tree clk} and 2 others), Min. move: 0.000um, Avg. move: 0.258um
[06/26 03:04:47    485s]     
[06/26 03:04:48    485s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[06/26 03:04:48    485s]       cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:48    485s]       cell areas       : b=0.000um^2, i=3077.952um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3420.781um^2
[06/26 03:04:48    485s]       cell capacitance : b=0.000pF, i=3.937pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.003pF
[06/26 03:04:48    485s]       sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:48    485s]       wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:48    485s]       wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:48    485s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[06/26 03:04:48    485s]       Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.636ns, 0.621ns]} avg=0.693ns sd=0.037ns sum=6.927ns
[06/26 03:04:48    485s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[06/26 03:04:48    485s]       Trunk : target=0.223ns count=129 avg=0.131ns sd=0.056ns min=0.032ns max=0.219ns {62 <= 0.134ns, 32 <= 0.178ns, 23 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:48    485s]       Leaf  : target=0.040ns count=10 avg=0.733ns sd=0.037ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:48    485s]       Leaf  : target=0.223ns count=162 avg=0.115ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:48    485s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[06/26 03:04:48    485s]        Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 245 
[06/26 03:04:48    485s]        ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:48    485s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[06/26 03:04:48    485s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:48    485s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[06/26 03:04:48    485s]       skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:48    485s]     Clock network insertion delays are now [1.122ns, 1.416ns] average 1.293ns std.dev 0.063ns
[06/26 03:04:48    485s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:04:48    485s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:48    485s] UM:                                                                   Fixing Skew by cell sizing
[06/26 03:04:48    485s]     Reconnecting optimized routes...
[06/26 03:04:48    485s]     Reset timing graph...
[06/26 03:04:48    485s] Ignoring AAE DB Resetting ...
[06/26 03:04:48    485s]     Reset timing graph done.
[06/26 03:04:48    485s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:48    485s]     ClockRefiner...
[06/26 03:04:48    485s] Assigned high priority to 0 cells.
[06/26 03:04:48    485s]     Performing Single Pass Refine Place.
[06/26 03:04:48    485s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2192.3M
[06/26 03:04:48    485s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:48    485s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2192.3M
[06/26 03:04:48    485s] Info: 300 insts are soft-fixed.
[06/26 03:04:48    485s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.191, REAL:0.192, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Starting CMU at level 5, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.008, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.333, REAL:0.333, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.333, REAL:0.334, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.035, REAL:0.035, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.041, REAL:0.041, MEM:2192.3M
[06/26 03:04:48    485s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2192.3MB).
[06/26 03:04:48    485s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.443, REAL:0.444, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.443, REAL:0.444, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF: Starting RefinePlace at level 1, MEM:2192.3M
[06/26 03:04:48    485s] *** Starting place_detail (0:08:06 mem=2192.3M) ***
[06/26 03:04:48    485s] Total net bbox length = 1.050e+06 (5.097e+05 5.401e+05) (ext = 2.433e+05)
[06/26 03:04:48    485s] Info: 300 insts are soft-fixed.
[06/26 03:04:48    485s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:48    485s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:04:48    485s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:48    485s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2192.3M
[06/26 03:04:48    485s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2192.3M
[06/26 03:04:48    486s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2192.3M
[06/26 03:04:48    486s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2192.3M
[06/26 03:04:48    486s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2192.3M
[06/26 03:04:48    486s] Starting refinePlace ...
[06/26 03:04:49    486s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:04:49    486s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2192.3MB) @(0:08:06 - 0:08:06).
[06/26 03:04:49    486s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:04:49    486s] wireLenOptFixPriorityInst 1486 inst fixed
[06/26 03:04:49    486s] 
[06/26 03:04:49    486s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:04:49    486s] Move report: legalization moves 1 insts, mean move: 2.72 um, max move: 2.72 um
[06/26 03:04:49    486s] 	Max move on inst (mem/icache/sram_00_din_reg[21]): (380.42, 973.76) --> (380.42, 971.04)
[06/26 03:04:49    486s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2192.3MB) @(0:08:06 - 0:08:07).
[06/26 03:04:49    486s] Move report: Detail placement moves 1 insts, mean move: 2.72 um, max move: 2.72 um
[06/26 03:04:49    486s] 	Max move on inst (mem/icache/sram_00_din_reg[21]): (380.42, 973.76) --> (380.42, 971.04)
[06/26 03:04:49    486s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2192.3MB
[06/26 03:04:49    486s] Statistics of distance of Instance movement in refine placement:
[06/26 03:04:49    486s]   maximum (X+Y) =         2.72 um
[06/26 03:04:49    486s]   inst (mem/icache/sram_00_din_reg[21]) with max move: (380.42, 973.76) -> (380.42, 971.04)
[06/26 03:04:49    486s]   mean    (X+Y) =         2.72 um
[06/26 03:04:49    486s] Summary Report:
[06/26 03:04:49    486s] Instances move: 1 (out of 10052 movable)
[06/26 03:04:49    486s] Instances flipped: 0
[06/26 03:04:49    486s] Mean displacement: 2.72 um
[06/26 03:04:49    486s] Max displacement: 2.72 um (Instance: mem/icache/sram_00_din_reg[21]) (380.42, 973.76) -> (380.42, 971.04)
[06/26 03:04:49    486s] Total instances moved : 1
[06/26 03:04:49    486s] 	Length: 12 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dlxtn_1
[06/26 03:04:49    486s] 	Violation at original loc: Placement Blockage Violation
[06/26 03:04:49    486s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.628, REAL:0.485, MEM:2192.3M
[06/26 03:04:49    486s] Total net bbox length = 1.050e+06 (5.097e+05 5.401e+05) (ext = 2.433e+05)
[06/26 03:04:49    486s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2192.3MB
[06/26 03:04:49    486s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2192.3MB) @(0:08:06 - 0:08:07).
[06/26 03:04:49    486s] *** Finished place_detail (0:08:07 mem=2192.3M) ***
[06/26 03:04:49    486s] OPERPROF: Finished RefinePlace at level 1, CPU:0.825, REAL:0.683, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.3M
[06/26 03:04:49    486s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:49    486s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.114, REAL:0.115, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Starting CMU at level 4, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.007, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.241, REAL:0.241, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.241, REAL:0.242, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2192.3M
[06/26 03:04:49    486s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2192.3M
[06/26 03:04:49    487s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2192.3M
[06/26 03:04:49    487s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.036, MEM:2192.3M
[06/26 03:04:49    487s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2192.3MB).
[06/26 03:04:49    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.337, REAL:0.338, MEM:2192.3M
[06/26 03:04:49    487s] Moved 0 and flipped 0 of 300 clock instances (excluding sinks) during refinement
[06/26 03:04:49    487s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/26 03:04:49    487s] Moved 0 and flipped 0 of 1496 clock sinks during refinement.
[06/26 03:04:49    487s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/26 03:04:49    487s]     Moved 0, flipped 0 and cell swapped 0 of 1796 clock instance(s) during refinement.
[06/26 03:04:49    487s]     The largest move was 0 microns for .
[06/26 03:04:49    487s] Revert refine place priority changes on 0 cells.
[06/26 03:04:49    487s]     ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.5)
[06/26 03:04:49    487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:49    487s] UM:                                                                   ClockRefiner
[06/26 03:04:49    487s]     Set dirty flag on 33 insts, 64 nets
[06/26 03:04:49    487s]   PostConditioning done.
[06/26 03:04:49    487s] Net route status summary:
[06/26 03:04:49    487s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=301, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:49    487s]   Non-clock: 17942 (unrouted=7700, trialRouted=10242, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7700, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:04:49    487s]   Update timing and DAG stats after post-conditioning...
[06/26 03:04:49    487s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:04:49    487s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:04:49    487s]   Rebuilding timing graph...
[06/26 03:04:49    487s] Topological Sorting (REAL = 0:00:00.0, MEM = 2192.3M, InitMEM = 2192.3M)
[06/26 03:04:49    487s]   Rebuilding timing graph done.
[06/26 03:04:49    487s] End AAE Lib Interpolated Model. (MEM=2192.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:50    487s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.3)
[06/26 03:04:50    487s]   Clock DAG stats after post-conditioning:
[06/26 03:04:50    487s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:50    487s]     cell areas       : b=0.000um^2, i=3077.952um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3420.781um^2
[06/26 03:04:50    487s]     cell capacitance : b=0.000pF, i=3.937pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.003pF
[06/26 03:04:50    487s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:50    487s]     wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:50    487s]     wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:50    487s]   Clock DAG net violations after post-conditioning:
[06/26 03:04:50    487s]     Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.636ns, 0.621ns]} avg=0.693ns sd=0.037ns sum=6.927ns
[06/26 03:04:50    487s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/26 03:04:50    487s]     Trunk : target=0.223ns count=129 avg=0.131ns sd=0.056ns min=0.032ns max=0.219ns {62 <= 0.134ns, 32 <= 0.178ns, 23 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:50    487s]     Leaf  : target=0.040ns count=10 avg=0.733ns sd=0.037ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:50    487s]     Leaf  : target=0.223ns count=162 avg=0.115ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:50    487s]   Clock DAG library cell distribution after post-conditioning {count}:
[06/26 03:04:50    487s]      Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 245 
[06/26 03:04:50    487s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:50    487s]   Primary reporting skew group after post-conditioning:
[06/26 03:04:50    487s]     skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:50    487s]   Skew group summary after post-conditioning:
[06/26 03:04:50    487s]     skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:50    487s]   Clock network insertion delays are now [1.122ns, 1.416ns] average 1.293ns std.dev 0.063ns
[06/26 03:04:50    487s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:04.0 real=0:00:03.5)
[06/26 03:04:50    487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:50    487s] UM:                                                                   CCOpt::Phase::PostConditioning
[06/26 03:04:50    487s]   Setting CTS place status to fixed for clock tree and sinks.
[06/26 03:04:50    487s] numClockCells = 302, numClockCellsFixed = 302, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/26 03:04:50    487s]   Post-balance tidy up or trial balance steps...
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG stats at end of CTS:
[06/26 03:04:50    487s]   ==============================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   --------------------------------------------------------------
[06/26 03:04:50    487s]   Cell type                     Count    Area        Capacitance
[06/26 03:04:50    487s]   --------------------------------------------------------------
[06/26 03:04:50    487s]   Buffers                          0        0.000       0.000
[06/26 03:04:50    487s]   Inverters                      282     3077.952       3.937
[06/26 03:04:50    487s]   Integrated Clock Gates          18      342.829       0.067
[06/26 03:04:50    487s]   Non-Integrated Clock Gates       0        0.000       0.000
[06/26 03:04:50    487s]   Clock Logic                      0        0.000       0.000
[06/26 03:04:50    487s]   All                            300     3420.781       4.003
[06/26 03:04:50    487s]   --------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG wire lengths at end of CTS:
[06/26 03:04:50    487s]   =====================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   --------------------
[06/26 03:04:50    487s]   Type     Wire Length
[06/26 03:04:50    487s]   --------------------
[06/26 03:04:50    487s]   Top           0.000
[06/26 03:04:50    487s]   Trunk     13848.800
[06/26 03:04:50    487s]   Leaf      16916.010
[06/26 03:04:50    487s]   Total     30764.810
[06/26 03:04:50    487s]   --------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG capacitances at end of CTS:
[06/26 03:04:50    487s]   =====================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   ----------------------------------
[06/26 03:04:50    487s]   Type     Gate      Wire     Total
[06/26 03:04:50    487s]   ----------------------------------
[06/26 03:04:50    487s]   Top       0.000    0.000     0.000
[06/26 03:04:50    487s]   Trunk     4.003    1.880     5.883
[06/26 03:04:50    487s]   Leaf      6.245    2.224     8.469
[06/26 03:04:50    487s]   Total    10.248    4.104    14.352
[06/26 03:04:50    487s]   ----------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG sink capacitances at end of CTS:
[06/26 03:04:50    487s]   ==========================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   --------------------------------------------------------
[06/26 03:04:50    487s]   Count    Total    Average    Std. Dev.    Min      Max
[06/26 03:04:50    487s]   --------------------------------------------------------
[06/26 03:04:50    487s]   1496     6.245     0.004       0.030      0.002    0.377
[06/26 03:04:50    487s]   --------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG net violations at end of CTS:
[06/26 03:04:50    487s]   =======================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Remaining Transition    ns        10       0.693       0.037      6.927    [0.732, 0.724, 0.715, 0.712, 0.712, 0.709, 0.683, 0.683, 0.636, 0.621]
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/26 03:04:50    487s]   ====================================================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[06/26 03:04:50    487s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Trunk       0.223      129      0.131       0.056      0.032    0.219    {62 <= 0.134ns, 32 <= 0.178ns, 23 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}                                      -
[06/26 03:04:50    487s]   Leaf        0.040       10      0.733       0.037      0.661    0.772                                        -                                        {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:50    487s]   Leaf        0.223      162      0.115       0.021      0.061    0.221    {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}                                      -
[06/26 03:04:50    487s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock DAG library cell distribution at end of CTS:
[06/26 03:04:50    487s]   ==================================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   -------------------------------------------------------------
[06/26 03:04:50    487s]   Name                          Type        Inst     Inst Area 
[06/26 03:04:50    487s]                                             Count    (um^2)
[06/26 03:04:50    487s]   -------------------------------------------------------------
[06/26 03:04:50    487s]   sky130_fd_sc_hd__clkinv_16    inverter      24       720.691
[06/26 03:04:50    487s]   sky130_fd_sc_hd__clkinv_8     inverter      13       211.453
[06/26 03:04:50    487s]   sky130_fd_sc_hd__clkinv_4     inverter     245      2145.808
[06/26 03:04:50    487s]   sky130_fd_sc_hd__sdlclkp_2    icg            4        80.077
[06/26 03:04:50    487s]   sky130_fd_sc_hd__sdlclkp_1    icg           14       262.752
[06/26 03:04:50    487s]   -------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Primary reporting skew group summary at end of CTS:
[06/26 03:04:50    487s]   ===================================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    1.122     1.416     0.295    0.262*           0.106           0.004           1.293        0.063     98.5% {1.149, 1.411}
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Skew group summary at end of CTS:
[06/26 03:04:50    487s]   =================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    1.122     1.416     0.295    0.262*           0.106           0.004           1.293        0.063     98.5% {1.149, 1.411}
[06/26 03:04:50    487s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Min/max skew group path pins for unmet skew targets:
[06/26 03:04:50    487s]   ====================================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   -----------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Half-corner                            Skew Group                Min/Max    Delay    Pin
[06/26 03:04:50    487s]   -----------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    Min        1.122    mem/dcache/store_write_req_reg/CLK
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    Max        1.416    mem/icache/sram_11/clk
[06/26 03:04:50    487s]   -----------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Clock network insertion delays are now [1.122ns, 1.416ns] average 1.293ns std.dev 0.063ns
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Found a total of 20 clock tree pins with a slew violation.
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Slew violation summary across all clock trees - Top 10 violating pins:
[06/26 03:04:50    487s]   ======================================================================
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Target and measured clock slews (in ns):
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   ------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   Half corner                          Violation  Slew    Slew      Dont   Ideal  Target            Pin
[06/26 03:04:50    487s]                                        amount     target  achieved  touch  net?   source            
[06/26 03:04:50    487s]                                                                     net?                            
[06/26 03:04:50    487s]   ------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.732    0.040    0.772    N      N      liberty explicit  mem/icache/sram_10/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.724    0.040    0.763    N      N      liberty explicit  mem/dcache/sram_01/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.715    0.040    0.755    N      N      liberty explicit  mem/dcache/sram_00/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.712    0.040    0.752    N      N      liberty explicit  mem/icache/sram_01/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.712    0.040    0.752    N      N      liberty explicit  mem/icache/sram_11/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.709    0.040    0.749    N      N      liberty explicit  mem/dcache/sram_10/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.683    0.040    0.723    N      N      liberty explicit  mem/icache/sram_00/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.683    0.040    0.723    N      N      liberty explicit  mem/dcache/sram_11/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.636    0.040    0.676    N      N      liberty explicit  mem/icache/meta/clk
[06/26 03:04:50    487s]   ss_100C_1v60.setup_delay:setup.late    0.621    0.040    0.661    N      N      liberty explicit  mem/dcache/meta/clk
[06/26 03:04:50    487s]   ------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Target sources:
[06/26 03:04:50    487s]   auto extracted - target was extracted from SDC.
[06/26 03:04:50    487s]   auto computed - target was computed when balancing trees.
[06/26 03:04:50    487s]   explicit - target is explicitly set via cts_target_max_transition_time property.
[06/26 03:04:50    487s]   pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
[06/26 03:04:50    487s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Found 0 pins on nets marked dont_touch that have slew violations.
[06/26 03:04:50    487s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[06/26 03:04:50    487s]   Found 0 pins on nets marked ideal_network that have slew violations.
[06/26 03:04:50    487s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   
[06/26 03:04:50    487s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:04:50    488s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:50    488s] UM:                                                                   Post-balance tidy up or trial balance steps
[06/26 03:04:50    488s] Synthesizing clock trees done.
[06/26 03:04:50    488s] Tidy Up And Update Timing...
[06/26 03:04:50    488s] Connecting clock gate test enables...
[06/26 03:04:50    488s] Connecting clock gate test enables done.
[06/26 03:04:50    488s] External - Set all clocks to propagated mode...
[06/26 03:04:50    488s] Innovus updating I/O latencies
[06/26 03:04:50    488s] #################################################################################
[06/26 03:04:50    488s] # Design Stage: PreRoute
[06/26 03:04:50    488s] # Design Name: riscv_top
[06/26 03:04:50    488s] # Design Mode: 130nm
[06/26 03:04:50    488s] # Analysis Mode: MMMC OCV 
[06/26 03:04:50    488s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:04:50    488s] # Signoff Settings: SI Off 
[06/26 03:04:50    488s] #################################################################################
[06/26 03:04:51    489s] Topological Sorting (REAL = 0:00:00.0, MEM = 2199.8M, InitMEM = 2199.8M)
[06/26 03:04:51    489s] Calculate early delays in OCV mode...
[06/26 03:04:51    489s] Calculate late delays in OCV mode...
[06/26 03:04:51    489s] Calculate late delays in OCV mode...
[06/26 03:04:51    489s] Calculate early delays in OCV mode...
[06/26 03:04:51    489s] Start delay calculation (fullDC) (4 T). (MEM=2199.84)
[06/26 03:04:51    489s] End AAE Lib Interpolated Model. (MEM=2224.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:04:51    490s] Total number of fetched objects 10625
[06/26 03:04:51    490s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:04:51    491s] Total number of fetched objects 10625
[06/26 03:04:51    491s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:04:51    491s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:04:51    491s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:04:51    491s] End delay calculation. (MEM=2367.33 CPU=0:00:00.8 REAL=0:00:00.0)
[06/26 03:04:51    491s] End delay calculation (fullDC). (MEM=2367.33 CPU=0:00:02.0 REAL=0:00:00.0)
[06/26 03:04:51    491s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 2367.3M) ***
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.610545
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -min -rise -0.610545 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.610545
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -min -rise -0.610545 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.624447
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -min -fall -0.624447 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.624447
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -min -fall -0.624447 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.610545
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -max -rise -0.610545 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.610545
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -max -rise -0.610545 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.624447
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -max -fall -0.624447 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.624447
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -max -fall -0.624447 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29421
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -min -rise -1.29421 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29421
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -min -rise -1.29421 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29327
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -min -fall -1.29327 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29327
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -min -fall -1.29327 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29421
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -max -rise -1.29421 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29421
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -max -rise -1.29421 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29327
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -early -max -fall -1.29327 [get_pins clk]
[06/26 03:04:52    491s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 1.29327
[06/26 03:04:52    491s] 	 Executing: set_clock_latency -source -late -max -fall -1.29327 [get_pins clk]
[06/26 03:04:52    491s] Setting all clocks to propagated mode.
[06/26 03:04:52    491s] External - Set all clocks to propagated mode done. (took cpu=0:00:03.7 real=0:00:01.6)
[06/26 03:04:52    491s] Clock DAG stats after update timingGraph:
[06/26 03:04:52    491s]   cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:04:52    491s]   cell areas       : b=0.000um^2, i=3077.952um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3420.781um^2
[06/26 03:04:52    491s]   cell capacitance : b=0.000pF, i=3.937pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.003pF
[06/26 03:04:52    491s]   sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:04:52    491s]   wire capacitance : top=0.000pF, trunk=1.880pF, leaf=2.224pF, total=4.104pF
[06/26 03:04:52    491s]   wire lengths     : top=0.000um, trunk=13848.800um, leaf=16916.010um, total=30764.810um
[06/26 03:04:52    491s] Clock DAG net violations after update timingGraph:
[06/26 03:04:52    491s]   Remaining Transition : {count=10, worst=[0.732ns, 0.724ns, 0.715ns, 0.712ns, 0.712ns, 0.709ns, 0.683ns, 0.683ns, 0.636ns, 0.621ns]} avg=0.693ns sd=0.037ns sum=6.927ns
[06/26 03:04:52    491s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/26 03:04:52    491s]   Trunk : target=0.223ns count=129 avg=0.131ns sd=0.056ns min=0.032ns max=0.219ns {62 <= 0.134ns, 32 <= 0.178ns, 23 <= 0.201ns, 6 <= 0.212ns, 6 <= 0.223ns}
[06/26 03:04:52    491s]   Leaf  : target=0.040ns count=10 avg=0.733ns sd=0.037ns min=0.661ns max=0.772ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:04:52    491s]   Leaf  : target=0.223ns count=162 avg=0.115ns sd=0.021ns min=0.061ns max=0.221ns {148 <= 0.134ns, 12 <= 0.178ns, 1 <= 0.201ns, 0 <= 0.212ns, 1 <= 0.223ns}
[06/26 03:04:52    491s] Clock DAG library cell distribution after update timingGraph {count}:
[06/26 03:04:52    491s]    Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 245 
[06/26 03:04:52    491s]    ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:04:52    491s] Primary reporting skew group after update timingGraph:
[06/26 03:04:52    491s]   skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:52    491s] Skew group summary after update timingGraph:
[06/26 03:04:52    491s]   skew_group clk/my_constraint_mode: insertion delay [min=1.122, max=1.416, avg=1.293, sd=0.063], skew [0.295 vs 0.262*], 98.5% {1.149, 1.411} (wid=0.204 ws=0.106) (gid=1.300 gs=0.340)
[06/26 03:04:52    491s] Clock network insertion delays are now [1.122ns, 1.416ns] average 1.293ns std.dev 0.063ns
[06/26 03:04:52    491s] Logging CTS constraint violations...
[06/26 03:04:52    491s]   Clock tree clk has 10 slew violations.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/icache/CTS_ccl_a_inv_00224 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (431.940,1267.520), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/icache/sram_10/clk with a slew time target of 0.040ns. Achieved a slew time of 0.772ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/dcache/CTS_ccl_a_inv_00248 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (1197.840,557.600), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/dcache/sram_01/clk with a slew time target of 0.040ns. Achieved a slew time of 0.763ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/dcache/CTS_ccl_a_inv_00252 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (374.900,383.520), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/dcache/sram_00/clk with a slew time target of 0.040ns. Achieved a slew time of 0.755ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/icache/CTS_ccl_a_inv_00228 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (1213.480,1131.520), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/icache/sram_01/clk with a slew time target of 0.040ns. Achieved a slew time of 0.752ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/icache/CTS_ccl_a_inv_00220 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (1212.100,1398.080), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/icache/sram_11/clk with a slew time target of 0.040ns. Achieved a slew time of 0.752ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/dcache/CTS_ccl_a_inv_00244 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (391.000,685.440), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/dcache/sram_10/clk with a slew time target of 0.040ns. Achieved a slew time of 0.749ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/icache/CTS_ccl_a_inv_00232 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (374.440,973.760), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/icache/sram_00/clk with a slew time target of 0.040ns. Achieved a slew time of 0.723ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/dcache/CTS_ccl_a_inv_00240 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (1212.560,832.320), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/dcache/sram_11/clk with a slew time target of 0.040ns. Achieved a slew time of 0.723ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/icache/CTS_cdb_inv_02235 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (610.420,1191.360), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/icache/meta/clk with a slew time target of 0.040ns. Achieved a slew time of 0.676ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell mem/dcache/CTS_csf_inv_00899 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (961.860,388.960), in power domain AO with half corner ss_100C_1v60.setup_delay:setup.late. The worst violation was at the pin mem/dcache/meta/clk with a slew time target of 0.040ns. Achieved a slew time of 0.661ns.
[06/26 03:04:52    491s] 
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1007' for more detail.
[06/26 03:04:52    491s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.030ns for skew group clk/my_constraint_mode in half corner ss_100C_1v60.setup_delay:setup.late. Achieved skew of 0.295ns.
[06/26 03:04:52    491s] Type 'man IMPCCOPT-1023' for more detail.
[06/26 03:04:52    491s] Logging CTS constraint violations done.
[06/26 03:04:52    491s] Tidy Up And Update Timing done. (took cpu=0:00:04.0 real=0:00:01.9)
[06/26 03:04:52    492s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:52    492s] UM:                                                                   Tidy Up And Update Timing
[06/26 03:04:52    492s] cleaningup cpe interface
[06/26 03:04:52    492s] Runtime done. (took cpu=0:01:26 real=0:00:56.5)
[06/26 03:04:52    492s] Runtime Report Coverage % = 99.1
[06/26 03:04:52    492s] Runtime Summary
[06/26 03:04:52    492s] ===============
[06/26 03:04:52    492s] Clock Runtime:  (50%) Core CTS          28.16 (Init 5.30, Construction 11.42, Implementation 5.19, eGRPC 2.92, PostConditioning 1.95, Other 1.37)
[06/26 03:04:52    492s] Clock Runtime:  (40%) CTS services      22.85 (RefinePlace 6.78, EarlyGlobalClock 3.16, NanoRoute 12.25, ExtractRC 0.66)
[06/26 03:04:52    492s] Clock Runtime:   (8%) Other CTS          4.93 (Init 2.00, CongRepair 1.33, TimingUpdate 1.59, Other 0.01)
[06/26 03:04:52    492s] Clock Runtime: (100%) Total             55.94
[06/26 03:04:52    492s] 
[06/26 03:04:52    492s] 
[06/26 03:04:52    492s] Runtime Summary:
[06/26 03:04:52    492s] ================
[06/26 03:04:52    492s] 
[06/26 03:04:52    492s] -----------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:52    492s] wall   % time  children  called  name
[06/26 03:04:52    492s] -----------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:52    492s] 56.45  100.00   56.45      0       
[06/26 03:04:52    492s] 56.45  100.00   55.94      1     Runtime
[06/26 03:04:52    492s]  3.20    5.67    3.17      1     CCOpt::Phase::Initialization
[06/26 03:04:52    492s]  3.17    5.61    3.07      1       Check Prerequisites
[06/26 03:04:52    492s]  0.65    1.16    0.00      1         Leaving CCOpt scope - CheckPlace
[06/26 03:04:52    492s]  2.41    4.28    0.04      1         Validating CTS configuration
[06/26 03:04:52    492s]  0.08    0.15    0.01      2           Checking module port directions
[06/26 03:04:52    492s]  0.01    0.02    0.00      2             Leaving CCOpt scope
[06/26 03:04:52    492s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[06/26 03:04:52    492s]  3.52    6.23    3.39      1     CCOpt::Phase::PreparingToBalance
[06/26 03:04:52    492s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/26 03:04:52    492s]  1.34    2.38    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/26 03:04:52    492s]  0.61    1.08    0.00      1       Legalization setup
[06/26 03:04:52    492s]  1.44    2.55    0.04      1       Validating CTS configuration
[06/26 03:04:52    492s]  0.60    1.05    0.00      1     Preparing To Balance
[06/26 03:04:52    492s] 13.90   24.63   13.81      1     CCOpt::Phase::Construction
[06/26 03:04:52    492s]  6.95   12.30    6.85      1       Stage::Clustering
[06/26 03:04:52    492s]  6.00   10.62    5.79      1         Clustering
[06/26 03:04:52    492s]  0.04    0.06    0.00      1           Initialize for clustering
[06/26 03:04:52    492s]  2.32    4.12    0.02      1           Bottom-up phase
[06/26 03:04:52    492s]  0.02    0.04    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  3.42    6.07    2.56      1           Legalizing clock trees
[06/26 03:04:52    492s]  2.31    4.09    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/26 03:04:52    492s]  0.25    0.45    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  0.86    1.52    0.42      1         Update congestion based capacitance
[06/26 03:04:52    492s]  0.17    0.31    0.00      1           Leaving CCOpt scope - extractRC
[06/26 03:04:52    492s]  0.24    0.43    0.00      1           Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  5.26    9.31    5.19      1       Stage::DRV Fixing
[06/26 03:04:52    492s]  3.89    6.90    0.00      1         Fixing clock tree slew time and max cap violations
[06/26 03:04:52    492s]  1.30    2.30    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/26 03:04:52    492s]  1.60    2.84    1.44      1       Stage::Insertion Delay Reduction
[06/26 03:04:52    492s]  0.06    0.11    0.00      1         Removing unnecessary root buffering
[06/26 03:04:52    492s]  0.06    0.11    0.00      1         Removing unconstrained drivers
[06/26 03:04:52    492s]  0.10    0.18    0.00      1         Reducing insertion delay 1
[06/26 03:04:52    492s]  0.78    1.39    0.00      1         Removing longest path buffering
[06/26 03:04:52    492s]  0.42    0.75    0.00      1         Reducing insertion delay 2
[06/26 03:04:52    492s]  6.48   11.48    6.35      1     CCOpt::Phase::Implementation
[06/26 03:04:52    492s]  0.98    1.73    0.87      1       Stage::Reducing Power
[06/26 03:04:52    492s]  0.19    0.34    0.00      1         Improving clock tree routing
[06/26 03:04:52    492s]  0.41    0.73    0.02      1         Reducing clock tree power 1
[06/26 03:04:52    492s]  0.02    0.04    0.00      1           Legalizing clock trees
[06/26 03:04:52    492s]  0.27    0.47    0.00      1         Reducing clock tree power 2
[06/26 03:04:52    492s]  1.89    3.35    1.66      1       Stage::Balancing
[06/26 03:04:52    492s]  1.16    2.06    0.97      1         Approximately balancing fragments step
[06/26 03:04:52    492s]  0.18    0.32    0.00      1           Resolve constraints - Approximately balancing fragments
[06/26 03:04:52    492s]  0.08    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/26 03:04:52    492s]  0.06    0.11    0.00      1           Moving gates to improve sub-tree skew
[06/26 03:04:52    492s]  0.30    0.53    0.00      1           Approximately balancing fragments bottom up
[06/26 03:04:52    492s]  0.34    0.61    0.00      1           Approximately balancing fragments, wire and cell delays
[06/26 03:04:52    492s]  0.09    0.15    0.00      1         Improving fragments clock skew
[06/26 03:04:52    492s]  0.27    0.48    0.14      1         Approximately balancing step
[06/26 03:04:52    492s]  0.09    0.16    0.00      1           Resolve constraints - Approximately balancing
[06/26 03:04:52    492s]  0.05    0.09    0.00      1           Approximately balancing, wire and cell delays
[06/26 03:04:52    492s]  0.07    0.13    0.00      1         Fixing clock tree overload
[06/26 03:04:52    492s]  0.06    0.11    0.00      1         Approximately balancing paths
[06/26 03:04:52    492s]  2.06    3.65    1.48      1       Stage::Polishing
[06/26 03:04:52    492s]  0.17    0.31    0.00      1         Leaving CCOpt scope - extractRC
[06/26 03:04:52    492s]  0.25    0.45    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  0.08    0.14    0.00      1         Merging balancing drivers for power
[06/26 03:04:52    492s]  0.08    0.14    0.00      1         Improving clock skew
[06/26 03:04:52    492s]  0.82    1.45    0.05      1         Reducing clock tree power 3
[06/26 03:04:52    492s]  0.05    0.09    0.00      2           Legalizing clock trees
[06/26 03:04:52    492s]  0.07    0.13    0.00      1         Improving insertion delay
[06/26 03:04:52    492s]  1.42    2.52    1.12      1       Stage::Updating netlist
[06/26 03:04:52    492s]  1.12    1.98    0.00      1         ClockRefiner
[06/26 03:04:52    492s]  6.43   11.39    5.20      1     CCOpt::Phase::eGRPC
[06/26 03:04:52    492s]  1.64    2.91    1.52      1       Leaving CCOpt scope - Routing Tools
[06/26 03:04:52    492s]  1.52    2.69    0.00      1         Early Global Route - eGR only step
[06/26 03:04:52    492s]  0.16    0.29    0.00      1       Leaving CCOpt scope - extractRC
[06/26 03:04:52    492s]  0.21    0.38    0.21      1       Reset bufferability constraints
[06/26 03:04:52    492s]  0.21    0.37    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  0.23    0.40    0.03      1       Moving buffers
[06/26 03:04:52    492s]  0.03    0.05    0.00      1         Violation analysis
[06/26 03:04:52    492s]  0.67    1.19    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[06/26 03:04:52    492s]  0.01    0.02    0.00      1         Artificially removing long paths
[06/26 03:04:52    492s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[06/26 03:04:52    492s]  0.13    0.22    0.00      1       Fixing DRVs
[06/26 03:04:52    492s]  0.06    0.11    0.00      1       Reconnecting optimized routes
[06/26 03:04:52    492s]  0.25    0.43    0.00      1       Violation analysis
[06/26 03:04:52    492s]  0.01    0.02    0.00      1       Moving clock insts towards fanout
[06/26 03:04:52    492s]  1.83    3.24    0.00      1       ClockRefiner
[06/26 03:04:52    492s] 16.35   28.95   16.10      1     CCOpt::Phase::Routing
[06/26 03:04:52    492s] 15.56   27.55   15.21      1       Leaving CCOpt scope - Routing Tools
[06/26 03:04:52    492s]  1.64    2.90    0.00      1         Early Global Route - eGR->NR step
[06/26 03:04:52    492s] 12.25   21.70    0.00      1         NanoRoute
[06/26 03:04:52    492s]  1.33    2.35    0.00      1         Congestion Repair
[06/26 03:04:52    492s]  0.15    0.27    0.00      1       Leaving CCOpt scope - extractRC
[06/26 03:04:52    492s]  0.40    0.70    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  3.48    6.16    2.67      1     CCOpt::Phase::PostConditioning
[06/26 03:04:52    492s]  0.00    0.00    0.00      1       Reset bufferability constraints
[06/26 03:04:52    492s]  0.15    0.26    0.00      1       Upsizing to fix DRVs
[06/26 03:04:52    492s]  0.13    0.24    0.00      1       Recomputing CTS skew targets
[06/26 03:04:52    492s]  0.14    0.25    0.00      1       Fixing DRVs
[06/26 03:04:52    492s]  0.14    0.24    0.00      1       Buffering to fix DRVs
[06/26 03:04:52    492s]  0.19    0.33    0.00      1       Fixing Skew by cell sizing
[06/26 03:04:52    492s]  0.08    0.14    0.00      1       Reconnecting optimized routes
[06/26 03:04:52    492s]  1.52    2.70    0.00      1       ClockRefiner
[06/26 03:04:52    492s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/26 03:04:52    492s]  0.32    0.57    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[06/26 03:04:52    492s]  0.10    0.18    0.00      1     Post-balance tidy up or trial balance steps
[06/26 03:04:52    492s]  1.89    3.34    1.59      1     Tidy Up And Update Timing
[06/26 03:04:52    492s]  1.59    2.82    0.00      1       External - Set all clocks to propagated mode
[06/26 03:04:52    492s] -----------------------------------------------------------------------------------------------------------------------------------
[06/26 03:04:52    492s] 
[06/26 03:04:52    492s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:04:52    492s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.010, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:52    492s] Synthesizing clock trees with CCOpt done.
[06/26 03:04:52    492s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:04:52    492s] UM:                                                                   cts
[06/26 03:04:52    492s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/26 03:04:52    492s] Type 'man IMPSP-9025' for more detail.
[06/26 03:04:52    492s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[06/26 03:04:52    492s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:52    492s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.131, REAL:0.132, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.258, REAL:0.260, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.258, REAL:0.261, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.035, REAL:0.035, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.042, REAL:0.042, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1961.3M
[06/26 03:04:52    492s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:53    493s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.130, REAL:0.131, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.256, REAL:0.258, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.256, REAL:0.258, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.035, REAL:0.035, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[06/26 03:04:53    493s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[06/26 03:04:53    493s] Info: 4 threads available for lower-level modules during optimization.
[06/26 03:04:53    493s] GigaOpt running with 4 threads.
[06/26 03:04:53    493s] OPERPROF: Starting DPlace-Init at level 1, MEM:1961.3M
[06/26 03:04:53    493s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:04:53    493s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:1961.3M
[06/26 03:04:53    493s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1961.3M
[06/26 03:04:54    493s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.129, REAL:0.130, MEM:1961.3M
[06/26 03:04:54    493s] OPERPROF:       Starting CMU at level 4, MEM:1961.3M
[06/26 03:04:54    493s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.008, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.262, REAL:0.262, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.262, REAL:0.263, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:1969.3M
[06/26 03:04:54    493s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1969.3MB).
[06/26 03:04:54    493s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.372, REAL:0.374, MEM:1969.3M
[06/26 03:04:54    493s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[06/26 03:04:54    493s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[06/26 03:04:54    493s] .
[06/26 03:04:54    493s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1969.3M
[06/26 03:04:54    493s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1969.3M
[06/26 03:04:54    493s] 
[06/26 03:04:54    493s] Creating Lib Analyzer ...
[06/26 03:04:54    493s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:04:54    493s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:04:54    493s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:04:54    493s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:04:54    493s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:04:54    493s] 
[06/26 03:04:57    497s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:18 mem=1969.3M
[06/26 03:04:57    497s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:18 mem=1969.3M
[06/26 03:04:57    497s] Creating Lib Analyzer, finished. 
[06/26 03:04:58    497s] Effort level <high> specified for reg2reg path_group
[06/26 03:04:58    498s] Effort level <high> specified for reg2cgate path_group
[06/26 03:04:58    498s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1504.2M, totSessionCpu=0:08:18 **
[06/26 03:04:58    498s] *** opt_design -post_cts ***
[06/26 03:04:58    498s] DRC Margin: user margin 0.0; extra margin 0.2
[06/26 03:04:58    498s] Hold Target Slack: user slack 0.1
[06/26 03:04:58    498s] Setup Target Slack: user slack 0.1; extra slack 0.0
[06/26 03:04:58    498s] set_db opt_useful_skew_eco_route false
[06/26 03:04:58    498s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[06/26 03:04:58    498s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.112, REAL:0.113, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.224, REAL:0.226, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.225, REAL:0.226, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] Deleting Cell Server ...
[06/26 03:04:58    498s] Deleting Lib Analyzer.
[06/26 03:04:58    498s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:04:58    498s] Summary for sequential cells identification: 
[06/26 03:04:58    498s]   Identified SBFF number: 45
[06/26 03:04:58    498s]   Identified MBFF number: 0
[06/26 03:04:58    498s]   Identified SB Latch number: 0
[06/26 03:04:58    498s]   Identified MB Latch number: 0
[06/26 03:04:58    498s]   Not identified SBFF number: 0
[06/26 03:04:58    498s]   Not identified MBFF number: 0
[06/26 03:04:58    498s]   Not identified SB Latch number: 0
[06/26 03:04:58    498s]   Not identified MB Latch number: 0
[06/26 03:04:58    498s]   Number of sequential cells which are not FFs: 23
[06/26 03:04:58    498s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:04:58    498s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:04:58    498s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:04:58    498s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:04:58    498s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:04:58    498s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:04:58    498s]  Setting StdDelay to 66.90
[06/26 03:04:58    498s] Creating Cell Server, finished. 
[06/26 03:04:58    498s] 
[06/26 03:04:58    498s] Deleting Cell Server ...
[06/26 03:04:58    498s] Start to check current routing status for nets...
[06/26 03:04:58    498s] All nets are already routed correctly.
[06/26 03:04:58    498s] End to check current routing status for nets (mem=1960.8M)
[06/26 03:04:58    498s] ** Profile ** Start :  cpu=0:00:00.0, mem=1960.8M
[06/26 03:04:58    498s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.028, REAL:0.028, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.038, REAL:0.039, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.073, REAL:0.022, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.075, REAL:0.023, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.005, REAL:0.005, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.175, REAL:0.125, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.116, REAL:0.116, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.335, REAL:0.285, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.335, REAL:0.286, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:58    498s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1960.8M
[06/26 03:04:59    498s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1960.8M
[06/26 03:04:59    498s] ** Profile ** Other data :  cpu=0:00:00.5, mem=1960.8M
[06/26 03:04:59    499s] #################################################################################
[06/26 03:04:59    499s] # Design Stage: PreRoute
[06/26 03:04:59    499s] # Design Name: riscv_top
[06/26 03:04:59    499s] # Design Mode: 130nm
[06/26 03:04:59    499s] # Analysis Mode: MMMC OCV 
[06/26 03:04:59    499s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:04:59    499s] # Signoff Settings: SI Off 
[06/26 03:04:59    499s] #################################################################################
[06/26 03:04:59    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 1958.8M, InitMEM = 1958.8M)
[06/26 03:04:59    499s] Calculate early delays in OCV mode...
[06/26 03:04:59    499s] Calculate late delays in OCV mode...
[06/26 03:04:59    499s] Start delay calculation (fullDC) (4 T). (MEM=1958.77)
[06/26 03:04:59    499s] End AAE Lib Interpolated Model. (MEM=1983.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:05:00    502s] Total number of fetched objects 10625
[06/26 03:05:00    502s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:05:00    502s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:05:00    502s] End delay calculation. (MEM=2154.81 CPU=0:00:02.7 REAL=0:00:01.0)
[06/26 03:05:00    502s] End delay calculation (fullDC). (MEM=2154.81 CPU=0:00:03.4 REAL=0:00:01.0)
[06/26 03:05:00    502s] *** CDM Built up (cpu=0:00:03.8  real=0:00:01.0  mem= 2154.8M) ***
[06/26 03:05:00    503s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:01.0 totSessionCpu=0:08:24 mem=2122.8M)
[06/26 03:05:00    503s] ** Profile ** Overall slacks :  cpu=0:00:04.9, mem=2130.8M
[06/26 03:05:01    504s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2130.8M
[06/26 03:05:01    504s] 
[06/26 03:05:01    504s] ------------------------------------------------------------
[06/26 03:05:01    504s]              Initial Summary                             
[06/26 03:05:01    504s] ------------------------------------------------------------
[06/26 03:05:01    504s] 
[06/26 03:05:01    504s] Setup views included:
[06/26 03:05:01    504s]  ss_100C_1v60.setup_view 
[06/26 03:05:01    504s] 
[06/26 03:05:01    504s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:01    504s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:05:01    504s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:01    504s] |           WNS (ns):| -0.836  | -0.376  | -0.836  |  3.116  |
[06/26 03:05:01    504s] |           TNS (ns):| -4.835  | -3.590  | -1.244  |  0.000  |
[06/26 03:05:01    504s] |    Violating Paths:|   29    |   27    |    2    |    0    |
[06/26 03:05:01    504s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:05:01    504s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:01    504s] 
[06/26 03:05:01    504s] +----------------+-------------------------------+------------------+
[06/26 03:05:01    504s] |                |              Real             |       Total      |
[06/26 03:05:01    504s] |    DRVs        +------------------+------------+------------------|
[06/26 03:05:01    504s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:05:01    504s] +----------------+------------------+------------+------------------+
[06/26 03:05:01    504s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:05:01    504s] |   max_tran     |    338 (343)     |   -0.888   |    744 (749)     |
[06/26 03:05:01    504s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:05:01    504s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:05:01    504s] +----------------+------------------+------------+------------------+
[06/26 03:05:01    504s] 
[06/26 03:05:01    504s] Density: 4.861%
[06/26 03:05:01    504s] ------------------------------------------------------------
[06/26 03:05:01    504s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2130.8M
[06/26 03:05:01    504s] **opt_design ... cpu = 0:00:06, real = 0:00:03, mem = 1515.1M, totSessionCpu=0:08:24 **
[06/26 03:05:01    504s] ** INFO : this run is activating low effort ccoptDesign flow
[06/26 03:05:01    504s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:05:01    504s] ### Creating PhyDesignMc. totSessionCpu=0:08:24 mem=1955.1M
[06/26 03:05:01    504s] OPERPROF: Starting DPlace-Init at level 1, MEM:1955.1M
[06/26 03:05:01    504s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:01    504s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.113, REAL:0.114, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.222, REAL:0.224, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.222, REAL:0.224, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.031, REAL:0.031, MEM:1955.1M
[06/26 03:05:01    504s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.036, REAL:0.037, MEM:1955.1M
[06/26 03:05:01    504s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1955.1MB).
[06/26 03:05:01    504s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.322, REAL:0.324, MEM:1955.1M
[06/26 03:05:01    504s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:25 mem=1955.1M
[06/26 03:05:01    504s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1979.1M
[06/26 03:05:01    504s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:1979.1M
[06/26 03:05:01    504s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1979.1M
[06/26 03:05:01    504s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1979.1M
[06/26 03:05:01    504s] #optDebug: fT-E <X 2 0 0 1>
[06/26 03:05:01    504s] #optDebug: fT-E <X 2 0 0 1>
[06/26 03:05:01    505s] *** Starting optimizing excluded clock nets MEM= 1979.1M) ***
[06/26 03:05:01    505s] *info: No excluded clock nets to be optimized.
[06/26 03:05:01    505s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.1M) ***
[06/26 03:05:01    505s] *** Starting optimizing excluded clock nets MEM= 1979.1M) ***
[06/26 03:05:01    505s] *info: No excluded clock nets to be optimized.
[06/26 03:05:01    505s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.1M) ***
[06/26 03:05:01    505s] Info: Done creating the CCOpt slew target map.
[06/26 03:05:02    505s] Begin: GigaOpt DRV Optimization
[06/26 03:05:02    505s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:02    505s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:05:02    506s] Route type FE_CTS_DEFAULT has the following difficult cells
[06/26 03:05:02    506s] cell sram22_256x32m4w8 has 309 blockages and 8 instances
[06/26 03:05:02    506s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:05:02    506s] ### Creating PhyDesignMc. totSessionCpu=0:08:26 mem=1998.9M
[06/26 03:05:02    506s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.9M
[06/26 03:05:02    506s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:02    506s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1998.9M
[06/26 03:05:02    506s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.117, REAL:0.118, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.226, REAL:0.228, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.227, REAL:0.229, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:1998.9M
[06/26 03:05:03    506s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:1998.9M
[06/26 03:05:03    506s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1998.9MB).
[06/26 03:05:03    506s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.326, REAL:0.329, MEM:1998.9M
[06/26 03:05:03    506s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:27 mem=1998.9M
[06/26 03:05:03    506s] ### Creating LA Mngr. totSessionCpu=0:08:27 mem=2084.8M
[06/26 03:05:06    510s] ### Creating LA Mngr, finished. totSessionCpu=0:08:30 mem=2084.8M
[06/26 03:05:06    510s] 
[06/26 03:05:06    510s] Creating Lib Analyzer ...
[06/26 03:05:06    510s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:05:06    510s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:05:06    510s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:05:06    510s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:05:06    510s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:05:06    510s] 
[06/26 03:05:10    513s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:34 mem=2084.8M
[06/26 03:05:10    513s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:34 mem=2084.8M
[06/26 03:05:10    513s] Creating Lib Analyzer, finished. 
[06/26 03:05:10    513s] 
[06/26 03:05:10    513s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[06/26 03:05:10    513s] ### Creating LA Mngr. totSessionCpu=0:08:34 mem=2084.8M
[06/26 03:05:10    513s] ### Creating LA Mngr, finished. totSessionCpu=0:08:34 mem=2084.8M
[06/26 03:05:11    515s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2178.3M
[06/26 03:05:11    515s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2178.3M
[06/26 03:05:11    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:11    515s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 03:05:11    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:11    515s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 03:05:11    515s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:11    515s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:11    515s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:11    515s] Info: violation cost 5201.576660 (cap = 0.000000, tran = 5201.576660, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:11    515s] |   738|   841|    -0.90|     0|     0|     0.00|     0|     0|     0|     0|    -0.84|    -4.83|       0|       0|       0|   4.86|          |         |
[06/26 03:05:12    519s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:13    519s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:13    519s] Info: violation cost 4832.916504 (cap = 0.000000, tran = 4832.916504, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:13    519s] |   739|   739|    -0.22|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|    -5.39|     161|       8|     115|   4.98| 0:00:02.0|  2333.9M|
[06/26 03:05:14    523s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:14    523s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:14    523s] Info: violation cost 4810.631836 (cap = 0.000000, tran = 4810.631836, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:14    523s] |   739|   739|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|    -6.30|      22|       0|      27|   4.99| 0:00:01.0|  2315.4M|
[06/26 03:05:14    523s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:14    523s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:14    523s] Info: violation cost 4810.631836 (cap = 0.000000, tran = 4810.631836, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:14    523s] |   739|   739|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|    -6.30|       0|       0|       0|   4.99| 0:00:00.0|  2315.4M|
[06/26 03:05:14    523s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] ###############################################################################
[06/26 03:05:14    523s] #
[06/26 03:05:14    523s] #  Large fanout net report:  
[06/26 03:05:14    523s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/26 03:05:14    523s] #     - current density: 4.99
[06/26 03:05:14    523s] #
[06/26 03:05:14    523s] #  List of high fanout nets:
[06/26 03:05:14    523s] #
[06/26 03:05:14    523s] ###############################################################################
[06/26 03:05:14    523s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:05:14    523s] Layer 3 has 301 constrained nets 
[06/26 03:05:14    523s] **** End NDR-Layer Usage Statistics ****
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] =======================================================================
[06/26 03:05:14    523s]                 Reasons for remaining drv violations
[06/26 03:05:14    523s] =======================================================================
[06/26 03:05:14    523s] *info: Total 711 net(s) have violations which can't be fixed by DRV optimization.
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] MultiBuffering failure reasons
[06/26 03:05:14    523s] ------------------------------------------------
[06/26 03:05:14    523s] *info:   683 net(s): Could not be fixed because the solution degraded timing.
[06/26 03:05:14    523s] *info:    20 net(s): Could not be fixed because the net has less than two terms.
[06/26 03:05:14    523s] *info:     8 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] *info: Total 28 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] *** Finish DRV Fixing (cpu=0:00:08.1 real=0:00:03.0 mem=2315.4M) ***
[06/26 03:05:14    523s] 
[06/26 03:05:14    523s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.007, REAL:0.007, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.006, REAL:0.006, MEM:2315.4M
[06/26 03:05:14    523s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.163, REAL:0.164, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.285, REAL:0.287, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.285, REAL:0.287, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.031, REAL:0.031, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.036, REAL:0.037, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.382, REAL:0.384, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.382, REAL:0.384, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF: Starting RefinePlace at level 1, MEM:2315.4M
[06/26 03:05:14    524s] *** Starting place_detail (0:08:44 mem=2315.4M) ***
[06/26 03:05:14    524s] Total net bbox length = 1.051e+06 (5.103e+05 5.405e+05) (ext = 2.433e+05)
[06/26 03:05:14    524s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:05:14    524s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:14    524s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2315.4M
[06/26 03:05:14    524s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2315.4M
[06/26 03:05:14    524s] Starting refinePlace ...
[06/26 03:05:15    524s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:05:15    524s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2315.4MB) @(0:08:44 - 0:08:45).
[06/26 03:05:15    524s] Move report: preRPlace moves 322 insts, mean move: 10.27 um, max move: 73.60 um
[06/26 03:05:15    524s] 	Max move on inst (mem/dcache/FE_OFC2619_FE_OFN5166_n): (802.24, 386.24) --> (728.64, 386.24)
[06/26 03:05:15    524s] 	Length: 26 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__bufbuf_16
[06/26 03:05:15    524s] wireLenOptFixPriorityInst 1486 inst fixed
[06/26 03:05:15    524s] 
[06/26 03:05:15    524s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:05:15    525s] Move report: legalization moves 12 insts, mean move: 4.29 um, max move: 8.16 um
[06/26 03:05:15    525s] 	Max move on inst (FE_OFC911_mem_req_data_bits_2): (867.56, 388.96) --> (867.56, 397.12)
[06/26 03:05:15    525s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2327.6MB) @(0:08:45 - 0:08:45).
[06/26 03:05:15    525s] Move report: Detail placement moves 323 insts, mean move: 10.36 um, max move: 73.60 um
[06/26 03:05:15    525s] 	Max move on inst (mem/dcache/FE_OFC2619_FE_OFN5166_n): (802.24, 386.24) --> (728.64, 386.24)
[06/26 03:05:15    525s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2327.6MB
[06/26 03:05:15    525s] Statistics of distance of Instance movement in refine placement:
[06/26 03:05:15    525s]   maximum (X+Y) =        73.60 um
[06/26 03:05:15    525s]   inst (mem/dcache/FE_OFC2619_FE_OFN5166_n) with max move: (802.24, 386.24) -> (728.64, 386.24)
[06/26 03:05:15    525s]   mean    (X+Y) =        10.36 um
[06/26 03:05:15    525s] Summary Report:
[06/26 03:05:15    525s] Instances move: 323 (out of 9943 movable)
[06/26 03:05:15    525s] Instances flipped: 0
[06/26 03:05:15    525s] Mean displacement: 10.36 um
[06/26 03:05:15    525s] Max displacement: 73.60 um (Instance: mem/dcache/FE_OFC2619_FE_OFN5166_n) (802.24, 386.24) -> (728.64, 386.24)
[06/26 03:05:15    525s] Total instances moved : 323
[06/26 03:05:15    525s] 	Length: 26 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__bufbuf_16
[06/26 03:05:15    525s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:0.721, MEM:2327.6M
[06/26 03:05:15    525s] Total net bbox length = 1.054e+06 (5.133e+05 5.407e+05) (ext = 2.434e+05)
[06/26 03:05:15    525s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2327.6MB
[06/26 03:05:15    525s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2327.6MB) @(0:08:44 - 0:08:45).
[06/26 03:05:15    525s] *** Finished place_detail (0:08:45 mem=2327.6M) ***
[06/26 03:05:15    525s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:0.872, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2327.6M
[06/26 03:05:15    525s] Finished re-routing un-routed nets (0:00:00.0 2327.6M)
[06/26 03:05:15    525s] 
[06/26 03:05:15    525s] OPERPROF: Starting DPlace-Init at level 1, MEM:2327.6M
[06/26 03:05:15    525s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:15    525s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.132, REAL:0.133, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.260, REAL:0.263, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.261, REAL:0.263, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.041, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2327.6M
[06/26 03:05:15    525s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2327.6M
[06/26 03:05:15    525s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2327.6MB).
[06/26 03:05:15    525s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.372, REAL:0.375, MEM:2327.6M
[06/26 03:05:16    526s] 
[06/26 03:05:16    526s] Density : 0.0501
[06/26 03:05:16    526s] Max route overflow : 0.0014
[06/26 03:05:16    526s] 
[06/26 03:05:16    526s] 
[06/26 03:05:16    526s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2327.6M) ***
[06/26 03:05:16    526s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2217.4M
[06/26 03:05:16    526s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2217.4M
[06/26 03:05:16    526s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2217.4M
[06/26 03:05:16    526s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2217.4M
[06/26 03:05:16    526s] End: GigaOpt DRV Optimization
[06/26 03:05:16    526s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:05:16    526s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/26 03:05:16    526s] ** Profile ** Start :  cpu=0:00:00.0, mem=2036.4M
[06/26 03:05:16    526s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.131, REAL:0.133, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.259, REAL:0.261, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.260, REAL:0.262, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2036.4M
[06/26 03:05:16    526s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:16    526s] ** Profile ** Other data :  cpu=0:00:00.4, mem=2036.4M
[06/26 03:05:16    526s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2107.9M
[06/26 03:05:16    527s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2107.9M
[06/26 03:05:16    527s] 
[06/26 03:05:16    527s] ------------------------------------------------------------
[06/26 03:05:16    527s]      Summary (cpu=0.34min real=0.23min mem=2036.4M)                             
[06/26 03:05:16    527s] ------------------------------------------------------------
[06/26 03:05:16    527s] 
[06/26 03:05:16    527s] Setup views included:
[06/26 03:05:16    527s]  ss_100C_1v60.setup_view 
[06/26 03:05:16    527s] 
[06/26 03:05:16    527s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:16    527s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:05:16    527s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:16    527s] |           WNS (ns):| -0.829  | -0.512  | -0.829  |  2.999  |
[06/26 03:05:16    527s] |           TNS (ns):| -6.752  | -5.521  | -1.231  |  0.000  |
[06/26 03:05:16    527s] |    Violating Paths:|   34    |   32    |    2    |    0    |
[06/26 03:05:16    527s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:05:16    527s] +--------------------+---------+---------+---------+---------+
[06/26 03:05:16    527s] 
[06/26 03:05:16    527s] +----------------+-------------------------------+------------------+
[06/26 03:05:16    527s] |                |              Real             |       Total      |
[06/26 03:05:16    527s] |    DRVs        +------------------+------------+------------------|
[06/26 03:05:16    527s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:05:16    527s] +----------------+------------------+------------+------------------+
[06/26 03:05:16    527s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:05:16    527s] |   max_tran     |    318 (318)     |   -0.238   |    749 (749)     |
[06/26 03:05:16    527s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:05:16    527s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:05:16    527s] +----------------+------------------+------------+------------------+
[06/26 03:05:16    527s] 
[06/26 03:05:16    527s] Density: 5.010%
[06/26 03:05:16    527s] Routing Overflow: 0.11% H and 0.14% V
[06/26 03:05:16    527s] ------------------------------------------------------------
[06/26 03:05:16    527s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2107.9M
[06/26 03:05:16    527s] **opt_design ... cpu = 0:00:29, real = 0:00:18, mem = 1591.9M, totSessionCpu=0:08:47 **
[06/26 03:05:17    527s] *** Timing NOT met, worst failing slack is -0.829
[06/26 03:05:17    527s] *** Check timing (0:00:00.0)
[06/26 03:05:17    527s] Deleting Lib Analyzer.
[06/26 03:05:17    527s] Begin: GigaOpt Optimization in TNS mode
[06/26 03:05:17    527s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:17    527s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:05:17    527s] PhyDesignGrid: maxLocalDensity 0.95
[06/26 03:05:17    527s] ### Creating PhyDesignMc. totSessionCpu=0:08:47 mem=2036.4M
[06/26 03:05:17    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.4M
[06/26 03:05:17    527s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:17    527s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.130, REAL:0.131, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.255, REAL:0.257, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.256, REAL:0.257, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2036.4M
[06/26 03:05:17    527s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2036.4M
[06/26 03:05:17    527s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2036.4MB).
[06/26 03:05:17    527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.366, REAL:0.368, MEM:2036.4M
[06/26 03:05:17    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:48 mem=2044.4M
[06/26 03:05:17    527s] 
[06/26 03:05:17    527s] Creating Lib Analyzer ...
[06/26 03:05:17    527s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:05:17    527s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:05:17    527s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:05:17    527s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:05:17    527s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:05:17    527s] 
[06/26 03:05:21    531s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:51 mem=2037.2M
[06/26 03:05:21    531s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:51 mem=2037.2M
[06/26 03:05:21    531s] Creating Lib Analyzer, finished. 
[06/26 03:05:21    531s] 
[06/26 03:05:21    531s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[06/26 03:05:21    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=2037.2M
[06/26 03:05:21    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=2037.2M
[06/26 03:05:24    534s] *info: 301 clock nets excluded
[06/26 03:05:24    534s] *info: 8 special nets excluded.
[06/26 03:05:24    534s] *info: 811 no-driver nets excluded.
[06/26 03:05:24    534s] *info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:25    535s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[06/26 03:05:25    535s] PathGroup :  reg2reg  TargetSlack : 0.1 
[06/26 03:05:25    535s] ** GigaOpt Optimizer WNS Slack -0.829 TNS Slack -6.752 Density 5.01
[06/26 03:05:25    535s] Optimizer TNS Opt
[06/26 03:05:25    535s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.829ns TNS -1.231ns; reg2reg* WNS -0.512ns TNS -5.521ns; HEPG WNS -0.829ns TNS -5.521ns; all paths WNS -0.829ns TNS -6.752ns; Real time 0:01:30
[06/26 03:05:25    535s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2115.4M
[06/26 03:05:25    535s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2115.4M
[06/26 03:05:25    535s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:05:25    535s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:05:25    535s] Active Path Group: reg2cgate reg2reg  
[06/26 03:05:25    535s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:25    535s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:05:25    535s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:25    535s] |  -0.829|   -0.829|  -6.752|   -6.752|     5.01%|   0:00:00.0| 2147.4M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:25    535s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:25    536s] |  -0.639|   -0.639|  -4.806|   -4.806|     5.01%|   0:00:00.0| 2303.1M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:25    536s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:25    536s] |  -0.473|   -0.473|  -4.458|   -4.458|     5.01%|   0:00:00.0| 2308.1M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:25    536s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:25    536s] |  -0.425|   -0.425|  -3.630|   -3.630|     5.01%|   0:00:00.0| 2311.2M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:25    536s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:25    536s] |  -0.354|   -0.354|  -5.903|   -5.903|     5.01%|   0:00:00.0| 2314.2M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:25    536s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:26    537s] |  -0.282|   -0.282|  -4.032|   -4.032|     5.01%|   0:00:01.0| 2333.3M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:05:26    537s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:05:26    538s] |  -0.264|   -0.264|  -3.378|   -3.378|     5.01%|   0:00:00.0| 2373.5M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/sram_00/wmask[0]                        |
[06/26 03:05:26    538s] |  -0.141|   -0.141|  -2.015|   -2.015|     5.01%|   0:00:00.0| 2373.5M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[12]/D              |
[06/26 03:05:26    538s] |  -0.073|   -0.073|  -0.143|   -0.143|     5.01%|   0:00:00.0| 2375.5M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/sram_10/wmask[3]                        |
[06/26 03:05:27    539s] |   0.044|    0.044|   0.000|    0.000|     5.01%|   0:00:01.0| 2413.6M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/sram_00/wmask[0]                        |
[06/26 03:05:27    540s] |   0.100|    0.101|   0.000|    0.000|     5.01%|   0:00:00.0| 2413.6M|                     NA|       NA| NA                                                 |
[06/26 03:05:27    540s] |   0.100|    0.101|   0.000|    0.000|     5.01%|   0:00:00.0| 2413.6M|ss_100C_1v60.setup_view|       NA| NA                                                 |
[06/26 03:05:27    540s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:27    540s] 
[06/26 03:05:27    540s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:02.0 mem=2413.6M) ***
[06/26 03:05:27    540s] 
[06/26 03:05:27    540s] *** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:02.0 mem=2413.6M) ***
[06/26 03:05:27    540s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.112ns TNS 0.000ns; reg2reg* WNS 0.101ns TNS 0.000ns; HEPG WNS 0.101ns TNS 0.000ns; all paths WNS 0.101ns TNS 0.000ns; Real time 0:01:32
[06/26 03:05:27    540s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 5.01
[06/26 03:05:27    540s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.007, REAL:0.008, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:27    540s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.185, REAL:0.187, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.317, REAL:0.320, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.318, REAL:0.320, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.035, REAL:0.035, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.424, REAL:0.428, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.425, REAL:0.428, MEM:2413.6M
[06/26 03:05:27    541s] OPERPROF: Starting RefinePlace at level 1, MEM:2413.6M
[06/26 03:05:27    541s] *** Starting place_detail (0:09:01 mem=2413.6M) ***
[06/26 03:05:27    541s] Total net bbox length = 1.054e+06 (5.133e+05 5.407e+05) (ext = 2.434e+05)
[06/26 03:05:28    541s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:05:28    541s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:28    541s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:2413.6M
[06/26 03:05:28    541s] powerDomain AO: bins with density > 0.750 =  0.00 % ( 0 / 4489 )
[06/26 03:05:28    541s] RPlace IncrNP Skipped
[06/26 03:05:28    541s] Density distribution unevenness ratio = 77.078%
[06/26 03:05:28    541s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2413.6MB) @(0:09:02 - 0:09:02).
[06/26 03:05:28    541s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.059, REAL:0.059, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2413.6M
[06/26 03:05:28    541s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2413.6M
[06/26 03:05:28    541s] Starting refinePlace ...
[06/26 03:05:28    541s]   Spread Effort: high, standalone mode, useDDP on.
[06/26 03:05:28    541s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2413.6MB) @(0:09:02 - 0:09:02).
[06/26 03:05:28    541s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:28    541s] wireLenOptFixPriorityInst 1486 inst fixed
[06/26 03:05:28    541s] 
[06/26 03:05:28    541s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:05:28    542s] Move report: legalization moves 13 insts, mean move: 1.72 um, max move: 3.18 um
[06/26 03:05:28    542s] 	Max move on inst (mem/dcache/FE_OCPC3048_n_352): (867.10, 446.08) --> (867.56, 443.36)
[06/26 03:05:28    542s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2413.6MB) @(0:09:02 - 0:09:02).
[06/26 03:05:28    542s] Move report: Detail placement moves 13 insts, mean move: 1.72 um, max move: 3.18 um
[06/26 03:05:28    542s] 	Max move on inst (mem/dcache/FE_OCPC3048_n_352): (867.10, 446.08) --> (867.56, 443.36)
[06/26 03:05:28    542s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2413.6MB
[06/26 03:05:28    542s] Statistics of distance of Instance movement in refine placement:
[06/26 03:05:28    542s]   maximum (X+Y) =         3.18 um
[06/26 03:05:28    542s]   inst (mem/dcache/FE_OCPC3048_n_352) with max move: (867.1, 446.08) -> (867.56, 443.36)
[06/26 03:05:28    542s]   mean    (X+Y) =         1.72 um
[06/26 03:05:28    542s] Total instances moved : 13
[06/26 03:05:28    542s] Summary Report:
[06/26 03:05:28    542s] Instances move: 13 (out of 9949 movable)
[06/26 03:05:28    542s] Instances flipped: 0
[06/26 03:05:28    542s] Mean displacement: 1.72 um
[06/26 03:05:28    542s] Max displacement: 3.18 um (Instance: mem/dcache/FE_OCPC3048_n_352) (867.1, 446.08) -> (867.56, 443.36)
[06/26 03:05:28    542s] 	Length: 4 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_2
[06/26 03:05:28    542s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.596, REAL:0.498, MEM:2413.6M
[06/26 03:05:28    542s] Total net bbox length = 1.054e+06 (5.133e+05 5.407e+05) (ext = 2.434e+05)
[06/26 03:05:28    542s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2413.6MB
[06/26 03:05:28    542s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2413.6MB) @(0:09:01 - 0:09:02).
[06/26 03:05:28    542s] *** Finished place_detail (0:09:02 mem=2413.6M) ***
[06/26 03:05:28    542s] OPERPROF: Finished RefinePlace at level 1, CPU:0.820, REAL:0.724, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:28    542s] Finished re-routing un-routed nets (0:00:00.0 2413.6M)
[06/26 03:05:28    542s] 
[06/26 03:05:28    542s] OPERPROF: Starting DPlace-Init at level 1, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2413.6M
[06/26 03:05:28    542s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.132, REAL:0.133, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.261, REAL:0.262, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.261, REAL:0.263, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2413.6M
[06/26 03:05:29    542s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.372, MEM:2413.6M
[06/26 03:05:29    542s] 
[06/26 03:05:29    542s] Density : 0.0501
[06/26 03:05:29    542s] Max route overflow : 0.0014
[06/26 03:05:29    542s] 
[06/26 03:05:29    542s] 
[06/26 03:05:29    542s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2413.6M) ***
[06/26 03:05:29    542s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 5.01
[06/26 03:05:29    542s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:05:29    542s] Layer 3 has 301 constrained nets 
[06/26 03:05:29    542s] **** End NDR-Layer Usage Statistics ****
[06/26 03:05:29    542s] 
[06/26 03:05:29    542s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.5 real=0:00:04.0 mem=2413.6M) ***
[06/26 03:05:29    542s] 
[06/26 03:05:29    542s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2302.7M
[06/26 03:05:29    542s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2302.7M
[06/26 03:05:29    542s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2302.7M
[06/26 03:05:29    542s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2302.7M
[06/26 03:05:29    542s] End: GigaOpt Optimization in TNS mode
[06/26 03:05:29    543s] Deleting Lib Analyzer.
[06/26 03:05:29    543s] **INFO: Flow update: Design timing is met.
[06/26 03:05:29    543s] **INFO: Flow update: Design timing is met.
[06/26 03:05:29    543s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:29    543s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:05:29    543s] ### Creating LA Mngr. totSessionCpu=0:09:03 mem=2038.4M
[06/26 03:05:29    543s] ### Creating LA Mngr, finished. totSessionCpu=0:09:03 mem=2038.4M
[06/26 03:05:29    543s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:05:29    543s] ### Creating PhyDesignMc. totSessionCpu=0:09:03 mem=2131.9M
[06/26 03:05:29    543s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.9M
[06/26 03:05:29    543s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:29    543s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.131, REAL:0.132, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.259, REAL:0.262, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.260, REAL:0.262, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.9M
[06/26 03:05:29    543s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2131.9M
[06/26 03:05:30    543s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.041, MEM:2131.9M
[06/26 03:05:30    543s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2131.9MB).
[06/26 03:05:30    543s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.373, REAL:0.377, MEM:2131.9M
[06/26 03:05:30    543s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:04 mem=2147.9M
[06/26 03:05:30    543s] 
[06/26 03:05:30    543s] Creating Lib Analyzer ...
[06/26 03:05:30    543s] Begin: Area Reclaim Optimization
[06/26 03:05:30    543s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:05:30    543s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:05:30    543s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:05:30    543s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:05:30    543s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:05:30    543s] 
[06/26 03:05:33    546s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:07 mem=2151.9M
[06/26 03:05:33    546s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:07 mem=2151.9M
[06/26 03:05:33    546s] Creating Lib Analyzer, finished. 
[06/26 03:05:33    547s] 
[06/26 03:05:33    547s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[06/26 03:05:33    547s] ### Creating LA Mngr. totSessionCpu=0:09:07 mem=2151.9M
[06/26 03:05:33    547s] ### Creating LA Mngr, finished. totSessionCpu=0:09:07 mem=2151.9M
[06/26 03:05:33    547s] Usable buffer cells for single buffer setup transform:
[06/26 03:05:33    547s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[06/26 03:05:33    547s] Number of usable buffer cells above: 12
[06/26 03:05:33    547s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2151.9M
[06/26 03:05:33    547s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2151.9M
[06/26 03:05:33    547s] Reclaim Optimization WNS Slack 0.101  TNS Slack 0.000 Density 5.01
[06/26 03:05:33    547s] +----------+---------+--------+--------+------------+--------+
[06/26 03:05:33    547s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 03:05:33    547s] +----------+---------+--------+--------+------------+--------+
[06/26 03:05:33    547s] |     5.01%|        -|   0.101|   0.000|   0:00:00.0| 2151.9M|
[06/26 03:05:34    549s] |     5.01%|        3|   0.101|   0.000|   0:00:01.0| 2307.6M|
[06/26 03:05:34    549s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[06/26 03:05:34    549s] |     5.01%|        0|   0.101|   0.000|   0:00:00.0| 2307.6M|
[06/26 03:05:35    551s] |     4.90%|      162|   0.101|   0.000|   0:00:01.0| 2307.6M|
[06/26 03:05:37    556s] |     4.86%|      396|   0.114|   0.000|   0:00:02.0| 2307.6M|
[06/26 03:05:37    556s] |     4.86%|        5|   0.114|   0.000|   0:00:00.0| 2307.6M|
[06/26 03:05:37    556s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[06/26 03:05:37    556s] |     4.86%|        0|   0.114|   0.000|   0:00:00.0| 2307.6M|
[06/26 03:05:38    556s] |     4.86%|        0|   0.114|   0.000|   0:00:01.0| 2307.6M|
[06/26 03:05:38    556s] +----------+---------+--------+--------+------------+--------+
[06/26 03:05:38    556s] Reclaim Optimization End WNS Slack 0.114  TNS Slack 0.000 Density 4.86
[06/26 03:05:38    556s] 
[06/26 03:05:38    556s] ** Summary: Restruct = 3 Buffer Deletion = 165 Declone = 23 Resize = 111 **
[06/26 03:05:38    556s] --------------------------------------------------------------
[06/26 03:05:38    556s] |                                   | Total     | Sequential |
[06/26 03:05:38    556s] --------------------------------------------------------------
[06/26 03:05:38    556s] | Num insts resized                 |     110  |       0    |
[06/26 03:05:38    556s] | Num insts undone                  |     287  |       0    |
[06/26 03:05:38    556s] | Num insts Downsized               |     110  |       0    |
[06/26 03:05:38    556s] | Num insts Samesized               |       0  |       0    |
[06/26 03:05:38    556s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:05:38    556s] | Num multiple commits+uncommits    |       7  |       -    |
[06/26 03:05:38    556s] --------------------------------------------------------------
[06/26 03:05:38    556s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:05:38    556s] Layer 3 has 301 constrained nets 
[06/26 03:05:38    556s] **** End NDR-Layer Usage Statistics ****
[06/26 03:05:38    556s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.8) (real = 0:00:08.0) **
[06/26 03:05:38    556s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2307.6M
[06/26 03:05:38    556s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.185, REAL:0.186, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.318, REAL:0.320, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.318, REAL:0.321, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.035, REAL:0.035, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.041, REAL:0.041, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.427, REAL:0.430, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.427, REAL:0.430, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF: Starting RefinePlace at level 1, MEM:2307.6M
[06/26 03:05:38    557s] *** Starting place_detail (0:09:17 mem=2307.6M) ***
[06/26 03:05:38    557s] Total net bbox length = 1.053e+06 (5.116e+05 5.410e+05) (ext = 2.434e+05)
[06/26 03:05:38    557s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:05:38    557s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:38    557s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2307.6M
[06/26 03:05:38    557s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2307.6M
[06/26 03:05:38    557s] Starting refinePlace ...
[06/26 03:05:38    557s] 
[06/26 03:05:38    557s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:05:38    557s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:38    557s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2307.6MB) @(0:09:17 - 0:09:18).
[06/26 03:05:38    557s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:38    557s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2307.6MB
[06/26 03:05:38    557s] Statistics of distance of Instance movement in refine placement:
[06/26 03:05:38    557s]   maximum (X+Y) =         0.00 um
[06/26 03:05:38    557s]   mean    (X+Y) =         0.00 um
[06/26 03:05:38    557s] Total instances flipped for legalization: 1
[06/26 03:05:38    557s] Total instances moved : 0
[06/26 03:05:38    557s] Summary Report:
[06/26 03:05:38    557s] Instances move: 0 (out of 9758 movable)
[06/26 03:05:38    557s] Instances flipped: 1
[06/26 03:05:38    557s] Mean displacement: 0.00 um
[06/26 03:05:38    557s] Max displacement: 0.00 um 
[06/26 03:05:38    557s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.425, REAL:0.281, MEM:2307.6M
[06/26 03:05:38    557s] Total net bbox length = 1.053e+06 (5.116e+05 5.410e+05) (ext = 2.434e+05)
[06/26 03:05:38    557s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2307.6MB
[06/26 03:05:38    557s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2307.6MB) @(0:09:17 - 0:09:18).
[06/26 03:05:38    557s] *** Finished place_detail (0:09:18 mem=2307.6M) ***
[06/26 03:05:38    557s] OPERPROF: Finished RefinePlace at level 1, CPU:0.589, REAL:0.447, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:39    557s] Finished re-routing un-routed nets (0:00:00.0 2307.6M)
[06/26 03:05:39    557s] 
[06/26 03:05:39    557s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:39    557s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.131, REAL:0.132, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.260, REAL:0.262, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.261, REAL:0.263, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:2307.6M
[06/26 03:05:39    558s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.372, MEM:2307.6M
[06/26 03:05:39    558s] 
[06/26 03:05:39    558s] Density : 0.0486
[06/26 03:05:39    558s] Max route overflow : 0.0014
[06/26 03:05:39    558s] 
[06/26 03:05:39    558s] 
[06/26 03:05:39    558s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2307.6M) ***
[06/26 03:05:39    558s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2198.1M
[06/26 03:05:39    558s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2198.1M
[06/26 03:05:39    558s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2198.1M
[06/26 03:05:39    558s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2198.1M
[06/26 03:05:39    558s] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:09, mem=2042.42M, totSessionCpu=0:09:18).
[06/26 03:05:39    558s] ### Creating LA Mngr. totSessionCpu=0:09:19 mem=2042.4M
[06/26 03:05:39    558s] ### Creating LA Mngr, finished. totSessionCpu=0:09:19 mem=2042.4M
[06/26 03:05:39    558s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:05:39    558s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:05:39    558s] [PSP]    Started earlyGlobalRoute kernel
[06/26 03:05:39    558s] [PSP]    Initial Peak syMemory usage = 2042.4 MB
[06/26 03:05:39    558s] (I)       Reading DB...
[06/26 03:05:39    558s] (I)       Read data from FE... (mem=2042.4M)
[06/26 03:05:39    558s] (I)       Read nodes and places... (mem=2042.4M)
[06/26 03:05:39    558s] (I)       Done Read nodes and places (cpu=0.084s, mem=2067.9M)
[06/26 03:05:39    558s] (I)       Read nets... (mem=2067.9M)
[06/26 03:05:39    558s] (I)       Done Read nets (cpu=0.034s, mem=2067.9M)
[06/26 03:05:39    558s] (I)       Done Read data from FE (cpu=0.119s, mem=2067.9M)
[06/26 03:05:39    558s] (I)       before initializing RouteDB syMemory usage = 2067.9 MB
[06/26 03:05:39    558s] (I)       congestionReportName   : 
[06/26 03:05:39    558s] (I)       layerRangeFor2DCongestion : 
[06/26 03:05:39    558s] (I)       buildTerm2TermWires    : 1
[06/26 03:05:39    558s] (I)       doTrackAssignment      : 1
[06/26 03:05:39    558s] (I)       dumpBookshelfFiles     : 0
[06/26 03:05:39    558s] (I)       numThreads             : 4
[06/26 03:05:39    558s] (I)       bufferingAwareRouting  : false
[06/26 03:05:39    558s] (I)       honorPin               : false
[06/26 03:05:39    558s] (I)       honorPinGuide          : true
[06/26 03:05:39    558s] (I)       honorPartition         : false
[06/26 03:05:39    558s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:05:39    558s] (I)       allowPartitionCrossover: false
[06/26 03:05:39    558s] (I)       honorSingleEntry       : true
[06/26 03:05:39    558s] (I)       honorSingleEntryStrong : true
[06/26 03:05:39    558s] (I)       handleViaSpacingRule   : false
[06/26 03:05:39    558s] (I)       handleEolSpacingRule   : false
[06/26 03:05:39    558s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:05:39    558s] (I)       PDConstraint           : none
[06/26 03:05:39    558s] (I)       expBetterNDRHandling   : false
[06/26 03:05:39    558s] (I)       routingEffortLevel     : 3
[06/26 03:05:39    558s] (I)       effortLevel            : standard
[06/26 03:05:39    558s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:05:39    558s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:05:39    558s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:05:39    558s] (I)       numRowsPerGCell        : 1
[06/26 03:05:39    558s] [NR-eGR] minRouteLayer          : 2
[06/26 03:05:39    558s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:05:39    558s] (I)       speedUpLargeDesign     : 0
[06/26 03:05:39    558s] (I)       multiThreadingTA       : 1
[06/26 03:05:39    558s] (I)       optimizationMode       : false
[06/26 03:05:39    558s] (I)       routeSecondPG          : false
[06/26 03:05:39    558s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:05:39    558s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:05:39    558s] (I)       punchThroughDistance   : 500.00
[06/26 03:05:39    558s] (I)       scenicBound            : 1.15
[06/26 03:05:39    558s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:05:39    558s] (I)       source-to-sink ratio   : 0.00
[06/26 03:05:39    558s] (I)       targetCongestionRatioH : 1.00
[06/26 03:05:39    558s] (I)       targetCongestionRatioV : 1.00
[06/26 03:05:39    558s] (I)       layerCongestionRatio   : 0.70
[06/26 03:05:39    558s] (I)       m1CongestionRatio      : 0.10
[06/26 03:05:39    558s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:05:39    558s] (I)       localRouteEffort       : 1.00
[06/26 03:05:39    558s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:05:39    558s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:05:39    558s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:05:39    558s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:05:39    558s] (I)       routeVias              : 
[06/26 03:05:39    558s] (I)       readTROption           : true
[06/26 03:05:39    558s] (I)       extraSpacingFactor     : 1.00
[06/26 03:05:39    558s] (I)       routeSelectedNetsOnly  : false
[06/26 03:05:39    558s] (I)       clkNetUseMaxDemand     : false
[06/26 03:05:39    558s] (I)       extraDemandForClocks   : 0
[06/26 03:05:39    558s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:05:39    558s] (I)       steinerRemoveLayers    : false
[06/26 03:05:39    558s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:05:39    558s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:05:39    558s] (I)       similarTopologyRoutingFast : false
[06/26 03:05:39    558s] (I)       spanningTreeRefinement : false
[06/26 03:05:39    558s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:05:39    558s] (I)       starting read tracks
[06/26 03:05:39    558s] (I)       build grid graph
[06/26 03:05:39    558s] (I)       build grid graph start
[06/26 03:05:39    558s] (I)       build grid graph end
[06/26 03:05:39    558s] (I)       merge level 0
[06/26 03:05:39    558s] [NR-eGR] li1 has no routable track
[06/26 03:05:39    558s] [NR-eGR] met1 has single uniform track structure
[06/26 03:05:39    558s] [NR-eGR] met2 has single uniform track structure
[06/26 03:05:39    558s] [NR-eGR] met3 has single uniform track structure
[06/26 03:05:39    558s] [NR-eGR] met4 has single uniform track structure
[06/26 03:05:39    558s] [NR-eGR] met5 has single uniform track structure
[06/26 03:05:39    558s] (I)       numViaLayers=6
[06/26 03:05:39    558s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:05:39    558s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:05:39    558s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:05:39    558s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:05:39    558s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:05:39    558s] (I)       end build via table
[06/26 03:05:39    558s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:05:39    558s] 
[06/26 03:05:39    558s] [NR-eGR] numRoutingBlks=0 numInstBlks=150939 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:05:39    558s] [NR-eGR] Num Prerouted Nets = 301  Num Prerouted Wires = 6314
[06/26 03:05:40    558s] (I)       readDataFromPlaceDB
[06/26 03:05:40    558s] (I)       Read net information..
[06/26 03:05:40    558s] (I)       Read testcase time = 0.008 seconds
[06/26 03:05:40    558s] 
[06/26 03:05:40    558s] (I)       read default dcut vias
[06/26 03:05:40    558s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:05:40    558s] (I)       [06/26 03:05:40    558s] [NR-eGR] Read numTotalNets=10549  numIgnoredNets=301
Reading via M1M2_PR_M for layer: 1 
[06/26 03:05:40    558s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:05:40    558s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:05:40    558s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:05:40    558s] (I)       early_global_route_priority property id does not exist.
[06/26 03:05:40    558s] (I)       build grid graph start
[06/26 03:05:40    558s] (I)       build grid graph end
[06/26 03:05:40    558s] (I)       Model blockage into capacity
[06/26 03:05:40    558s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:05:40    559s] (I)       Modeling time = 0.161 seconds
[06/26 03:05:40    559s] 
[06/26 03:05:40    559s] (I)       Number of ignored nets = 301
[06/26 03:05:40    559s] (I)       Number of fixed nets = 301.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:05:40    559s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:05:40    559s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:05:40    559s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2097.9 MB
[06/26 03:05:40    559s] (I)       Ndr track 0 does not exist
[06/26 03:05:40    559s] (I)       Ndr track 0 does not exist
[06/26 03:05:40    559s] (I)       Layer1  viaCost=200.00
[06/26 03:05:40    559s] (I)       Layer2  viaCost=200.00
[06/26 03:05:40    559s] (I)       Layer3  viaCost=300.00
[06/26 03:05:40    559s] (I)       Layer4  viaCost=200.00
[06/26 03:05:40    559s] (I)       Layer5  viaCost=200.00
[06/26 03:05:40    559s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:05:40    559s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:05:40    559s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:05:40    559s] (I)       Site width          :   460  (dbu)
[06/26 03:05:40    559s] (I)       Row height          :  2720  (dbu)
[06/26 03:05:40    559s] (I)       GCell width         :  2720  (dbu)
[06/26 03:05:40    559s] (I)       GCell height        :  2720  (dbu)
[06/26 03:05:40    559s] (I)       Grid                :   662   662     6
[06/26 03:05:40    559s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:05:40    559s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:05:40    559s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:05:40    559s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:05:40    559s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:05:40    559s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:05:40    559s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:05:40    559s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:05:40    559s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:05:40    559s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:05:40    559s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:05:40    559s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:05:40    559s] (I)       --------------------------------------------------------
[06/26 03:05:40    559s] 
[06/26 03:05:40    559s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:05:40    559s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:05:40    559s] (I)       NumUsedTracks:  L1=1[06/26 03:05:40    559s] [NR-eGR] ============ Routing rule table ============
[06/26 03:05:40    559s] [NR-eGR] Rule id: 0  Nets: 10248 
  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:40    559s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:40    559s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:05:40    559s] (I)       Pitch:  L1=680[06/26 03:05:40    559s] [NR-eGR] Rule id: 1  Nets: 0 
  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[06/26 03:05:40    559s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:05:40    559s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:40    559s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:05:40    559s] [NR-eGR] ========================================
[06/26 03:05:40    559s] [NR-eGR] 
[06/26 03:05:40    559s] (I)       blocked tracks on layer2 : = 1705059 / 3504628 (48.65%)
[06/26 03:05:40    559s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:05:40    559s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:05:40    559s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:05:40    559s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:05:40    559s] (I)       After initializing earlyGlobalRoute syMemory usage = 2097.9 MB
[06/26 03:05:40    559s] (I)       Loading and dumping file time : 0.43 seconds
[06/26 03:05:40    559s] (I)       ============= Initialization =============
[06/26 03:05:40    559s] (I)       totalPins=34673  totalGlobalPin=34629 (99.87%)
[06/26 03:05:40    559s] (I)       total 2D Cap : 6336689 = (3176011 H, 3160678 V)
[06/26 03:05:40    559s] (I)       ============  Phase 1a Route ============
[06/26 03:05:40    559s] [NR-eGR] Layer group 1: route 10248 net(s) in layer range [2, 6]
[06/26 03:05:40    559s] (I)       Phase 1a runs 0.07 seconds
[06/26 03:05:40    559s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=2
[06/26 03:05:40    559s] (I)       Usage: 408270 = (198798 H, 209472 V) = (6.26% H, 6.63% V) = (5.407e+05um H, 5.698e+05um V)
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] (I)       ============  Phase 1b Route ============
[06/26 03:05:40    559s] (I)       Phase 1b runs 0.06 seconds
[06/26 03:05:40    559s] (I)       Usage: 408936 = (198977 H, 209959 V) = (6.26% H, 6.64% V) = (5.412e+05um H, 5.711e+05um V)
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.35% V. EstWL: 1.112306e+06um
[06/26 03:05:40    559s] (I)       ============  Phase 1c Route ============
[06/26 03:05:40    559s] (I)       Level2 Grid: 133 x 133
[06/26 03:05:40    559s] (I)       Phase 1c runs 0.14 seconds
[06/26 03:05:40    559s] (I)       Usage: 409191 = (199013 H, 210178 V) = (6.27% H, 6.65% V) = (5.413e+05um H, 5.717e+05um V)
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] (I)       ============  Phase 1d Route ============
[06/26 03:05:40    559s] (I)       Phase 1d runs 0.01 seconds
[06/26 03:05:40    559s] (I)       Usage: 409192 = (199013 H, 210179 V) = (6.27% H, 6.65% V) = (5.413e+05um H, 5.717e+05um V)
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] (I)       ============  Phase 1e Route ============
[06/26 03:05:40    559s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:05:40    559s] (I)       Usage: 409192 = (199013 H, 210179 V) = (6.27% H, 6.65% V) = (5.413e+05um H, 5.717e+05um V)
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] (I)       ============  Phase 1l Route ============
[06/26 03:05:40    559s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.10% V. EstWL: 1.113002e+06um
[06/26 03:05:40    559s] [NR-eGR] 
[06/26 03:05:40    559s] (I)       Phase 1l runs 0.11 seconds
[06/26 03:05:40    559s] (I)       
[06/26 03:05:40    559s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:05:40    559s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:05:40    559s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:05:40    559s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[06/26 03:05:40    559s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:05:40    559s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:05:40    559s] [NR-eGR]    met1  (2)       522( 0.17%)        13( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[06/26 03:05:40    559s] [NR-eGR]    met2  (3)      1203( 0.40%)        64( 0.02%)         4( 0.00%)         0( 0.00%)   ( 0.42%) 
[06/26 03:05:40    559s] [NR-eGR]    met3  (4)      1126( 0.36%)        93( 0.03%)         9( 0.00%)         4( 0.00%)   ( 0.39%) 
[06/26 03:05:40    559s] [NR-eGR]    met4  (5)       196( 0.05%)        57( 0.01%)        10( 0.00%)         2( 0.00%)   ( 0.07%) 
[06/26 03:05:40    559s] [NR-eGR]    met5  (6)        60( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/26 03:05:40    559s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:05:40    559s] [NR-eGR] Total             3107( 0.22%)       227( 0.02%)        23( 0.00%)         6( 0.00%)   ( 0.23%) 
[06/26 03:05:40    559s] [NR-eGR] 
[06/26 03:05:40    559s] (I)       Total Global Routing Runtime: 0.60 seconds
[06/26 03:05:40    559s] (I)       total 2D Cap : 6341432 = (3180185 H, 3161247 V)
[06/26 03:05:40    559s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.11% V
[06/26 03:05:40    559s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.14% V
[06/26 03:05:40    559s] (I)       ============= track Assignment ============
[06/26 03:05:40    559s] (I)       extract Global 3D Wires
[06/26 03:05:41    559s] (I)       Extract Global WL : time=0.01
[06/26 03:05:41    559s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/26 03:05:41    559s] (I)       Initialization real time=0.00 seconds
[06/26 03:05:41    559s] (I)       Run Multi-thread track assignment
[06/26 03:05:41    560s] (I)       Kernel real time=0.08 seconds
[06/26 03:05:41    560s] (I)       End Greedy Track Assignment
[06/26 03:05:41    560s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:05:41    560s] [NR-eGR]    li1  (1F) length: 4.858000e+01um, number of vias: 35611
[06/26 03:05:41    560s] [NR-eGR]   met1  (2H) length: 3.788148e+05um, number of vias: 57463
[06/26 03:05:41    560s] [NR-eGR]   met2  (3V) length: 4.114141e+05um, number of vias: 5818
[06/26 03:05:41    560s] [NR-eGR]   met3  (4H) length: 1.744934e+05um, number of vias: 3599
[06/26 03:05:41    560s] [NR-eGR]   met4  (5V) length: 1.807607e+05um, number of vias: 335
[06/26 03:05:41    560s] [NR-eGR]   met5  (6H) length: 1.141886e+04um, number of vias: 0
[06/26 03:05:41    560s] [NR-eGR] Total length: 1.156950e+06um, number of vias: 102826
[06/26 03:05:41    560s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:05:41    560s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/26 03:05:41    560s] [NR-eGR] --------------------------------------------------------------------------
[06/26 03:05:41    560s] [NR-eGR] End Peak syMemory usage = 2083.6 MB
[06/26 03:05:41    560s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.66 seconds
[06/26 03:05:41    560s] Extraction called for design 'riscv_top' of instances=69761 and nets=11424 using extraction engine 'pre_route' .
[06/26 03:05:41    560s] pre_route RC Extraction called for design riscv_top.
[06/26 03:05:41    560s] RC Extraction called in multi-corner(2) mode.
[06/26 03:05:41    560s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:05:41    560s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:05:41    560s] RCMode: PreRoute
[06/26 03:05:41    560s]       RC Corner Indexes            0       1   
[06/26 03:05:41    560s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:05:41    560s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:41    560s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:41    560s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:41    560s] Shrink Factor                : 1.00000
[06/26 03:05:41    560s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:05:41    560s] Updating RC grid for preRoute extraction ...
[06/26 03:05:41    560s] Initializing multi-corner resistance tables ...
[06/26 03:05:41    560s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2083.582M)
[06/26 03:05:42    561s] Compute RC Scale Done ...
[06/26 03:05:42    561s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:42    561s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:05:42    561s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:42    561s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:05:42    561s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:05:42    561s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:42    561s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:05:42    561s] Top 4 hotspots total area: 1.21
[06/26 03:05:42    561s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] [hotspot] |  1  |   739.84   478.72   826.88   565.76 |        0.35   |
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] [hotspot] |  3  |  1131.52  1175.04  1218.56  1262.08 |        0.35   |
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] [hotspot] |  4  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:05:42    561s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:42    561s] #################################################################################
[06/26 03:05:42    561s] # Design Stage: PreRoute
[06/26 03:05:42    561s] # Design Name: riscv_top
[06/26 03:05:42    561s] # Design Mode: 130nm
[06/26 03:05:42    561s] # Analysis Mode: MMMC OCV 
[06/26 03:05:42    561s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:05:42    561s] # Signoff Settings: SI Off 
[06/26 03:05:42    561s] #################################################################################
[06/26 03:05:42    561s] Topological Sorting (REAL = 0:00:00.0, MEM = 2068.3M, InitMEM = 2068.3M)
[06/26 03:05:42    561s] Calculate early delays in OCV mode...
[06/26 03:05:42    561s] Calculate late delays in OCV mode...
[06/26 03:05:42    561s] Start delay calculation (fullDC) (4 T). (MEM=2068.32)
[06/26 03:05:42    562s] End AAE Lib Interpolated Model. (MEM=2092.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:05:43    565s] Total number of fetched objects 10631
[06/26 03:05:43    565s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:05:43    565s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:05:43    565s] End delay calculation. (MEM=2235.74 CPU=0:00:02.9 REAL=0:00:01.0)
[06/26 03:05:43    565s] End delay calculation (fullDC). (MEM=2235.74 CPU=0:00:03.7 REAL=0:00:01.0)
[06/26 03:05:43    565s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 2235.7M) ***
[06/26 03:05:43    566s] Begin: GigaOpt postEco DRV Optimization
[06/26 03:05:43    566s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:43    566s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:05:43    566s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:05:43    566s] ### Creating PhyDesignMc. totSessionCpu=0:09:26 mem=2203.7M
[06/26 03:05:43    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:2203.7M
[06/26 03:05:43    566s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:43    566s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2203.7M
[06/26 03:05:43    566s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2203.7M
[06/26 03:05:43    566s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2203.7M
[06/26 03:05:43    566s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2203.7M
[06/26 03:05:43    566s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2203.7M
[06/26 03:05:43    566s] Core basic site is unithd
[06/26 03:05:44    566s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2203.7M
[06/26 03:05:44    566s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:05:44    566s] SiteArray: use 10,345,972 bytes
[06/26 03:05:44    566s] SiteArray: current memory after site array memory allocatiion 2203.7M
[06/26 03:05:44    566s] SiteArray: FP blocked sites are writable
[06/26 03:05:44    566s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.027, REAL:0.028, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.037, REAL:0.037, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2203.7M
[06/26 03:05:44    566s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2203.7M
[06/26 03:05:44    566s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:05:44    566s] Mark StBox On SiteArr starts
[06/26 03:05:44    566s] Mark StBox On SiteArr ends
[06/26 03:05:44    566s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.076, REAL:0.022, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.078, REAL:0.024, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.006, REAL:0.006, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.175, REAL:0.122, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.116, REAL:0.117, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.336, REAL:0.284, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.337, REAL:0.285, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2235.7M
[06/26 03:05:44    566s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.035, REAL:0.035, MEM:2235.7M
[06/26 03:05:44    566s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2235.7MB).
[06/26 03:05:44    566s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.432, REAL:0.380, MEM:2235.7M
[06/26 03:05:44    566s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:27 mem=2235.7M
[06/26 03:05:44    567s] 
[06/26 03:05:44    567s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[06/26 03:05:44    567s] ### Creating LA Mngr. totSessionCpu=0:09:27 mem=2235.7M
[06/26 03:05:44    567s] ### Creating LA Mngr, finished. totSessionCpu=0:09:27 mem=2235.7M
[06/26 03:05:45    568s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2329.2M
[06/26 03:05:45    568s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2329.2M
[06/26 03:05:45    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:45    569s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/26 03:05:45    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:45    569s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 03:05:45    569s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:45    569s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:46    569s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:46    569s] Info: violation cost 5177.841797 (cap = 0.000000, tran = 5177.841797, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:46    569s] |   737|   740|    -2.31|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|   4.86|          |         |
[06/26 03:05:47    574s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:47    574s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:47    574s] Info: violation cost 4857.959961 (cap = 0.000000, tran = 4857.959961, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:47    574s] |   738|   739|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|     118|      38|      88|   4.95| 0:00:01.0|  2348.4M|
[06/26 03:05:48    579s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:48    579s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:48    579s] Info: violation cost 4822.263184 (cap = 0.000000, tran = 4822.263184, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:48    579s] |   738|   739|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|      19|       2|      47|   4.96| 0:00:01.0|  2348.4M|
[06/26 03:05:48    579s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:05:48    579s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:05:48    579s] Info: violation cost 4822.263184 (cap = 0.000000, tran = 4822.263184, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:05:48    579s] |   738|   739|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|   4.96| 0:00:00.0|  2348.4M|
[06/26 03:05:48    579s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] ###############################################################################
[06/26 03:05:48    579s] #
[06/26 03:05:48    579s] #  Large fanout net report:  
[06/26 03:05:48    579s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/26 03:05:48    579s] #     - current density: 4.96
[06/26 03:05:48    579s] #
[06/26 03:05:48    579s] #  List of high fanout nets:
[06/26 03:05:48    579s] #
[06/26 03:05:48    579s] ###############################################################################
[06/26 03:05:48    579s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:05:48    579s] Layer 3 has 301 constrained nets 
[06/26 03:05:48    579s] **** End NDR-Layer Usage Statistics ****
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] =======================================================================
[06/26 03:05:48    579s]                 Reasons for remaining drv violations
[06/26 03:05:48    579s] =======================================================================
[06/26 03:05:48    579s] *info: Total 707 net(s) have violations which can't be fixed by DRV optimization.
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] MultiBuffering failure reasons
[06/26 03:05:48    579s] ------------------------------------------------
[06/26 03:05:48    579s] *info:   152 net(s): Could not be fixed because the solution degraded timing.
[06/26 03:05:48    579s] *info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
[06/26 03:05:48    579s] *info:    20 net(s): Could not be fixed because the net has less than two terms.
[06/26 03:05:48    579s] *info:     1 net(s): Could not be fixed because of no legal loc.
[06/26 03:05:48    579s] *info:   533 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] *info: Total 31 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] *** Finish DRV Fixing (cpu=0:00:10.8 real=0:00:03.0 mem=2348.4M) ***
[06/26 03:05:48    579s] 
[06/26 03:05:48    579s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2348.4M
[06/26 03:05:48    579s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.013, REAL:0.013, MEM:2348.4M
[06/26 03:05:48    579s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2348.4M
[06/26 03:05:48    579s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2348.4M
[06/26 03:05:48    579s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2348.4M
[06/26 03:05:48    579s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2348.4M
[06/26 03:05:49    579s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2348.4M
[06/26 03:05:49    579s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2348.4M
[06/26 03:05:49    579s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2348.4M
[06/26 03:05:49    579s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.007, REAL:0.007, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.187, REAL:0.189, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.325, REAL:0.328, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.326, REAL:0.328, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.034, REAL:0.035, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.040, REAL:0.041, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.436, REAL:0.440, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.436, REAL:0.440, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF: Starting RefinePlace at level 1, MEM:2348.4M
[06/26 03:05:49    580s] *** Starting place_detail (0:09:40 mem=2348.4M) ***
[06/26 03:05:49    580s] Total net bbox length = 1.054e+06 (5.123e+05 5.417e+05) (ext = 2.434e+05)
[06/26 03:05:49    580s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:05:49    580s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:49    580s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2348.4M
[06/26 03:05:49    580s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2348.4M
[06/26 03:05:49    580s] Starting refinePlace ...
[06/26 03:05:49    580s] 
[06/26 03:05:49    580s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:05:49    580s] Move report: legalization moves 110 insts, mean move: 3.72 um, max move: 11.84 um
[06/26 03:05:49    580s] 	Max move on inst (mem/dcache/FE_OFC2914_meta_dv_tag_out_19): (845.02, 386.24) --> (848.70, 394.40)
[06/26 03:05:49    580s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2365.6MB) @(0:09:40 - 0:09:41).
[06/26 03:05:49    580s] Move report: Detail placement moves 110 insts, mean move: 3.72 um, max move: 11.84 um
[06/26 03:05:49    580s] 	Max move on inst (mem/dcache/FE_OFC2914_meta_dv_tag_out_19): (845.02, 386.24) --> (848.70, 394.40)
[06/26 03:05:49    580s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2365.6MB
[06/26 03:05:49    580s] Statistics of distance of Instance movement in refine placement:
[06/26 03:05:49    580s]   maximum (X+Y) =        11.84 um
[06/26 03:05:49    580s]   inst (mem/dcache/FE_OFC2914_meta_dv_tag_out_19) with max move: (845.02, 386.24) -> (848.7, 394.4)
[06/26 03:05:49    580s]   mean    (X+Y) =         3.72 um
[06/26 03:05:49    580s] Summary Report:
[06/26 03:05:49    580s] Instances move: 110 (out of 9935 movable)
[06/26 03:05:49    580s] Instances flipped: 0
[06/26 03:05:49    580s] Mean displacement: 3.72 um
[06/26 03:05:49    580s] Max displacement: 11.84 um (Instance: mem/dcache/FE_OFC2914_meta_dv_tag_out_19) (845.02, 386.24) -> (848.7, 394.4)
[06/26 03:05:49    580s] Total instances moved : 110
[06/26 03:05:49    580s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkbuf_1
[06/26 03:05:49    580s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.463, REAL:0.296, MEM:2365.6M
[06/26 03:05:49    580s] Total net bbox length = 1.054e+06 (5.123e+05 5.419e+05) (ext = 2.434e+05)
[06/26 03:05:49    580s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2365.6MB
[06/26 03:05:49    580s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2365.6MB) @(0:09:40 - 0:09:41).
[06/26 03:05:49    580s] OPERPROF: Finished RefinePlace at level 1, CPU:0.628, REAL:0.461, MEM:2365.6M
[06/26 03:05:49    580s] *** Finished place_detail (0:09:41 mem=2365.6M) ***
[06/26 03:05:49    581s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2365.6M
[06/26 03:05:49    581s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2365.6M
[06/26 03:05:49    581s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2365.6M
[06/26 03:05:49    581s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2365.6M
[06/26 03:05:49    581s] Finished re-routing un-routed nets (0:00:00.0 2365.6M)
[06/26 03:05:49    581s] 
[06/26 03:05:50    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:2365.6M
[06/26 03:05:50    581s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:50    581s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.131, REAL:0.133, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.261, REAL:0.263, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.261, REAL:0.264, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2365.6M
[06/26 03:05:50    581s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2365.6M
[06/26 03:05:50    581s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2365.6MB).
[06/26 03:05:50    581s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.371, REAL:0.374, MEM:2365.6M
[06/26 03:05:50    581s] 
[06/26 03:05:50    581s] Density : 0.0499
[06/26 03:05:50    581s] Max route overflow : 0.0014
[06/26 03:05:50    581s] 
[06/26 03:05:50    581s] 
[06/26 03:05:50    581s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2365.6M) ***
[06/26 03:05:50    581s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2255.4M
[06/26 03:05:50    581s] End: GigaOpt postEco DRV Optimization
[06/26 03:05:50    581s] GigaOpt: WNS changes after routing: 0.100 -> 0.076 (bump = 0.024)
[06/26 03:05:50    581s] GigaOpt: WNS bump threshold: -66.9
[06/26 03:05:50    581s] Begin: GigaOpt postEco optimization
[06/26 03:05:50    581s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:50    581s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:05:50    581s] PhyDesignGrid: maxLocalDensity 1.00
[06/26 03:05:50    581s] ### Creating PhyDesignMc. totSessionCpu=0:09:42 mem=2255.4M
[06/26 03:05:50    581s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.4M
[06/26 03:05:50    581s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:05:50    581s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2255.4M
[06/26 03:05:50    581s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2255.4M
[06/26 03:05:50    582s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.132, REAL:0.133, MEM:2255.4M
[06/26 03:05:50    582s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.258, REAL:0.261, MEM:2255.4M
[06/26 03:05:50    582s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.258, REAL:0.261, MEM:2255.4M
[06/26 03:05:50    582s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2255.4M
[06/26 03:05:50    582s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2255.4M
[06/26 03:05:51    582s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.040, REAL:0.041, MEM:2255.4M
[06/26 03:05:51    582s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2255.4MB).
[06/26 03:05:51    582s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.369, REAL:0.372, MEM:2255.4M
[06/26 03:05:51    582s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:42 mem=2263.4M
[06/26 03:05:51    582s] 
[06/26 03:05:51    582s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[06/26 03:05:51    582s] ### Creating LA Mngr. totSessionCpu=0:09:43 mem=2263.4M
[06/26 03:05:51    582s] ### Creating LA Mngr, finished. totSessionCpu=0:09:43 mem=2263.4M
[06/26 03:05:54    585s] *info: 301 clock nets excluded
[06/26 03:05:54    585s] *info: 8 special nets excluded.
[06/26 03:05:54    585s] *info: 811 no-driver nets excluded.
[06/26 03:05:54    585s] *info: 301 nets with fixed/cover wires excluded.
[06/26 03:05:55    586s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[06/26 03:05:55    586s] PathGroup :  reg2reg  TargetSlack : 0.1 
[06/26 03:05:55    586s] ** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 4.99
[06/26 03:05:55    586s] Optimizer WNS Pass 0
[06/26 03:05:55    586s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.091ns TNS 0.000ns; reg2reg* WNS 0.076ns TNS 0.000ns; HEPG WNS 0.076ns TNS 0.000ns; all paths WNS 0.076ns TNS 0.000ns; Real time 0:02:00
[06/26 03:05:55    586s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2356.8M
[06/26 03:05:55    586s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2356.8M
[06/26 03:05:55    586s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:05:55    586s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:05:55    586s] Active Path Group: reg2cgate reg2reg  
[06/26 03:05:55    586s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:55    586s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:05:55    586s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:55    586s] |   0.076|    0.076|   0.000|    0.000|     4.99%|   0:00:00.0| 2364.8M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[16]/D              |
[06/26 03:05:56    588s] |   0.100|    0.106|   0.000|    0.000|     4.99%|   0:00:01.0| 2460.2M|                     NA|       NA| NA                                                 |
[06/26 03:05:56    588s] |   0.100|    0.106|   0.000|    0.000|     4.99%|   0:00:00.0| 2460.2M|ss_100C_1v60.setup_view|       NA| NA                                                 |
[06/26 03:05:56    588s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:05:56    588s] 
[06/26 03:05:56    588s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=2460.2M) ***
[06/26 03:05:56    588s] 
[06/26 03:05:56    588s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:01.0 mem=2460.2M) ***
[06/26 03:05:56    588s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.118ns TNS 0.000ns; reg2reg* WNS 0.106ns TNS 0.000ns; HEPG WNS 0.106ns TNS 0.000ns; all paths WNS 0.106ns TNS 0.000ns; Real time 0:02:01
[06/26 03:05:56    588s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 4.99
[06/26 03:05:56    588s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.009, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.002, REAL:0.002, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.006, REAL:0.006, MEM:2460.2M
[06/26 03:05:56    588s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.163, REAL:0.165, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.279, REAL:0.282, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.280, REAL:0.282, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.030, REAL:0.030, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.035, REAL:0.036, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.374, REAL:0.378, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.374, REAL:0.378, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF: Starting RefinePlace at level 1, MEM:2460.2M
[06/26 03:05:56    589s] *** Starting place_detail (0:09:49 mem=2460.2M) ***
[06/26 03:05:56    589s] Total net bbox length = 1.054e+06 (5.123e+05 5.421e+05) (ext = 2.434e+05)
[06/26 03:05:56    589s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/26 03:05:56    589s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:56    589s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:2460.2M
[06/26 03:05:56    589s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2460.2M
[06/26 03:05:56    589s] Starting refinePlace ...
[06/26 03:05:56    589s] 
[06/26 03:05:56    589s] Running Spiral MT with 4 threads  fetchWidth=1024 
[06/26 03:05:56    589s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:56    589s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2460.2MB) @(0:09:49 - 0:09:50).
[06/26 03:05:56    589s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/26 03:05:56    589s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2460.2MB
[06/26 03:05:56    589s] Statistics of distance of Instance movement in refine placement:
[06/26 03:05:56    589s]   maximum (X+Y) =         0.00 um
[06/26 03:05:56    589s]   mean    (X+Y) =         0.00 um
[06/26 03:05:56    589s] Total instances moved : 0
[06/26 03:05:56    589s] Summary Report:
[06/26 03:05:56    589s] Instances move: 0 (out of 9935 movable)
[06/26 03:05:56    589s] Instances flipped: 0
[06/26 03:05:56    589s] Mean displacement: 0.00 um
[06/26 03:05:56    589s] Max displacement: 0.00 um 
[06/26 03:05:56    589s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.403, REAL:0.257, MEM:2460.2M
[06/26 03:05:56    589s] Total net bbox length = 1.054e+06 (5.123e+05 5.421e+05) (ext = 2.434e+05)
[06/26 03:05:56    589s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2460.2MB
[06/26 03:05:56    589s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2460.2MB) @(0:09:49 - 0:09:50).
[06/26 03:05:56    589s] *** Finished place_detail (0:09:50 mem=2460.2M) ***
[06/26 03:05:56    589s] OPERPROF: Finished RefinePlace at level 1, CPU:0.547, REAL:0.402, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:57    589s] Finished re-routing un-routed nets (0:00:00.0 2460.2M)
[06/26 03:05:57    589s] 
[06/26 03:05:57    589s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2460.2M
[06/26 03:05:57    589s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.116, REAL:0.117, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.230, REAL:0.232, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.230, REAL:0.232, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.031, REAL:0.032, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.037, REAL:0.037, MEM:2460.2M
[06/26 03:05:57    590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.329, REAL:0.332, MEM:2460.2M
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] Density : 0.0499
[06/26 03:05:57    590s] Max route overflow : 0.0014
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2460.2M) ***
[06/26 03:05:57    590s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 4.99
[06/26 03:05:57    590s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:05:57    590s] Layer 3 has 301 constrained nets 
[06/26 03:05:57    590s] **** End NDR-Layer Usage Statistics ****
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:02.0 mem=2460.2M) ***
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2350.8M
[06/26 03:05:57    590s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:2350.8M
[06/26 03:05:57    590s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2350.8M
[06/26 03:05:57    590s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2350.8M
[06/26 03:05:57    590s] End: GigaOpt postEco optimization
[06/26 03:05:57    590s] **INFO: Flow update: Design timing is met.
[06/26 03:05:57    590s] **INFO: Flow update: Design timing is met.
[06/26 03:05:57    590s] *** Steiner Routed Nets: 3.030%; Threshold: 100; Threshold for Hold: 100
[06/26 03:05:57    590s] ### Creating LA Mngr. totSessionCpu=0:09:50 mem=2350.8M
[06/26 03:05:57    590s] ### Creating LA Mngr, finished. totSessionCpu=0:09:50 mem=2350.8M
[06/26 03:05:57    590s] Re-routed 0 nets
[06/26 03:05:57    590s] #optDebug: fT-D <X 1 0 0 0>
[06/26 03:05:57    590s] #optDebug: fT-D <X 1 0 0 0>
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] Active setup views:
[06/26 03:05:57    590s]  ss_100C_1v60.setup_view
[06/26 03:05:57    590s]   Dominating endpoints: 0
[06/26 03:05:57    590s]   Dominating TNS: -0.000
[06/26 03:05:57    590s] 
[06/26 03:05:57    590s] Extraction called for design 'riscv_top' of instances=69938 and nets=11601 using extraction engine 'pre_route' .
[06/26 03:05:57    590s] pre_route RC Extraction called for design riscv_top.
[06/26 03:05:57    590s] RC Extraction called in multi-corner(2) mode.
[06/26 03:05:57    590s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:05:57    590s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:05:57    590s] RCMode: PreRoute
[06/26 03:05:57    590s]       RC Corner Indexes            0       1   
[06/26 03:05:57    590s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:05:57    590s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:57    590s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:57    590s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:05:57    590s] Shrink Factor                : 1.00000
[06/26 03:05:57    590s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/26 03:05:57    590s] Initializing multi-corner resistance tables ...
[06/26 03:05:57    590s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2325.363M)
[06/26 03:05:57    590s] cleaningup cpe interface
[06/26 03:05:57    590s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:05:57    590s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:05:57    590s] [PSP]    Started earlyGlobalRoute kernel
[06/26 03:05:57    590s] [PSP]    Initial Peak syMemory usage = 2325.4 MB
[06/26 03:05:57    590s] (I)       Reading DB...
[06/26 03:05:57    590s] (I)       Read data from FE... (mem=2325.4M)
[06/26 03:05:57    590s] (I)       Read nodes and places... (mem=2325.4M)
[06/26 03:05:57    590s] (I)       Done Read nodes and places (cpu=0.070s, mem=2325.4M)
[06/26 03:05:57    590s] (I)       Read nets... (mem=2325.4M)
[06/26 03:05:58    590s] (I)       Done Read nets (cpu=0.031s, mem=2325.4M)
[06/26 03:05:58    590s] (I)       Done Read data from FE (cpu=0.101s, mem=2325.4M)
[06/26 03:05:58    590s] (I)       before initializing RouteDB syMemory usage = 2325.4 MB
[06/26 03:05:58    590s] (I)       congestionReportName   : 
[06/26 03:05:58    590s] (I)       layerRangeFor2DCongestion : 
[06/26 03:05:58    590s] (I)       buildTerm2TermWires    : 0
[06/26 03:05:58    590s] (I)       doTrackAssignment      : 1
[06/26 03:05:58    590s] (I)       dumpBookshelfFiles     : 0
[06/26 03:05:58    590s] (I)       numThreads             : 4
[06/26 03:05:58    590s] (I)       bufferingAwareRouting  : false
[06/26 03:05:58    590s] (I)       honorPin               : false
[06/26 03:05:58    590s] (I)       honorPinGuide          : true
[06/26 03:05:58    590s] (I)       honorPartition         : false
[06/26 03:05:58    590s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:05:58    590s] (I)       allowPartitionCrossover: false
[06/26 03:05:58    590s] (I)       honorSingleEntry       : true
[06/26 03:05:58    590s] (I)       honorSingleEntryStrong : true
[06/26 03:05:58    590s] [NR-eGR] honorMsvRouteConstraint: false
[06/26 03:05:58    590s] (I)       handleViaSpacingRule   : false
[06/26 03:05:58    590s] (I)       handleEolSpacingRule   : false
[06/26 03:05:58    590s] (I)       PDConstraint           : none
[06/26 03:05:58    590s] (I)       expBetterNDRHandling   : false
[06/26 03:05:58    590s] (I)       routingEffortLevel     : 3
[06/26 03:05:58    590s] (I)       [06/26 03:05:58    590s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[06/26 03:05:58    590s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:05:58    590s] [NR-eGR] minRouteLayer          : 2
[06/26 03:05:58    590s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:05:58    590s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:05:58    590s] (I)       numRowsPerGCell        : 1
[06/26 03:05:58    590s] (I)       speedUpLargeDesign     : 0
[06/26 03:05:58    590s] (I)       multiThreadingTA       : 1
[06/26 03:05:58    590s] (I)       optimizationMode       : false
[06/26 03:05:58    590s] (I)       routeSecondPG          : false
[06/26 03:05:58    590s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:05:58    590s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:05:58    590s] (I)       punchThroughDistance   : 500.00
[06/26 03:05:58    590s] (I)       scenicBound            : 1.15
[06/26 03:05:58    590s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:05:58    590s] (I)       source-to-sink ratio   : 0.00
[06/26 03:05:58    590s] (I)       targetCongestionRatioH : 1.00
[06/26 03:05:58    590s] (I)       targetCongestionRatioV : 1.00
[06/26 03:05:58    590s] (I)       layerCongestionRatio   : 0.70
[06/26 03:05:58    590s] (I)       m1CongestionRatio      : 0.10
[06/26 03:05:58    590s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:05:58    590s] (I)       localRouteEffort       : 1.00
[06/26 03:05:58    590s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:05:58    590s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:05:58    590s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:05:58    590s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:05:58    590s] (I)       routeVias              : 
[06/26 03:05:58    590s] (I)       readTROption           : true
[06/26 03:05:58    590s] (I)       extraSpacingFactor     : 1.00
[06/26 03:05:58    590s] (I)       routeSelectedNetsOnly  : false
[06/26 03:05:58    590s] (I)       clkNetUseMaxDemand     : false
[06/26 03:05:58    590s] (I)       extraDemandForClocks   : 0
[06/26 03:05:58    590s] (I)       steinerRemoveLayers    : false
[06/26 03:05:58    590s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:05:58    590s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:05:58    590s] [NR-eGR] numTracksPerClockWire  : 0
[06/26 03:05:58    590s] (I)       similarTopologyRoutingFast : false
[06/26 03:05:58    590s] (I)       spanningTreeRefinement : false
[06/26 03:05:58    590s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:05:58    590s] (I)       starting read tracks
[06/26 03:05:58    590s] (I)       build grid graph
[06/26 03:05:58    590s] (I)       build grid graph start
[06/26 03:05:58    590s] (I)       build grid graph end
[06/26 03:05:58    590s] (I)       merge level 0
[06/26 03:05:58    590s] [NR-eGR] li1 has no routable track
[06/26 03:05:58    590s] [NR-eGR] met1 has single uniform track structure
[06/26 03:05:58    590s] [NR-eGR] met2 has single uniform track structure
[06/26 03:05:58    590s] [NR-eGR] met3 has single uniform track structure
[06/26 03:05:58    590s] [NR-eGR] met4 has single uniform track structure
[06/26 03:05:58    590s] [NR-eGR] met5 has single uniform track structure
[06/26 03:05:58    590s] (I)       numViaLayers=6
[06/26 03:05:58    590s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:05:58    590s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:05:58    590s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:05:58    590s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:05:58    590s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:05:58    590s] (I)       end build via table
[06/26 03:05:58    590s] [NR-eGR] Read 38313 PG shapes in 0.005 seconds
[06/26 03:05:58    590s] 
[06/26 03:05:58    590s] [NR-eGR] numRoutingBlks=0 numInstBlks=151301 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:05:58    590s] [NR-eGR] Num Prerouted Nets = 301  Num Prerouted Wires = 6314
[06/26 03:05:58    590s] (I)       readDataFromPlaceDB
[06/26 03:05:58    590s] (I)       Read net information..
[06/26 03:05:58    590s] (I)       Read testcase time = 0.002 seconds
[06/26 03:05:58    590s] 
[06/26 03:05:58    590s] (I)       read default dcut vias
[06/26 03:05:58    590s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:05:58    590s] [NR-eGR] Read numTotalNets=10726  numIgnoredNets=301
[06/26 03:05:58    590s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:05:58    590s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:05:58    590s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:05:58    590s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:05:58    590s] (I)       early_global_route_priority property id does not exist.
[06/26 03:05:58    590s] (I)       build grid graph start
[06/26 03:05:58    590s] (I)       build grid graph end
[06/26 03:05:58    590s] (I)       Model blockage into capacity
[06/26 03:05:58    590s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:05:58    591s] (I)       Modeling time = 0.138 seconds
[06/26 03:05:58    591s] 
[06/26 03:05:58    591s] (I)       Number of ignored nets = 301
[06/26 03:05:58    591s] (I)       Number of fixed nets = 301.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:05:58    591s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:05:58    591s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:05:58    591s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2325.4 MB
[06/26 03:05:58    591s] (I)       Ndr track 0 does not exist
[06/26 03:05:58    591s] (I)       Ndr track 0 does not exist
[06/26 03:05:58    591s] (I)       Layer1  viaCost=200.00
[06/26 03:05:58    591s] (I)       Layer2  viaCost=200.00
[06/26 03:05:58    591s] (I)       Layer3  viaCost=300.00
[06/26 03:05:58    591s] (I)       Layer4  viaCost=200.00
[06/26 03:05:58    591s] (I)       Layer5  viaCost=200.00
[06/26 03:05:58    591s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:05:58    591s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:05:58    591s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:05:58    591s] (I)       Site width          :   460  (dbu)
[06/26 03:05:58    591s] (I)       Row height          :  2720  (dbu)
[06/26 03:05:58    591s] (I)       GCell width         :  2720  (dbu)
[06/26 03:05:58    591s] (I)       GCell height        :  2720  (dbu)
[06/26 03:05:58    591s] (I)       Grid                :   662   662     6
[06/26 03:05:58    591s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:05:58    591s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:05:58    591s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:05:58    591s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:05:58    591s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:05:58    591s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:05:58    591s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:05:58    591s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:05:58    591s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:05:58    591s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:05:58    591s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:05:58    591s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:05:58    591s] (I)       --------------------------------------------------------
[06/26 03:05:58    591s] 
[06/26 03:05:58    591s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:05:58    591s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:05:58    591s] (I)       NumUsedTracks:  L1=1[06/26 03:05:58    591s] [NR-eGR] ============ Routing rule table ============
[06/26 03:05:58    591s] [NR-eGR] Rule id: 0  Nets: 10425 
  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:58    591s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:58    591s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:05:58    591s] [NR-eGR] Rule id: 1  Nets: 0 
[06/26 03:05:58    591s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[06/26 03:05:58    591s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:05:58    591s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:05:58    591s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:05:58    591s] [NR-eGR] ========================================
[06/26 03:05:58    591s] [NR-eGR] 
[06/26 03:05:58    591s] (I)       blocked tracks on layer2 : = 1705098 / 3504628 (48.65%)
[06/26 03:05:58    591s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:05:58    591s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:05:58    591s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:05:58    591s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:05:58    591s] (I)       After initializing earlyGlobalRoute syMemory usage = 2325.4 MB
[06/26 03:05:58    591s] (I)       Loading and dumping file time : 0.35 seconds
[06/26 03:05:58    591s] (I)       ============= Initialization =============
[06/26 03:05:58    591s] (I)       totalPins=35027  totalGlobalPin=34981 (99.87%)
[06/26 03:05:58    591s] (I)       total 2D Cap : 6336650 = (3175972 H, 3160678 V)
[06/26 03:05:58    591s] (I)       ============  Phase 1a Route ============
[06/26 03:05:58    591s] [NR-eGR] Layer group 1: route 10425 net(s) in layer range [2, 6]
[06/26 03:05:58    591s] (I)       Phase 1a runs 0.06 seconds
[06/26 03:05:58    591s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[06/26 03:05:58    591s] (I)       Usage: 408869 = (199050 H, 209819 V) = (6.27% H, 6.64% V) = (5.414e+05um H, 5.707e+05um V)
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] (I)       ============  Phase 1b Route ============
[06/26 03:05:58    591s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:05:58    591s] (I)       Usage: 409535 = (199222 H, 210313 V) = (6.27% H, 6.65% V) = (5.419e+05um H, 5.721e+05um V)
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.34% V. EstWL: 1.113935e+06um
[06/26 03:05:58    591s] (I)       ============  Phase 1c Route ============
[06/26 03:05:58    591s] (I)       Level2 Grid: 133 x 133
[06/26 03:05:58    591s] (I)       Phase 1c runs 0.12 seconds
[06/26 03:05:58    591s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] (I)       ============  Phase 1d Route ============
[06/26 03:05:58    591s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:05:58    591s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] (I)       ============  Phase 1e Route ============
[06/26 03:05:58    591s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:05:58    591s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] (I)       ============  Phase 1l Route ============
[06/26 03:05:58    591s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.10% V. EstWL: 1.114496e+06um
[06/26 03:05:58    591s] [NR-eGR] 
[06/26 03:05:58    591s] (I)       Phase 1l runs 0.09 seconds
[06/26 03:05:58    591s] (I)       
[06/26 03:05:58    591s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:05:58    591s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:05:58    591s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:05:58    591s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[06/26 03:05:58    591s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:05:58    591s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:05:58    591s] [NR-eGR]    met1  (2)       505( 0.17%)        15( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[06/26 03:05:58    591s] [NR-eGR]    met2  (3)      1232( 0.41%)        57( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.43%) 
[06/26 03:05:58    591s] [NR-eGR]    met3  (4)      1203( 0.38%)        87( 0.03%)         6( 0.00%)         4( 0.00%)   ( 0.41%) 
[06/26 03:05:58    591s] [NR-eGR]    met4  (5)       208( 0.05%)        64( 0.02%)         8( 0.00%)         2( 0.00%)   ( 0.07%) 
[06/26 03:05:58    591s] [NR-eGR]    met5  (6)        61( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/26 03:05:58    591s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:05:58    591s] [NR-eGR] Total             3209( 0.22%)       223( 0.02%)        17( 0.00%)         6( 0.00%)   ( 0.24%) 
[06/26 03:05:58    591s] [NR-eGR] 
[06/26 03:05:58    591s] (I)       Total Global Routing Runtime: 0.54 seconds
[06/26 03:05:58    591s] (I)       total 2D Cap : 6341394 = (3180147 H, 3161247 V)
[06/26 03:05:58    591s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.11% V
[06/26 03:05:58    591s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.14% V
[06/26 03:05:58    591s] [NR-eGR] End Peak syMemory usage = 2325.4 MB
[06/26 03:05:58    591s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.99 seconds
[06/26 03:05:58    591s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:58    591s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:05:58    591s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:58    591s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:05:58    591s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:05:58    591s] [hotspot] +------------+---------------+---------------+
[06/26 03:05:58    591s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:05:58    591s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] [hotspot] |  1  |   739.84   522.24   826.88   609.28 |        0.52   |
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] Top 4 hotspots total area: 1.21
[06/26 03:05:58    591s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] [hotspot] |  3  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] [hotspot] |  4  |  1175.04  1088.00  1262.08  1175.04 |        0.17   |
[06/26 03:05:58    591s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:05:58    591s] Deleting Cell Server ...
[06/26 03:05:58    591s] Deleting Lib Analyzer.
[06/26 03:05:58    591s] GigaOpt Hold Optimizer is used
[06/26 03:05:59    591s] End AAE Lib Interpolated Model. (MEM=2326.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:05:59    591s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:52 mem=2326.1M ***
[06/26 03:05:59    591s] 
[06/26 03:05:59    591s] Creating Lib Analyzer ...
[06/26 03:05:59    591s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:05:59    591s] Summary for sequential cells identification: 
[06/26 03:05:59    591s]   Identified SBFF number: 45
[06/26 03:05:59    591s]   Identified MBFF number: 0
[06/26 03:05:59    591s]   Identified SB Latch number: 0
[06/26 03:05:59    591s]   Identified MB Latch number: 0
[06/26 03:05:59    591s]   Not identified SBFF number: 0
[06/26 03:05:59    591s]   Not identified MBFF number: 0
[06/26 03:05:59    591s]   Not identified SB Latch number: 0
[06/26 03:05:59    591s]   Not identified MB Latch number: 0
[06/26 03:05:59    591s]   Number of sequential cells which are not FFs: 23
[06/26 03:05:59    591s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:05:59    591s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:05:59    591s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:05:59    591s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:05:59    591s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:05:59    591s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:05:59    591s]  Setting StdDelay to 66.90
[06/26 03:05:59    591s] Creating Cell Server, finished. 
[06/26 03:05:59    591s] 
[06/26 03:05:59    591s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:05:59    591s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:05:59    591s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:05:59    591s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:05:59    591s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:05:59    591s] 
[06/26 03:06:02    594s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:55 mem=2326.1M
[06/26 03:06:02    594s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:55 mem=2326.1M
[06/26 03:06:02    594s] Creating Lib Analyzer, finished. 
[06/26 03:06:02    594s] End AAE Lib Interpolated Model. (MEM=2326.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:02    594s] Non-Blocking console log file: /dev/null
[06/26 03:06:02    594s] **INFO: Starting Non-Blocking QThread
[06/26 03:06:02    594s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[06/26 03:06:02    594s] Multi-CPU acceleration using 2 CPU(s).
[06/26 03:06:02    594s] Info: 2 threads available for lower-level modules during optimization.
[06/26 03:06:02    595s] #################################################################################
[06/26 03:06:02    595s] # Design Stage: PreRoute
[06/26 03:06:02    595s] # Design Name: riscv_top
[06/26 03:06:02    595s] # Design Mode: 130nm
[06/26 03:06:02    595s] # Analysis Mode: MMMC OCV 
[06/26 03:06:02    595s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:06:02    595s] # Signoff Settings: SI Off 
[06/26 03:06:02    595s] #################################################################################
[06/26 03:06:02    595s] Topological Sorting (REAL = 0:00:00.0, MEM = 2292.1M, InitMEM = 2292.1M)
[06/26 03:06:02    595s] Calculate early delays in OCV mode...
[06/26 03:06:02    595s] Calculate late delays in OCV mode...
[06/26 03:06:02    595s] Start delay calculation (fullDC) (2 T). (MEM=2292.1)
[06/26 03:06:03    595s] End AAE Lib Interpolated Model. (MEM=2316.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:04    598s] Total number of fetched objects 10808
[06/26 03:06:04    598s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:06:04    598s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:06:04    598s] End delay calculation. (MEM=2324.44 CPU=0:00:02.6 REAL=0:00:01.0)
[06/26 03:06:04    598s] End delay calculation (fullDC). (MEM=2324.44 CPU=0:00:03.2 REAL=0:00:02.0)
[06/26 03:06:04    598s] *** CDM Built up (cpu=0:00:03.2  real=0:00:02.0  mem= 2324.4M) ***
[06/26 03:06:05    599s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:03.0 totSessionCpu=0:10:00 mem=2292.4M)
[06/26 03:06:05    599s] Done building cte setup timing graph (fixHold) cpu=0:00:07.7 real=0:00:06.0 totSessionCpu=0:10:00 mem=2292.4M ***
[06/26 03:06:05    599s] ** Profile ** Start :  cpu=0:00:00.0, mem=2292.4M
[06/26 03:06:05    599s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2300.4M
[06/26 03:06:05    600s] *info: category slack lower bound [L -4.4] default
[06/26 03:06:05    600s] *info: category slack lower bound [H 0.0] reg2cgate 
[06/26 03:06:05    600s] *info: category slack lower bound [H -4.4] reg2reg 
[06/26 03:06:05    600s] --------------------------------------------------- 
[06/26 03:06:05    600s]    Setup Violation Summary with Target Slack (0.100 ns)
[06/26 03:06:05    600s] --------------------------------------------------- 
[06/26 03:06:05    600s]          WNS    reg2regWNS
[06/26 03:06:05    600s]    -0.004 ns     -0.004 ns
[06/26 03:06:05    600s] --------------------------------------------------- 
[06/26 03:06:05    600s]  
[06/26 03:06:05    600s]    ____________________________________________________________________
[06/26 03:06:05    600s] __/ message from Non-Blocking QThread
[06/26 03:06:05    600s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[06/26 03:06:05    600s] Multithreaded Timing Analysis is initialized with 2 threads
[06/26 03:06:05    600s] 
[06/26 03:06:05    600s] #################################################################################
[06/26 03:06:05    600s] # Design Stage: PreRoute
[06/26 03:06:05    600s] # Design Name: riscv_top
[06/26 03:06:05    600s] # Design Mode: 130nm
[06/26 03:06:05    600s] # Analysis Mode: MMMC OCV 
[06/26 03:06:05    600s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:06:05    600s] # Signoff Settings: SI Off 
[06/26 03:06:05    600s] #################################################################################
[06/26 03:06:05    600s] Calculate late delays in OCV mode...
[06/26 03:06:05    600s] Calculate early delays in OCV mode...
[06/26 03:06:05    600s] Start delay calculation (fullDC) (2 T). (MEM=0)
[06/26 03:06:05    600s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:06:05    600s] Total number of fetched objects 10808
[06/26 03:06:05    600s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:06:05    600s] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:01.0)
[06/26 03:06:05    600s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:02.0)
[06/26 03:06:05    600s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:03.0 totSessionCpu=0:00:19.0 mem=0.0M)
[06/26 03:06:05    600s] 
[06/26 03:06:05    600s] Active hold views:
[06/26 03:06:05    600s]  ff_n40C_1v95.hold_view
[06/26 03:06:05    600s]   Dominating endpoints: 0
[06/26 03:06:05    600s]   Dominating TNS: -0.000
[06/26 03:06:05    600s] 
[06/26 03:06:05    600s] Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:03.0 totSessionCpu=0:00:19.0 mem=0.0M ***
[06/26 03:06:05    600s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[06/26 03:06:05    600s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[06/26 03:06:05    605s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:03.0 totSessionCpu=0:00:19.7 mem=0.0M ***
[06/26 03:06:05    605s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.7/0:00:03.0 (1.9), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[06/26 03:06:05    605s] _______________________________________________________________________
[06/26 03:06:05    605s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[06/26 03:06:05    605s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[06/26 03:06:05    605s] Restoring Hold Target Slack: 1000
[06/26 03:06:05    605s] Footprint list for hold buffering (delay unit: ps)
[06/26 03:06:05    605s] =================================================================
[06/26 03:06:05    605s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/26 03:06:05    605s] 
[06/26 03:06:05    605s] *Info: minBufDelay = 171.1 ps, libStdDelay = 66.9 ps, minBufSize = 3753600 (3.0)
[06/26 03:06:05    605s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[06/26 03:06:05    605s] ------------------------------------------------------------------
[06/26 03:06:05    605s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[06/26 03:06:05    605s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[06/26 03:06:05    605s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[06/26 03:06:05    605s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[06/26 03:06:05    605s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[06/26 03:06:05    605s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[06/26 03:06:05    605s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[06/26 03:06:05    605s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[06/26 03:06:05    605s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[06/26 03:06:05    605s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[06/26 03:06:05    605s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[06/26 03:06:05    605s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[06/26 03:06:05    605s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[06/26 03:06:05    605s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[06/26 03:06:05    605s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[06/26 03:06:05    605s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[06/26 03:06:05    605s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[06/26 03:06:05    605s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[06/26 03:06:05    605s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[06/26 03:06:05    605s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[06/26 03:06:05    605s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[06/26 03:06:05    605s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[06/26 03:06:05    605s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[06/26 03:06:05    605s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[06/26 03:06:05    605s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[06/26 03:06:05    605s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[06/26 03:06:05    605s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[06/26 03:06:05    605s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[06/26 03:06:05    605s] =================================================================
[06/26 03:06:05    605s] ** Profile ** Start :  cpu=0:00:00.0, mem=2308.4M
[06/26 03:06:05    605s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2308.4M
[06/26 03:06:05    605s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2308.4M
[06/26 03:06:05    605s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2308.4M
[06/26 03:06:05    605s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.126, REAL:0.127, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.243, REAL:0.244, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.243, REAL:0.245, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2308.4M
[06/26 03:06:06    605s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2308.4M
[06/26 03:06:06    605s] ** Profile ** Other data :  cpu=0:00:00.4, mem=2308.4M
[06/26 03:06:06    605s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2308.4M
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] ------------------------------------------------------------
[06/26 03:06:06    605s]              Initial Summary                             
[06/26 03:06:06    605s] ------------------------------------------------------------
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] Setup views included:
[06/26 03:06:06    605s]  ss_100C_1v60.setup_view
[06/26 03:06:06    605s] Hold  views included:
[06/26 03:06:06    605s]  ff_n40C_1v95.hold_view
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] |           WNS (ns):|  0.096  |  0.096  |  0.118  |  2.473  |
[06/26 03:06:06    605s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:06:06    605s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:06:06    605s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] |           WNS (ns):|  0.112  |  0.194  |  0.680  |  0.112  |
[06/26 03:06:06    605s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:06:06    605s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:06:06    605s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:06:06    605s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] +----------------+-------------------------------+------------------+
[06/26 03:06:06    605s] |                |              Real             |       Total      |
[06/26 03:06:06    605s] |    DRVs        +------------------+------------+------------------|
[06/26 03:06:06    605s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:06:06    605s] +----------------+------------------+------------+------------------+
[06/26 03:06:06    605s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:06:06    605s] |   max_tran     |    324 (325)     |   -0.351   |    748 (749)     |
[06/26 03:06:06    605s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:06:06    605s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:06:06    605s] +----------------+------------------+------------+------------------+
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] Density: 4.993%
[06/26 03:06:06    605s] Routing Overflow: 0.11% H and 0.14% V
[06/26 03:06:06    605s] ------------------------------------------------------------
[06/26 03:06:06    605s] Deleting Cell Server ...
[06/26 03:06:06    605s] Deleting Lib Analyzer.
[06/26 03:06:06    605s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:06:06    605s] Summary for sequential cells identification: 
[06/26 03:06:06    605s]   Identified SBFF number: 45
[06/26 03:06:06    605s]   Identified MBFF number: 0
[06/26 03:06:06    605s]   Identified SB Latch number: 0
[06/26 03:06:06    605s]   Identified MB Latch number: 0
[06/26 03:06:06    605s]   Not identified SBFF number: 0
[06/26 03:06:06    605s]   Not identified MBFF number: 0
[06/26 03:06:06    605s]   Not identified SB Latch number: 0
[06/26 03:06:06    605s]   Not identified MB Latch number: 0
[06/26 03:06:06    605s]   Number of sequential cells which are not FFs: 23
[06/26 03:06:06    605s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:06:06    605s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:06:06    605s]  Setting StdDelay to 66.90
[06/26 03:06:06    605s] Creating Cell Server, finished. 
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] Deleting Cell Server ...
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] Creating Lib Analyzer ...
[06/26 03:06:06    605s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:06:06    605s] Summary for sequential cells identification: 
[06/26 03:06:06    605s]   Identified SBFF number: 45
[06/26 03:06:06    605s]   Identified MBFF number: 0
[06/26 03:06:06    605s]   Identified SB Latch number: 0
[06/26 03:06:06    605s]   Identified MB Latch number: 0
[06/26 03:06:06    605s]   Not identified SBFF number: 0
[06/26 03:06:06    605s]   Not identified MBFF number: 0
[06/26 03:06:06    605s]   Not identified SB Latch number: 0
[06/26 03:06:06    605s]   Not identified MB Latch number: 0
[06/26 03:06:06    605s]   Number of sequential cells which are not FFs: 23
[06/26 03:06:06    605s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:06:06    605s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:06:06    605s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:06:06    605s]  Setting StdDelay to 66.90
[06/26 03:06:06    605s] Creating Cell Server, finished. 
[06/26 03:06:06    605s] 
[06/26 03:06:06    605s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:06:06    605s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:06:06    605s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:06:06    605s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:06:06    605s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:06:06    605s] 
[06/26 03:06:10    609s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:09 mem=2340.4M
[06/26 03:06:10    609s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:09 mem=2340.4M
[06/26 03:06:10    609s] Creating Lib Analyzer, finished. 
[06/26 03:06:10    609s] **opt_design ... cpu = 0:01:51, real = 0:01:12, mem = 1613.6M, totSessionCpu=0:10:09 **
[06/26 03:06:10    609s] ### Creating LA Mngr. totSessionCpu=0:10:09 mem=2037.4M
[06/26 03:06:10    609s] ### Creating LA Mngr, finished. totSessionCpu=0:10:09 mem=2037.4M
[06/26 03:06:10    609s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[06/26 03:06:10    609s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[06/26 03:06:10    609s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[06/26 03:06:10    609s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[06/26 03:06:10    609s] *info: Run opt_design holdfix with 4 threads.
[06/26 03:06:10    609s] Info: 301 nets with fixed/cover wires excluded.
[06/26 03:06:10    609s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:06:10    609s] --------------------------------------------------- 
[06/26 03:06:10    609s]    Hold Timing Summary  - Initial 
[06/26 03:06:10    609s] --------------------------------------------------- 
[06/26 03:06:10    609s]  Target slack:       0.1000 ns
[06/26 03:06:10    609s]  View: ff_n40C_1v95.hold_view 
[06/26 03:06:10    609s]    WNS:       0.1117  >>>  WNS:       0.0117 with TargetSlack
[06/26 03:06:10    609s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[06/26 03:06:10    609s]    VP :            0  >>>  VP:            0  with TargetSlack
[06/26 03:06:10    609s]    Worst hold path end point: cpu/csr_reg/q_reg[23]/D
[06/26 03:06:10    609s] --------------------------------------------------- 
[06/26 03:06:10    609s] *** Hold timing is met. Hold fixing is not needed 
[06/26 03:06:10    609s] **INFO: total 1 insts, 0 nets marked don't touch
[06/26 03:06:10    609s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[06/26 03:06:10    609s] **INFO: total 1 insts, 0 nets unmarked don't touch
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] Capturing REF for hold ...
[06/26 03:06:10    609s]    Hold Timing Snapshot: (REF)
[06/26 03:06:10    609s]              All PG WNS: 0.000
[06/26 03:06:10    609s]              All PG TNS: 0.000
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] Active setup views:
[06/26 03:06:10    609s]  ss_100C_1v60.setup_view
[06/26 03:06:10    609s]   Dominating endpoints: 0
[06/26 03:06:10    609s]   Dominating TNS: -0.000
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:06:10    609s] Type 'man IMPPTN-1250' for more detail.
[06/26 03:06:10    609s] [NR-eGR] Started earlyGlobalRoute kernel
[06/26 03:06:10    609s] [NR-eGR] Initial Peak syMemory usage = 2035.9 MB
[06/26 03:06:10    609s] (I)       Reading DB...
[06/26 03:06:10    609s] (I)       Read data from FE... (mem=2035.9M)
[06/26 03:06:10    609s] (I)       Read nodes and places... (mem=2035.9M)
[06/26 03:06:10    609s] (I)       Done Read nodes and places (cpu=0.083s, mem=2061.4M)
[06/26 03:06:10    609s] (I)       Read nets... (mem=2061.4M)
[06/26 03:06:10    609s] (I)       Done Read nets (cpu=0.034s, mem=2061.4M)
[06/26 03:06:10    609s] (I)       Done Read data from FE (cpu=0.117s, mem=2061.4M)
[06/26 03:06:10    609s] (I)       before initializing RouteDB syMemory usage = 2061.4 MB
[06/26 03:06:10    609s] (I)       congestionReportName   : 
[06/26 03:06:10    609s] (I)       layerRangeFor2DCongestion : 
[06/26 03:06:10    609s] (I)       buildTerm2TermWires    : 0
[06/26 03:06:10    609s] (I)       doTrackAssignment      : 1
[06/26 03:06:10    609s] (I)       dumpBookshelfFiles     : 0
[06/26 03:06:10    609s] (I)       numThreads             : 4
[06/26 03:06:10    609s] (I)       bufferingAwareRouting  : false
[06/26 03:06:10    609s] (I)       honorPin               : false
[06/26 03:06:10    609s] (I)       honorPinGuide          : true
[06/26 03:06:10    609s] (I)       honorPartition         : false
[06/26 03:06:10    609s] (I)       honorPartitionAllowFeedthru: false
[06/26 03:06:10    609s] (I)       allowPartitionCrossover: false
[06/26 03:06:10    609s] (I)       honorSingleEntry       : true
[06/26 03:06:10    609s] (I)       honorSingleEntryStrong : true
[06/26 03:06:10    609s] (I)       handleViaSpacingRule   : false
[06/26 03:06:10    609s] (I)       [06/26 03:06:10    609s] [NR-eGR] honorMsvRouteConstraint: false
handleEolSpacingRule   : false
[06/26 03:06:10    609s] (I)       PDConstraint           : none
[06/26 03:06:10    609s] (I)       expBetterNDRHandling   : false
[06/26 03:06:10    609s] (I)       routingEffortLevel     : 3
[06/26 03:06:10    609s] (I)       effortLevel            : standard
[06/26 03:06:10    609s] (I)       relaxedTopLayerCeiling : 127
[06/26 03:06:10    609s] (I)       relaxedBottomLayerFloor: 2
[06/26 03:06:10    609s] (I)       numRowsPerGCell        : 1
[06/26 03:06:10    609s] [NR-eGR] honorClockSpecNDR      : 0
[06/26 03:06:10    609s] [NR-eGR] minRouteLayer          : 2
[06/26 03:06:10    609s] [NR-eGR] maxRouteLayer          : 127
[06/26 03:06:10    609s] (I)       speedUpLargeDesign     : 0
[06/26 03:06:10    609s] (I)       multiThreadingTA       : 1
[06/26 03:06:10    609s] (I)       optimizationMode       : false
[06/26 03:06:10    609s] (I)       routeSecondPG          : false
[06/26 03:06:10    609s] (I)       scenicRatioForLayerRelax: 0.00
[06/26 03:06:10    609s] (I)       detourLimitForLayerRelax: 0.00
[06/26 03:06:10    609s] (I)       punchThroughDistance   : 500.00
[06/26 03:06:10    609s] (I)       scenicBound            : 1.15
[06/26 03:06:10    609s] (I)       maxScenicToAvoidBlk    : 100.00
[06/26 03:06:10    609s] (I)       source-to-sink ratio   : 0.00
[06/26 03:06:10    609s] (I)       targetCongestionRatioH : 1.00
[06/26 03:06:10    609s] (I)       targetCongestionRatioV : 1.00
[06/26 03:06:10    609s] (I)       layerCongestionRatio   : 0.70
[06/26 03:06:10    609s] (I)       m1CongestionRatio      : 0.10
[06/26 03:06:10    609s] (I)       m2m3CongestionRatio    : 0.70
[06/26 03:06:10    609s] (I)       localRouteEffort       : 1.00
[06/26 03:06:10    609s] (I)       numSitesBlockedByOneVia: 8.00
[06/26 03:06:10    609s] (I)       supplyScaleFactorH     : 1.00
[06/26 03:06:10    609s] (I)       supplyScaleFactorV     : 1.00
[06/26 03:06:10    609s] (I)       highlight3DOverflowFactor: 0.00
[06/26 03:06:10    609s] (I)       routeVias              : 
[06/26 03:06:10    609s] (I)       readTROption           : true
[06/26 03:06:10    609s] (I)       extraSpacingFactor     : 1.00
[06/26 03:06:10    609s] (I)       routeSelectedNetsOnly  : false
[06/26 03:06:10    609s] (I)       [06/26 03:06:10    609s] [NR-eGR] numTracksPerClockWire  : 0
clkNetUseMaxDemand     : false
[06/26 03:06:10    609s] (I)       extraDemandForClocks   : 0
[06/26 03:06:10    609s] (I)       steinerRemoveLayers    : false
[06/26 03:06:10    609s] (I)       demoteLayerScenicScale : 1.00
[06/26 03:06:10    609s] (I)       nonpreferLayerCostScale : 100.00
[06/26 03:06:10    609s] (I)       similarTopologyRoutingFast : false
[06/26 03:06:10    609s] (I)       spanningTreeRefinement : false
[06/26 03:06:10    609s] (I)       spanningTreeRefinementAlpha : -1.00
[06/26 03:06:10    609s] (I)       starting read tracks
[06/26 03:06:10    609s] (I)       build grid graph
[06/26 03:06:10    609s] (I)       build grid graph start
[06/26 03:06:10    609s] (I)       build grid graph end
[06/26 03:06:10    609s] (I)       merge level 0
[06/26 03:06:10    609s] [NR-eGR] li1 has no routable track
[06/26 03:06:10    609s] [NR-eGR] met1 has single uniform track structure
[06/26 03:06:10    609s] [NR-eGR] met2 has single uniform track structure
[06/26 03:06:10    609s] [NR-eGR] met3 has single uniform track structure
[06/26 03:06:10    609s] [NR-eGR] met4 has single uniform track structure
[06/26 03:06:10    609s] [NR-eGR] met5 has single uniform track structure
[06/26 03:06:10    609s] (I)       numViaLayers=6
[06/26 03:06:10    609s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:06:10    609s] (I)       Reading via M1M2_PR_M for layer: 1 
[06/26 03:06:10    609s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:06:10    609s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:06:10    609s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:06:10    609s] (I)       end build via table
[06/26 03:06:10    609s] [NR-eGR] Read 38313 PG shapes in 0.006 seconds
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] [NR-eGR] numRoutingBlks=0 numInstBlks=151301 numPGBlocks=38313 numBumpBlks=0 numBoundaryFakeBlks=0
[06/26 03:06:10    609s] [NR-eGR] Num Prerouted Nets = 301  Num Prerouted Wires = 6314
[06/26 03:06:10    609s] (I)       readDataFromPlaceDB
[06/26 03:06:10    609s] (I)       Read net information..
[06/26 03:06:10    609s] (I)       Read testcase time = 0.004 seconds
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] (I)       read default dcut vias
[06/26 03:06:10    609s] (I)       Reading via L1M1_PR for layer: 0 
[06/26 03:06:10    609s] (I)       [06/26 03:06:10    609s] [NR-eGR] Read numTotalNets=10726  numIgnoredNets=301
Reading via M1M2_PR_M for layer: 1 
[06/26 03:06:10    609s] (I)       Reading via M2M3_PR_R for layer: 2 
[06/26 03:06:10    609s] (I)       Reading via M3M4_PR for layer: 3 
[06/26 03:06:10    609s] (I)       Reading via M4M5_PR for layer: 4 
[06/26 03:06:10    609s] (I)       early_global_route_priority property id does not exist.
[06/26 03:06:10    609s] (I)       build grid graph start
[06/26 03:06:10    609s] (I)       build grid graph end
[06/26 03:06:10    609s] (I)       Model blockage into capacity
[06/26 03:06:10    609s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[06/26 03:06:10    609s] (I)       Modeling time = 0.146 seconds
[06/26 03:06:10    609s] 
[06/26 03:06:10    609s] (I)       Number of ignored nets = 301
[06/26 03:06:10    609s] (I)       Number of fixed nets = 301.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of clock nets = 301.  Ignored: No
[06/26 03:06:10    609s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of special nets = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/26 03:06:10    609s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/26 03:06:10    609s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2091.4 MB
[06/26 03:06:10    609s] (I)       Ndr track 0 does not exist
[06/26 03:06:10    609s] (I)       Ndr track 0 does not exist
[06/26 03:06:10    609s] (I)       Layer1  viaCost=200.00
[06/26 03:06:10    609s] (I)       Layer2  viaCost=200.00
[06/26 03:06:10    609s] (I)       Layer3  viaCost=300.00
[06/26 03:06:10    609s] (I)       Layer4  viaCost=200.00
[06/26 03:06:10    609s] (I)       Layer5  viaCost=200.00
[06/26 03:06:10    609s] (I)       ---------------------Grid Graph Info--------------------
[06/26 03:06:10    609s] (I)       Routing area        : (0, 0) - (1800000, 1800000)
[06/26 03:06:10    609s] (I)       Core area           : (0, 0) - (1800000, 1800000)
[06/26 03:06:10    609s] (I)       Site width          :   460  (dbu)
[06/26 03:06:10    609s] (I)       Row height          :  2720  (dbu)
[06/26 03:06:10    609s] (I)       GCell width         :  2720  (dbu)
[06/26 03:06:10    609s] (I)       GCell height        :  2720  (dbu)
[06/26 03:06:10    609s] (I)       Grid                :   662   662     6
[06/26 03:06:10    609s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/26 03:06:10    609s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[06/26 03:06:10    609s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[06/26 03:06:10    609s] (I)       Default wire width  :   170   140   140   300   300  1600
[06/26 03:06:10    609s] (I)       Default wire space  :   170   140   140   300   300  1600
[06/26 03:06:10    609s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[06/26 03:06:10    609s] (I)       Default pitch size  :   340   340   460   610   690  3660
[06/26 03:06:10    609s] (I)       First track coord   :     0   170   230   780   920  3830
[06/26 03:06:10    610s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[06/26 03:06:10    610s] (I)       Total num of tracks :     0  5294  3913  2950  2608   491
[06/26 03:06:10    610s] (I)       Num of masks        :     1     1     1     1     1     1
[06/26 03:06:10    610s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/26 03:06:10    610s] (I)       --------------------------------------------------------
[06/26 03:06:10    610s] 
[06/26 03:06:10    610s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/26 03:06:10    610s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[06/26 03:06:10    610s] (I)       NumUsedTracks:[06/26 03:06:10    610s] [NR-eGR] ============ Routing rule table ============
[06/26 03:06:10    610s] [NR-eGR] Rule id: 0  Nets: 10425 
  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:06:10    610s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:06:10    610s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[06/26 03:06:10    610s] (I)       [06/26 03:06:10    610s] [NR-eGR] Rule id: 1  Nets: 0 
Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[06/26 03:06:10    610s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[06/26 03:06:10    610s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/26 03:06:10    610s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/26 03:06:10    610s] [NR-eGR] ========================================
[06/26 03:06:10    610s] [NR-eGR] 
[06/26 03:06:10    610s] (I)       blocked tracks on layer2 : = 1705098 / 3504628 (48.65%)
[06/26 03:06:10    610s] (I)       blocked tracks on layer3 : = 884408 / 2590406 (34.14%)
[06/26 03:06:10    610s] (I)       blocked tracks on layer4 : = 715927 / 1952900 (36.66%)
[06/26 03:06:10    610s] (I)       blocked tracks on layer5 : = 274068 / 1726496 (15.87%)
[06/26 03:06:10    610s] (I)       blocked tracks on layer6 : = 195290 / 325042 (60.08%)
[06/26 03:06:10    610s] (I)       After initializing earlyGlobalRoute syMemory usage = 2091.4 MB
[06/26 03:06:10    610s] (I)       Loading and dumping file time : 0.40 seconds
[06/26 03:06:10    610s] (I)       ============= Initialization =============
[06/26 03:06:10    610s] (I)       totalPins=35027  totalGlobalPin=34981 (99.87%)
[06/26 03:06:10    610s] (I)       total 2D Cap : 6336650 = (3175972 H, 3160678 V)
[06/26 03:06:10    610s] (I)       ============  Phase 1a Route ============
[06/26 03:06:10    610s] [NR-eGR] Layer group 1: route 10425 net(s) in layer range [2, 6]
[06/26 03:06:10    610s] (I)       Phase 1a runs 0.06 seconds
[06/26 03:06:10    610s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[06/26 03:06:10    610s] (I)       Usage: 408869 = (199050 H, 209819 V) = (6.27% H, 6.64% V) = (5.414e+05um H, 5.707e+05um V)
[06/26 03:06:10    610s] (I)       
[06/26 03:06:10    610s] (I)       ============  Phase 1b Route ============
[06/26 03:06:10    610s] (I)       Phase 1b runs 0.05 seconds
[06/26 03:06:10    610s] (I)       Usage: 409535 = (199222 H, 210313 V) = (6.27% H, 6.65% V) = (5.419e+05um H, 5.721e+05um V)
[06/26 03:06:10    610s] (I)       
[06/26 03:06:10    610s] (I)       earlyGlobalRoute overflow of layer group 1: 0.77% H + 0.34% V. EstWL: 1.113935e+06um
[06/26 03:06:10    610s] (I)       ============  Phase 1c Route ============
[06/26 03:06:10    610s] (I)       Level2 Grid: 133 x 133
[06/26 03:06:10    610s] (I)       Phase 1c runs 0.13 seconds
[06/26 03:06:10    610s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:06:10    610s] (I)       
[06/26 03:06:10    610s] (I)       ============  Phase 1d Route ============
[06/26 03:06:10    610s] (I)       Phase 1d runs 0.03 seconds
[06/26 03:06:10    610s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:06:10    610s] (I)       
[06/26 03:06:10    610s] (I)       ============  Phase 1e Route ============
[06/26 03:06:10    610s] (I)       Phase 1e runs 0.00 seconds
[06/26 03:06:10    610s] (I)       Usage: 409741 = (199248 H, 210493 V) = (6.27% H, 6.66% V) = (5.420e+05um H, 5.725e+05um V)
[06/26 03:06:10    610s] (I)       
[06/26 03:06:10    610s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.10% V. EstWL: 1.114496e+06um
[06/26 03:06:10    610s] [NR-eGR] 
[06/26 03:06:10    610s] (I)       ============  Phase 1l Route ============
[06/26 03:06:11    610s] (I)       Phase 1l runs 0.10 seconds
[06/26 03:06:11    610s] (I)       
[06/26 03:06:11    610s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/26 03:06:11    610s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[06/26 03:06:11    610s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[06/26 03:06:11    610s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[06/26 03:06:11    610s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:06:11    610s] [NR-eGR]     li1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/26 03:06:11    610s] [NR-eGR]    met1  (2)       505( 0.17%)        15( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[06/26 03:06:11    610s] [NR-eGR]    met2  (3)      1232( 0.41%)        57( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.43%) 
[06/26 03:06:11    610s] [NR-eGR]    met3  (4)      1203( 0.38%)        87( 0.03%)         6( 0.00%)         4( 0.00%)   ( 0.41%) 
[06/26 03:06:11    610s] [NR-eGR]    met4  (5)       208( 0.05%)        64( 0.02%)         8( 0.00%)         2( 0.00%)   ( 0.07%) 
[06/26 03:06:11    610s] [NR-eGR]    met5  (6)        61( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[06/26 03:06:11    610s] [NR-eGR] -------------------------------------------------------------------------------------------------
[06/26 03:06:11    610s] [NR-eGR] Total             3209( 0.22%)       223( 0.02%)        17( 0.00%)         6( 0.00%)   ( 0.24%) 
[06/26 03:06:11    610s] [NR-eGR] 
[06/26 03:06:11    610s] (I)       Total Global Routing Runtime: 0.56 seconds
[06/26 03:06:11    610s] (I)       total 2D Cap : 6341394 = (3180147 H, 3161247 V)
[06/26 03:06:11    610s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.11% V
[06/26 03:06:11    610s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.14% V
[06/26 03:06:11    610s] [NR-eGR] End Peak syMemory usage = 2088.3 MB
[06/26 03:06:11    610s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.06 seconds
[06/26 03:06:11    610s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:11    610s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:06:11    610s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:11    610s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:06:11    610s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:06:11    610s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:11    610s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:06:11    610s] Top 4 hotspots total area: 1.21
[06/26 03:06:11    610s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] [hotspot] |  1  |   739.84   522.24   826.88   609.28 |        0.52   |
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] [hotspot] |  3  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] [hotspot] |  4  |  1175.04  1088.00  1262.08  1175.04 |        0.17   |
[06/26 03:06:11    610s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:11    610s] cleaningup cpe interface
[06/26 03:06:11    610s] Reported timing to dir hammer_cts_debug
[06/26 03:06:11    610s] **opt_design ... cpu = 0:01:53, real = 0:01:13, mem = 1611.5M, totSessionCpu=0:10:11 **
[06/26 03:06:11    610s] ** Profile ** Start :  cpu=0:00:00.0, mem=2037.6M
[06/26 03:06:11    610s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2037.6M
[06/26 03:06:11    610s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.115, REAL:0.116, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.227, REAL:0.228, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.228, REAL:0.229, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2037.6M
[06/26 03:06:11    611s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:11    611s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2037.6M
[06/26 03:06:11    611s] End AAE Lib Interpolated Model. (MEM=2037.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:11    611s]  
[06/26 03:06:11    611s] **INFO: Starting Blocking QThread with 4 CPU
[06/26 03:06:11    611s]    ____________________________________________________________________
[06/26 03:06:11    611s] __/ message from Blocking QThread
[06/26 03:06:11    611s] Multi-CPU acceleration using 4 CPU(s).
[06/26 03:06:11    611s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[06/26 03:06:11    611s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[06/26 03:06:11    611s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:06:11    611s] 
[06/26 03:06:11    611s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:06:11    611s] 
[06/26 03:06:11    611s] #################################################################################
[06/26 03:06:12    611s] #################################################################################
[06/26 03:06:11    611s] # Design Stage: PreRoute
[06/26 03:06:11    611s] # Design Name: riscv_top
[06/26 03:06:11    611s] # Design Mode: 130nm
[06/26 03:06:11    611s] # Analysis Mode: MMMC OCV 
[06/26 03:06:11    611s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:06:12    611s] # Design Stage: PreRoute
[06/26 03:06:12    611s] # Design Name: riscv_top
[06/26 03:06:12    611s] # Design Mode: 130nm
[06/26 03:06:12    611s] # Analysis Mode: MMMC OCV 
[06/26 03:06:12    611s] # Parasitics Mode: No SPEF/RCDB
[06/26 03:06:11    611s] # Signoff Settings: SI Off 
[06/26 03:06:12    611s] # Signoff Settings: SI Off 
[06/26 03:06:11    611s] #################################################################################
[06/26 03:06:12    611s] #################################################################################
[06/26 03:06:11    611s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[06/26 03:06:11    611s] Calculate late delays in OCV mode...
[06/26 03:06:12    611s] Calculate late delays in OCV mode...
[06/26 03:06:11    611s] Calculate early delays in OCV mode...
[06/26 03:06:12    611s] Calculate early delays in OCV mode...
[06/26 03:06:11    611s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:06:12    611s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:06:11    611s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:06:12    611s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:11    611s] Total number of fetched objects 10808
[06/26 03:06:11    611s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:06:13    611s] Total number of fetched objects 10808
[06/26 03:06:13    611s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:06:11    611s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:06:11    611s] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:01.0)
[06/26 03:06:13    611s] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:01.0)
[06/26 03:06:11    611s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:01.0)
[06/26 03:06:13    611s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:01.0)
[06/26 03:06:11    611s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 0.0M) ***
[06/26 03:06:11    611s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:00:24.0 mem=0.0M)
[06/26 03:06:13    611s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:00:24.0 mem=0.0M)
[06/26 03:06:11    611s] ** Profile ** Overall slacks :  cpu=0:00:04.4, mem=0.0M
[06/26 03:06:13    611s] ** Profile ** Overall slacks :  cpu=0:00:04.4, mem=0.0M
[06/26 03:06:11    611s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:06:13    611s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:06:11    611s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.4/0:00:02.0 (2.7), mem = 0.0M
[06/26 03:06:13    611s] *** QThread HoldRpt [finish] : cpu/real = 0:00:05.4/0:00:02.0 (2.7), mem = 0.0M
 
[06/26 03:06:13    616s] _______________________________________________________________________
[06/26 03:06:13    616s] ** Profile ** Overall slacks :  cpu=0:00:05.4, mem=2109.1M
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:14    616s] 2024/06/26 03:06:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:14    616s] 2024/06/26 03:06:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:15    616s] 2024/06/26 03:06:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:15    616s] 2024/06/26 03:06:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:15    616s] 2024/06/26 03:06:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:15    616s] 2024/06/26 03:06:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:15    617s] ** Profile ** Total reports :  cpu=0:00:00.8, mem=2091.1M
[06/26 03:06:15    617s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2091.1M
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] ------------------------------------------------------------
[06/26 03:06:15    617s]      opt_design Final Summary                             
[06/26 03:06:15    617s] ------------------------------------------------------------
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] Setup views included:
[06/26 03:06:15    617s]  ss_100C_1v60.setup_view 
[06/26 03:06:15    617s] Hold  views included:
[06/26 03:06:15    617s]  ff_n40C_1v95.hold_view
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] |           WNS (ns):|  0.096  |  0.096  |  0.118  |  2.473  |
[06/26 03:06:15    617s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:06:15    617s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:06:15    617s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] |           WNS (ns):|  0.112  |  0.194  |  0.680  |  0.112  |
[06/26 03:06:15    617s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:06:15    617s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:06:15    617s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:06:15    617s] +--------------------+---------+---------+---------+---------+
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] +----------------+-------------------------------+------------------+
[06/26 03:06:15    617s] |                |              Real             |       Total      |
[06/26 03:06:15    617s] |    DRVs        +------------------+------------+------------------|
[06/26 03:06:15    617s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:06:15    617s] +----------------+------------------+------------+------------------+
[06/26 03:06:15    617s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:06:15    617s] |   max_tran     |    324 (325)     |   -0.351   |    748 (749)     |
[06/26 03:06:15    617s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:06:15    617s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:06:15    617s] +----------------+------------------+------------+------------------+
[06/26 03:06:15    617s] 
[06/26 03:06:15    617s] Density: 4.993%
[06/26 03:06:15    617s] Routing Overflow: 0.11% H and 0.14% V
[06/26 03:06:15    617s] ------------------------------------------------------------
[06/26 03:06:15    617s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2091.1M
*** Final Summary (holdfix) CPU=0:00:06.8, REAL=0:00:04.0, MEM=2091.1M
[06/26 03:06:15    617s] **opt_design ... cpu = 0:02:00, real = 0:01:17, mem = 1615.7M, totSessionCpu=0:10:18 **
[06/26 03:06:15    617s] *** Finished opt_design ***
[06/26 03:06:15    617s] cleaningup cpe interface
[06/26 03:06:15    617s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:06:15    617s] UM:                                       0.000 ns          0.096 ns  final
[06/26 03:06:18    619s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:18    619s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:06:18    619s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:18    619s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:06:18    619s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:06:18    619s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:18    619s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:06:18    619s] Top 4 hotspots total area: 1.21
[06/26 03:06:18    619s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] [hotspot] |  1  |   739.84   522.24   826.88   609.28 |        0.52   |
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] [hotspot] |  3  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] [hotspot] |  4  |  1175.04  1088.00  1262.08  1175.04 |        0.17   |
[06/26 03:06:18    619s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:18    619s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.003, REAL:0.003, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.100, REAL:0.101, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.100, REAL:0.101, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2037.6M
[06/26 03:06:18    619s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:2037.6M
[06/26 03:06:18    619s] 
[06/26 03:06:18    619s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.033, REAL:0.033, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2037.6M
[06/26 03:06:18    620s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.025, REAL:0.025, MEM:2037.6M
[06/26 03:06:18    620s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:06:18    620s] UM:                                                                   opt_design_postcts
[06/26 03:06:18    620s] cleaningup cpe interface
[06/26 03:06:18    620s] 
[06/26 03:06:18    620s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:36 real=  0:01:43)
[06/26 03:06:18    620s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:15.8 real=0:00:12.4)
[06/26 03:06:18    620s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:15.3 real=0:00:10.0)
[06/26 03:06:18    620s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:29.3 real=0:00:15.6)
[06/26 03:06:18    620s] Info: pop threads available for lower-level modules during optimization.
[06/26 03:06:18    620s] Deleting Lib Analyzer.
[06/26 03:06:18    620s] Info: Destroy the CCOpt slew target map.
[06/26 03:06:18    620s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/26 03:06:18    620s] Set place::cacheFPlanSiteMark to 0
[06/26 03:06:18    620s] (ccopt_design): dumping clock statistics to metric
[06/26 03:06:18    620s] Leaving CCOpt scope - Initializing power interface...
[06/26 03:06:18    620s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early...
[06/26 03:06:18    620s] End AAE Lib Interpolated Model. (MEM=2037.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early...
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late...
[06/26 03:06:18    620s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:06:18    620s] cleaningup cpe interface
[06/26 03:06:20    622s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:20    622s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:06:20    622s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:20    622s] [hotspot] max/total 0.35/1.21, big hotspot (>10) total 0.00
[06/26 03:06:20    622s] [hotspot] | normalized |          0.35 |          1.21 |
[06/26 03:06:20    622s] [hotspot] +------------+---------------+---------------+
[06/26 03:06:20    622s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 1.21 (area is in unit of 4 std-cell row bins)
[06/26 03:06:20    622s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] Top 4 hotspots total area: 1.21
[06/26 03:06:20    622s] [hotspot] |  1  |   739.84   522.24   826.88   609.28 |        0.52   |
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] [hotspot] |  2  |  1131.52   870.40  1218.56   957.44 |        0.35   |
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] [hotspot] |  3  |   522.24   435.20   609.28   522.24 |        0.17   |
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] [hotspot] |  4  |  1175.04  1088.00  1262.08  1175.04 |        0.17   |
[06/26 03:06:20    622s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:06:20    622s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.003, REAL:0.003, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2075.8M
[06/26 03:06:20    622s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.027, REAL:0.027, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.038, REAL:0.038, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.087, REAL:0.025, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.089, REAL:0.027, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.006, REAL:0.006, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.187, REAL:0.126, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.008, REAL:0.008, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.205, REAL:0.144, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.205, REAL:0.145, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2075.8M
[06/26 03:06:21    622s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:2075.8M
[06/26 03:06:21    622s] 
[06/26 03:06:21    622s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.034, REAL:0.034, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2075.8M
[06/26 03:06:21    623s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.022, REAL:0.023, MEM:2075.8M
[06/26 03:06:21    623s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:06:21    623s] UM:        214.12            142          0.000 ns          0.096 ns  ccopt_design
[06/26 03:06:21    623s] 
[06/26 03:06:21    623s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:06:21    623s] Severity  ID               Count  Summary                                  
[06/26 03:06:21    623s] WARNING   IMPPTN-1250          7  Pin placement has been enabled on metal ...
[06/26 03:06:21    623s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[06/26 03:06:21    623s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/26 03:06:21    623s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/26 03:06:21    623s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[06/26 03:06:21    623s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[06/26 03:06:21    623s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[06/26 03:06:21    623s] WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
[06/26 03:06:21    623s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[06/26 03:06:21    623s] *** Message Summary: 70 warning(s), 0 error(s)
[06/26 03:06:21    623s] 
[06/26 03:06:21    623s] #% End ccopt_design (date=06/26 03:06:21, total cpu=0:03:38, real=0:02:26, peak res=1924.1M, current mem=1622.3M)
[06/26 03:06:21    623s] @file(par.tcl) 192: puts "write_db pre_add_fillers" 
[06/26 03:06:21    623s] write_db pre_add_fillers
[06/26 03:06:21    623s] @file(par.tcl) 193: write_db pre_add_fillers
[06/26 03:06:21    623s] #% Begin write_db save design ... (date=06/26 03:06:21, mem=1622.3M)
[06/26 03:06:21    623s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:06:21    623s] % Begin Save ccopt configuration ... (date=06/26 03:06:21, mem=1622.3M)
[06/26 03:06:21    623s] % End Save ccopt configuration ... (date=06/26 03:06:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1622.7M, current mem=1622.7M)
[06/26 03:06:21    623s] % Begin Save netlist data ... (date=06/26 03:06:21, mem=1622.8M)
[06/26 03:06:21    623s] Writing Binary DB to pre_add_fillers/riscv_top.v.bin in multi-threaded mode...
[06/26 03:06:21    623s] % End Save netlist data ... (date=06/26 03:06:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1623.3M, current mem=1623.3M)
[06/26 03:06:21    623s] Saving symbol-table file in separate thread ...
[06/26 03:06:21    623s] Saving congestion map file in separate thread ...
[06/26 03:06:21    623s] Saving congestion map file pre_add_fillers/riscv_top.route.congmap.gz ...
[06/26 03:06:21    623s] % Begin Save AAE data ... (date=06/26 03:06:21, mem=1623.8M)
[06/26 03:06:21    623s] Saving AAE Data ...
[06/26 03:06:21    623s] % End Save AAE data ... (date=06/26 03:06:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.8M, current mem=1623.8M)
[06/26 03:06:21    623s] 2024/06/26 03:06:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:21    623s] 2024/06/26 03:06:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:21    623s] 2024/06/26 03:06:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:21    623s] 2024/06/26 03:06:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:21    623s] % Begin Save clock tree data ... (date=06/26 03:06:21, mem=1623.8M)
[06/26 03:06:21    623s] % End Save clock tree data ... (date=06/26 03:06:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.8M, current mem=1623.8M)
[06/26 03:06:21    623s] Saving preference file pre_add_fillers/gui.pref.tcl ...
[06/26 03:06:22    623s] Saving mode setting ...
[06/26 03:06:22    623s] Saving root attributes to be loaded post write_db ...
[06/26 03:06:22    624s] Saving global file ...
[06/26 03:06:22    624s] Saving root attributes to be loaded previous write_db ...
[06/26 03:06:22    624s] 2024/06/26 03:06:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:22    624s] 2024/06/26 03:06:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:22    624s] Saving Drc markers ...
[06/26 03:06:22    624s] ... No Drc file written since there is no markers found.
[06/26 03:06:22    624s] % Begin Save routing data ... (date=06/26 03:06:22, mem=1632.0M)
[06/26 03:06:22    624s] Saving route file ...
[06/26 03:06:22    624s] 2024/06/26 03:06:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:22    624s] 2024/06/26 03:06:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:22    624s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2075.8M) ***
[06/26 03:06:22    624s] % End Save routing data ... (date=06/26 03:06:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1633.0M, current mem=1633.0M)
[06/26 03:06:22    624s] Saving floorplan file in separate thread ...
[06/26 03:06:22    624s] Saving PG Conn file in separate thread ...
[06/26 03:06:22    624s] Saving placement file in separate thread ...
[06/26 03:06:22    624s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:06:23    624s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2091.8M) ***
[06/26 03:06:23    624s] 2024/06/26 03:06:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:23    624s] 2024/06/26 03:06:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:23    624s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[06/26 03:06:23    624s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:06:23    624s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[06/26 03:06:23    624s] Saving property file pre_add_fillers/riscv_top.prop
[06/26 03:06:23    624s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2091.8M) ***
[06/26 03:06:23    624s] #Saving pin access data to file pre_add_fillers/riscv_top.apa ...
[06/26 03:06:23    625s] #
[06/26 03:06:23    625s] % Begin Save power constraints data ... (date=06/26 03:06:23, mem=1635.6M)
[06/26 03:06:23    625s] % End Save power constraints data ... (date=06/26 03:06:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1635.6M, current mem=1635.6M)
[06/26 03:06:23    625s] Saving rc congestion map pre_add_fillers/riscv_top.congmap.gz ...
[06/26 03:06:23    625s] 2024/06/26 03:06:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:23    625s] 2024/06/26 03:06:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:23    625s] Saving CPF database ...
[06/26 03:06:23    625s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[06/26 03:06:26    626s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:26    626s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:26    626s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:26    626s] Generated self-contained design pre_add_fillers
[06/26 03:06:26    626s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:06:26    626s] #% End write_db save design ... (date=06/26 03:06:26, total cpu=0:00:02.8, real=0:00:05.0, peak res=1635.6M, current mem=1566.7M)
[06/26 03:06:26    626s] 
[06/26 03:06:26    626s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:06:26    626s] Severity  ID               Count  Summary                                  
[06/26 03:06:26    626s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:06:26    626s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:06:26    626s] 
[06/26 03:06:26    626s] @file(par.tcl) 194: puts "ln -sfn pre_add_fillers latest" 
[06/26 03:06:26    626s] ln -sfn pre_add_fillers latest
[06/26 03:06:26    626s] @file(par.tcl) 195: ln -sfn pre_add_fillers latest
[06/26 03:06:26    626s] @file(par.tcl) 196: set_db add_fillers_cells "sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_12"
[06/26 03:06:26    626s] @file(par.tcl) 197: puts "add_fillers" 
[06/26 03:06:26    626s] add_fillers
[06/26 03:06:26    626s] @file(par.tcl) 198: add_fillers
[06/26 03:06:26    626s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.5M
[06/26 03:06:26    626s] #spOpts: N=130 cut2cut 
[06/26 03:06:26    626s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2001.5M
[06/26 03:06:26    626s] Core basic site is unithd
[06/26 03:06:26    626s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2001.5M
[06/26 03:06:26    626s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:06:26    626s] SiteArray: use 10,345,972 bytes
[06/26 03:06:26    626s] SiteArray: current memory after site array memory allocatiion 2001.5M
[06/26 03:06:26    626s] SiteArray: FP blocked sites are writable
[06/26 03:06:26    626s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.049, REAL:0.049, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2001.5M
[06/26 03:06:26    626s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2001.5M
[06/26 03:06:26    626s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:06:26    626s] Mark StBox On SiteArr starts
[06/26 03:06:26    627s] Mark StBox On SiteArr ends
[06/26 03:06:26    627s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.885, REAL:0.494, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.887, REAL:0.496, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:1.004, REAL:0.614, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.139, REAL:0.140, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.191, REAL:0.803, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.191, REAL:0.803, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.5M
[06/26 03:06:26    627s] [CPU] DPlace-Init (cpu=0:00:01.3, real=0:00:00.0, mem=2001.5MB).
[06/26 03:06:26    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.254, REAL:0.866, MEM:2001.5M
[06/26 03:06:26    627s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2001.5M
[06/26 03:06:26    627s]   Signal wire search tree: 10541 elements. (cpu=0:00:00.0, mem=0.0M)
[06/26 03:06:26    627s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.007, REAL:0.007, MEM:2001.5M
[06/26 03:06:27    627s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2001.5M
[06/26 03:06:27    627s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2001.5M
[06/26 03:06:27    627s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2001.5M
[06/26 03:06:35    635s] *INFO: Adding fillers to module cpu.
[06/26 03:06:35    635s] *INFO:   Added 97789 filler insts (cell sky130_fd_sc_hd__decap_12 / prefix FILLER_AO).
[06/26 03:06:35    635s] *INFO:   Added 4345 filler insts (cell sky130_fd_sc_hd__decap_8 / prefix FILLER_AO).
[06/26 03:06:35    635s] *INFO:   Added 7480 filler insts (cell sky130_fd_sc_hd__decap_6 / prefix FILLER_AO).
[06/26 03:06:35    635s] *INFO:   Added 51703 filler insts (cell sky130_fd_sc_hd__decap_4 / prefix FILLER_AO).
[06/26 03:06:35    635s] *INFO:   Added 54313 filler insts (cell sky130_fd_sc_hd__decap_3 / prefix FILLER_AO).
[06/26 03:06:35    635s] *INFO: Total 215630 filler insts added - prefix FILLER_AO (CPU: 0:00:09.9).
[06/26 03:06:35    635s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:8.479, REAL:8.562, MEM:2079.5M
[06/26 03:06:35    635s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2079.5M
[06/26 03:06:35    635s] For 215630 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.3)
[06/26 03:06:35    636s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.304, REAL:0.306, MEM:2088.5M
[06/26 03:06:35    636s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:8.785, REAL:8.870, MEM:2088.5M
[06/26 03:06:35    636s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:8.785, REAL:8.870, MEM:2088.5M
[06/26 03:06:35    636s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2088.5M
[06/26 03:06:35    636s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2088.5M
[06/26 03:06:35    636s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/26 03:06:35    636s] *INFO: Second pass addFiller without DRC checking.
[06/26 03:06:35    636s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2088.5M
[06/26 03:06:36    636s] *INFO: Adding fillers to module cpu.
[06/26 03:06:36    636s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__decap_12 / prefix FILLER_incr_AO).
[06/26 03:06:36    636s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__decap_8 / prefix FILLER_incr_AO).
[06/26 03:06:36    636s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__decap_6 / prefix FILLER_incr_AO).
[06/26 03:06:36    636s] *INFO:   Added 6 filler insts (cell sky130_fd_sc_hd__decap_4 / prefix FILLER_incr_AO).
[06/26 03:06:36    636s] *INFO:   Added 17 filler insts (cell sky130_fd_sc_hd__decap_3 / prefix FILLER_incr_AO).
[06/26 03:06:36    636s] *INFO: Total 23 filler insts added - prefix FILLER_incr_AO (CPU: 0:00:00.1).
[06/26 03:06:36    636s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.052, REAL:0.053, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2088.5M
[06/26 03:06:36    636s] For 23 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[06/26 03:06:36    636s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.005, REAL:0.005, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.063, REAL:0.063, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.063, REAL:0.063, MEM:2088.5M
[06/26 03:06:36    636s] Pre-route DRC Violation:	23
[06/26 03:06:36    636s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.007, REAL:0.007, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2088.5M
[06/26 03:06:36    636s] @file(par.tcl) 199: set_db add_fillers_cells "sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8"
[06/26 03:06:36    636s] @file(par.tcl) 200: puts "add_fillers" 
[06/26 03:06:36    636s] add_fillers
[06/26 03:06:36    636s] @file(par.tcl) 201: add_fillers
[06/26 03:06:36    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:2088.5M
[06/26 03:06:36    636s] #spOpts: N=130 cut2cut 
[06/26 03:06:36    636s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2088.5M
[06/26 03:06:36    636s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2088.5M
[06/26 03:06:36    636s] Core basic site is unithd
[06/26 03:06:36    636s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2089.5M
[06/26 03:06:36    636s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:06:36    636s] SiteArray: use 10,345,972 bytes
[06/26 03:06:36    636s] SiteArray: current memory after site array memory allocatiion 2089.5M
[06/26 03:06:36    636s] SiteArray: FP blocked sites are writable
[06/26 03:06:36    636s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.028, REAL:0.029, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.043, REAL:0.043, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2089.5M
[06/26 03:06:36    636s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2089.5M
[06/26 03:06:36    636s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:06:36    636s] Mark StBox On SiteArr starts
[06/26 03:06:36    637s] Mark StBox On SiteArr ends
[06/26 03:06:36    637s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.831, REAL:0.488, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.836, REAL:0.494, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.969, REAL:0.627, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2089.5M
[06/26 03:06:36    637s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.135, REAL:0.136, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.201, REAL:0.862, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.201, REAL:0.862, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:37    637s] [CPU] DPlace-Init (cpu=0:00:01.4, real=0:00:01.0, mem=2089.5MB).
[06/26 03:06:37    637s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.414, REAL:1.077, MEM:2089.5M
[06/26 03:06:37    637s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2089.5M
[06/26 03:06:37    637s]   Signal wire search tree: 10541 elements. (cpu=0:00:00.0, mem=0.0M)
[06/26 03:06:37    637s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.006, REAL:0.006, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2089.5M
[06/26 03:06:37    638s] *INFO: Adding fillers to module cpu.
[06/26 03:06:37    638s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[06/26 03:06:37    638s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[06/26 03:06:37    638s] *INFO:   Added 1483 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[06/26 03:06:37    638s] *INFO:   Added 453 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[06/26 03:06:37    638s] *INFO: Total 1936 filler insts added - prefix FILLER_AO (CPU: 0:00:02.0).
[06/26 03:06:37    638s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.148, REAL:0.149, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2089.5M
[06/26 03:06:37    638s] For 1936 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[06/26 03:06:37    638s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.008, REAL:0.008, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.161, REAL:0.162, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.161, REAL:0.163, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2089.5M
[06/26 03:06:37    638s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/26 03:06:37    638s] *INFO: Second pass addFiller without DRC checking.
[06/26 03:06:37    638s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2089.5M
[06/26 03:06:37    638s] *INFO: Adding fillers to module cpu.
[06/26 03:06:37    638s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_incr_AO).
[06/26 03:06:37    638s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_incr_AO).
[06/26 03:06:37    638s] *INFO:   Added 2 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_incr_AO).
[06/26 03:06:37    638s] *INFO:   Added 1 filler inst  (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_incr_AO).
[06/26 03:06:37    638s] *INFO: Total 3 filler insts added - prefix FILLER_incr_AO (CPU: 0:00:00.0).
[06/26 03:06:37    638s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.035, REAL:0.036, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2089.5M
[06/26 03:06:37    638s] For 3 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[06/26 03:06:37    638s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.005, REAL:0.005, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.046, REAL:0.046, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.046, REAL:0.046, MEM:2089.5M
[06/26 03:06:37    638s] Pre-route DRC Violation:	3
[06/26 03:06:37    638s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2089.5M
[06/26 03:06:37    638s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2089.5M
[06/26 03:06:38    638s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2089.5M
[06/26 03:06:38    638s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2089.5M
[06/26 03:06:38    638s] @file(par.tcl) 202: puts "write_db pre_route_design" 
[06/26 03:06:38    638s] write_db pre_route_design
[06/26 03:06:38    638s] @file(par.tcl) 203: write_db pre_route_design
[06/26 03:06:38    638s] #% Begin write_db save design ... (date=06/26 03:06:38, mem=1741.9M)
[06/26 03:06:38    638s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:06:38    638s] % Begin Save ccopt configuration ... (date=06/26 03:06:38, mem=1741.9M)
[06/26 03:06:38    638s] % End Save ccopt configuration ... (date=06/26 03:06:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1741.9M, current mem=1741.9M)
[06/26 03:06:38    638s] % Begin Save netlist data ... (date=06/26 03:06:38, mem=1741.9M)
[06/26 03:06:38    638s] Writing Binary DB to pre_route_design/riscv_top.v.bin in multi-threaded mode...
[06/26 03:06:38    638s] % End Save netlist data ... (date=06/26 03:06:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1748.4M, current mem=1748.4M)
[06/26 03:06:38    638s] Saving symbol-table file in separate thread ...
[06/26 03:06:38    638s] Saving congestion map file in separate thread ...
[06/26 03:06:38    638s] % Begin Save AAE data ... (date=06/26 03:06:38, mem=1748.5M)
[06/26 03:06:38    638s] Saving AAE Data ...
[06/26 03:06:38    638s] Saving congestion map file pre_route_design/riscv_top.route.congmap.gz ...
[06/26 03:06:38    638s] % End Save AAE data ... (date=06/26 03:06:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.5M, current mem=1748.5M)
[06/26 03:06:38    639s] 2024/06/26 03:06:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:38    639s] 2024/06/26 03:06:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:38    639s] 2024/06/26 03:06:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:38    639s] 2024/06/26 03:06:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:38    639s] % Begin Save clock tree data ... (date=06/26 03:06:38, mem=1748.5M)
[06/26 03:06:38    639s] % End Save clock tree data ... (date=06/26 03:06:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1748.5M, current mem=1748.5M)
[06/26 03:06:38    639s] Saving preference file pre_route_design/gui.pref.tcl ...
[06/26 03:06:38    639s] Saving mode setting ...
[06/26 03:06:38    639s] Saving root attributes to be loaded post write_db ...
[06/26 03:06:38    639s] Saving global file ...
[06/26 03:06:38    639s] Saving root attributes to be loaded previous write_db ...
[06/26 03:06:39    639s] 2024/06/26 03:06:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:39    639s] 2024/06/26 03:06:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:39    639s] Saving Drc markers ...
[06/26 03:06:39    639s] 2024/06/26 03:06:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:39    639s] 2024/06/26 03:06:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:39    639s] ... 26 markers are saved ...
[06/26 03:06:39    639s] ... 0 geometry drc markers are saved ...
[06/26 03:06:39    639s] ... 0 antenna drc markers are saved ...
[06/26 03:06:39    639s] % Begin Save routing data ... (date=06/26 03:06:39, mem=1753.5M)
[06/26 03:06:39    639s] Saving route file ...
[06/26 03:06:39    639s] 2024/06/26 03:06:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:39    639s] 2024/06/26 03:06:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:39    639s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2108.5M) ***
[06/26 03:06:39    639s] % End Save routing data ... (date=06/26 03:06:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1753.5M, current mem=1753.5M)
[06/26 03:06:39    639s] Saving floorplan file in separate thread ...
[06/26 03:06:39    639s] Saving PG Conn file in separate thread ...
[06/26 03:06:39    639s] Saving placement file in separate thread ...
[06/26 03:06:39    639s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:06:39    640s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2124.5M) ***
[06/26 03:06:39    640s] 2024/06/26 03:06:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:39    640s] 2024/06/26 03:06:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:39    640s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:06:39    640s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:06:39    640s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:06:39    640s] Saving property file pre_route_design/riscv_top.prop
[06/26 03:06:40    640s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=2124.5M) ***
[06/26 03:06:40    640s] #Saving pin access data to file pre_route_design/riscv_top.apa ...
[06/26 03:06:40    640s] #
[06/26 03:06:40    640s] % Begin Save power constraints data ... (date=06/26 03:06:40, mem=1754.5M)
[06/26 03:06:40    640s] % End Save power constraints data ... (date=06/26 03:06:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.5M, current mem=1754.5M)
[06/26 03:06:40    640s] Saving rc congestion map pre_route_design/riscv_top.congmap.gz ...
[06/26 03:06:40    640s] 2024/06/26 03:06:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:06:40    640s] 2024/06/26 03:06:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:06:40    640s] Saving CPF database ...
[06/26 03:06:40    640s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:06:42    641s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:42    641s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:42    641s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:06:42    641s] Generated self-contained design pre_route_design
[06/26 03:06:42    641s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:06:42    641s] #% End write_db save design ... (date=06/26 03:06:42, total cpu=0:00:03.0, real=0:00:04.0, peak res=1754.5M, current mem=1704.7M)
[06/26 03:06:42    641s] 
[06/26 03:06:42    641s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:06:42    641s] Severity  ID               Count  Summary                                  
[06/26 03:06:42    641s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:06:42    641s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:06:42    641s] 
[06/26 03:06:42    641s] @file(par.tcl) 204: puts "ln -sfn pre_route_design latest" 
[06/26 03:06:42    641s] ln -sfn pre_route_design latest
[06/26 03:06:42    641s] @file(par.tcl) 205: ln -sfn pre_route_design latest
[06/26 03:06:42    641s] @file(par.tcl) 206: puts "set_db design_express_route true" 
[06/26 03:06:42    641s] set_db design_express_route true
[06/26 03:06:42    641s] @file(par.tcl) 207: set_db design_express_route true
[06/26 03:06:42    641s] 
[06/26 03:06:42    641s] @file(par.tcl) 208: puts "route_design" 
[06/26 03:06:42    641s] route_design
[06/26 03:06:42    641s] @file(par.tcl) 209: route_design
[06/26 03:06:42    641s] #% Begin route_design (date=06/26 03:06:42, mem=1704.7M)
[06/26 03:06:42    641s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1704.69 (MB), peak = 1924.11 (MB)
[06/26 03:06:42    641s] #ss_100C_1v60.setup_rc has no qx tech file defined
[06/26 03:06:42    641s] #No active RC corner or QRC tech file is missing.
[06/26 03:06:42    641s] #**INFO: setDesignMode -flowEffort standard
[06/26 03:06:42    641s] #**INFO: multi-cut via swapping will be performed after routing.
[06/26 03:06:42    641s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[06/26 03:06:42    641s] OPERPROF: Starting checkPlace at level 1, MEM:2105.5M
[06/26 03:06:42    641s] #spOpts: N=130 cut2cut 
[06/26 03:06:42    641s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.013, REAL:0.013, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2105.5M
[06/26 03:06:42    641s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2105.5M
[06/26 03:06:43    641s] Core basic site is unithd
[06/26 03:06:43    641s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2105.5M
[06/26 03:06:43    641s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:06:43    641s] SiteArray: use 10,345,972 bytes
[06/26 03:06:43    641s] SiteArray: current memory after site array memory allocatiion 2105.5M
[06/26 03:06:43    641s] SiteArray: FP blocked sites are writable
[06/26 03:06:43    641s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.052, REAL:0.053, MEM:2105.5M
[06/26 03:06:43    641s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.061, REAL:0.062, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.006, REAL:0.006, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.149, REAL:0.151, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.187, REAL:0.189, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.188, REAL:0.189, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.032, REAL:0.032, MEM:2105.5M
[06/26 03:06:43    642s] 
[06/26 03:06:43    642s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.039, REAL:0.039, MEM:2105.5M
[06/26 03:06:43    642s] Begin checking placement ... (start mem=2105.5M, init mem=2105.5M)
[06/26 03:06:43    642s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.261, REAL:0.264, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.022, REAL:0.022, MEM:2105.5M
[06/26 03:06:43    642s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2105.5M
[06/26 03:06:44    643s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.054, REAL:1.064, MEM:2121.5M
[06/26 03:06:44    643s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2121.5M
[06/26 03:06:44    643s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.193, REAL:0.195, MEM:2121.5M
[06/26 03:06:44    643s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2121.5M
[06/26 03:06:45    643s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.215, REAL:0.217, MEM:2121.5M
[06/26 03:06:45    643s] *info: Placed = 287530         (Fixed = 60003)
[06/26 03:06:45    643s] *info: Unplaced = 0           
[06/26 03:06:45    643s] Placement Density:100.00%(2141833/2141833)
[06/26 03:06:45    643s] Placement Density (including fixed std cells):100.00%(2216521/2216521)
[06/26 03:06:45    644s] PowerDomain Density <AO>:99.86%(2138765/2141833)
[06/26 03:06:45    644s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.006, REAL:0.006, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.074, REAL:0.074, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2121.5M
[06/26 03:06:45    644s] Finished check_place (total: cpu=0:00:02.3, real=0:00:03.0; vio checks: cpu=0:00:01.8, real=0:00:02.0; mem=2121.5M)
[06/26 03:06:45    644s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.012, REAL:0.012, MEM:2121.5M
[06/26 03:06:45    644s] OPERPROF: Finished checkPlace at level 1, CPU:2.342, REAL:2.364, MEM:2121.5M
[06/26 03:06:45    644s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/26 03:06:45    644s] 
[06/26 03:06:45    644s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/26 03:06:45    644s] *** Changed status on (301) nets in Clock.
[06/26 03:06:45    644s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2121.5M) ***
[06/26 03:06:45    644s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[06/26 03:06:45    644s] #Start route 301 clock nets...
[06/26 03:06:45    644s] 
[06/26 03:06:45    644s] route_global_detail
[06/26 03:06:45    644s] 
[06/26 03:06:45    644s] #set_db route_design_detail_end_iteration 5
[06/26 03:06:45    644s] #set_db route_design_detail_post_route_spread_wire "true"
[06/26 03:06:45    644s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[06/26 03:06:45    644s] #set_db route_design_high_freq_search_repair "true"
[06/26 03:06:45    644s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[06/26 03:06:45    644s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[06/26 03:06:45    644s] #set_db route_design_antenna_diode_insertion true
[06/26 03:06:45    644s] #set_db route_design_reserve_space_for_multi_cut true
[06/26 03:06:45    644s] #set_db route_design_with_eco true
[06/26 03:06:45    644s] #set_db route_design_with_si_driven true
[06/26 03:06:45    644s] #set_db route_design_with_timing_driven true
[06/26 03:06:45    644s] #Start route_global_detail on Wed Jun 26 03:06:45 2024
[06/26 03:06:45    644s] #
[06/26 03:06:45    644s] Initializing multi-corner resistance tables ...
[06/26 03:06:45    644s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/26 03:06:46    645s] ### Net info: total nets: 11601
[06/26 03:06:46    645s] ### Net info: dirty nets: 325
[06/26 03:06:46    645s] ### Net info: marked as disconnected nets: 0
[06/26 03:06:46    645s] ### Net info: fully routed nets: 261
[06/26 03:06:46    645s] ### Net info: trivial (single pin) nets: 0
[06/26 03:06:46    645s] ### Net info: unrouted nets: 11300
[06/26 03:06:46    645s] ### Net info: re-extraction nets: 40
[06/26 03:06:46    645s] ### Net info: ignored nets: 0
[06/26 03:06:46    645s] ### Net info: skip routing nets: 11300
[06/26 03:06:46    645s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[06/26 03:06:46    645s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[06/26 03:06:46    645s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[06/26 03:06:46    645s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[06/26 03:06:46    645s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[06/26 03:06:46    645s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[06/26 03:06:46    645s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[06/26 03:06:46    645s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[06/26 03:06:46    645s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[06/26 03:06:46    645s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[06/26 03:06:46    645s] #
[06/26 03:06:46    645s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[06/26 03:06:46    645s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[06/26 03:06:46    645s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[06/26 03:06:46    645s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[06/26 03:06:46    645s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[06/26 03:06:46    645s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[06/26 03:06:46    645s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[06/26 03:06:46    645s] #
[06/26 03:06:46    645s] #Using multithreading with 4 threads.
[06/26 03:06:46    645s] #Start routing data preparation on Wed Jun 26 03:06:46 2024
[06/26 03:06:46    645s] #
[06/26 03:06:46    645s] #Minimum voltage of a net in the design = 0.000.
[06/26 03:06:46    645s] #Maximum voltage of a net in the design = 1.950.
[06/26 03:06:46    645s] #Voltage range [0.000 - 0.000] has 4 nets.
[06/26 03:06:46    645s] #Voltage range [1.600 - 1.600] has 3 nets.
[06/26 03:06:46    645s] #Voltage range [1.950 - 1.950] has 1 net.
[06/26 03:06:46    645s] #Voltage range [0.000 - 1.600] has 10790 nets.
[06/26 03:06:46    645s] #Voltage range [0.000 - 1.950] has 803 nets.
[06/26 03:06:47    647s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:06:47    647s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[06/26 03:06:47    647s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:06:47    647s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[06/26 03:06:47    647s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[06/26 03:06:47    647s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[06/26 03:06:48    648s] #Regenerating Ggrids automatically.
[06/26 03:06:48    648s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[06/26 03:06:48    648s] #Using automatically generated G-grids.
[06/26 03:06:48    648s] #Done routing data preparation.
[06/26 03:06:48    648s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1907.31 (MB), peak = 2010.26 (MB)
[06/26 03:06:48    648s] #Merging special wires using 4 threads...
[06/26 03:06:48    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 793.6950 738.4200 ) on li1 for NET cpu/instr_X_WB/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:06:48    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 820.1700 776.5700 ) on li1 for NET cpu/pc_IF_ID/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:06:48    648s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mem/icache/CTS_6. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[06/26 03:06:48    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 422.7450 689.5300 ) on li1 for NET CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:06:48    648s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 422.9700 689.3500 ) on met1 for NET CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:06:48    648s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET cpu/pc_IF_ID/CTS_6. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Connectivity extraction summary:
[06/26 03:06:48    648s] #40 routed nets are extracted.
[06/26 03:06:48    648s] #    4 (0.03%) extracted nets are partially routed.
[06/26 03:06:48    648s] #261 routed net(s) are imported.
[06/26 03:06:48    648s] #11300 nets are fixed|skipped|trivial (not extracted).
[06/26 03:06:48    648s] #Total number of nets = 11601.
[06/26 03:06:48    648s] ### Total number of dirty nets = 41.
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Finished routing data preparation on Wed Jun 26 03:06:48 2024
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Cpu time = 00:00:03
[06/26 03:06:48    648s] #Elapsed time = 00:00:02
[06/26 03:06:48    648s] #Increased memory = 41.95 (MB)
[06/26 03:06:48    648s] #Total memory = 1907.71 (MB)
[06/26 03:06:48    648s] #Peak memory = 2010.26 (MB)
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Start global routing on Wed Jun 26 03:06:48 2024
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Number of eco nets is 4
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Start global routing data preparation on Wed Jun 26 03:06:48 2024
[06/26 03:06:48    648s] #
[06/26 03:06:48    648s] #Start routing resource analysis on Wed Jun 26 03:06:48 2024
[06/26 03:06:48    648s] #
[06/26 03:06:49    650s] #Routing resource analysis is done on Wed Jun 26 03:06:49 2024
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #  Resource Analysis:
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/26 03:06:49    650s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/26 03:06:49    650s] #  --------------------------------------------------------------
[06/26 03:06:49    650s] #  li1            V        3908           5       68121    69.41%
[06/26 03:06:49    650s] #  met1           H        3660        1634       68121    30.59%
[06/26 03:06:49    650s] #  met2           V        2554        1359       68121    31.95%
[06/26 03:06:49    650s] #  met3           H        2417         455       68121    20.31%
[06/26 03:06:49    650s] #  met4           V        2171         437       68121     8.81%
[06/26 03:06:49    650s] #  met5           H         196         294       68121    49.81%
[06/26 03:06:49    650s] #  --------------------------------------------------------------
[06/26 03:06:49    650s] #  Total                  14907      26.38%      408726    35.15%
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #  301 nets (2.59%) with 1 preferred extra spacing.
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Global routing data preparation is done on Wed Jun 26 03:06:49 2024
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1915.20 (MB), peak = 2010.26 (MB)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1915.73 (MB), peak = 2010.26 (MB)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #start global routing iteration 1...
[06/26 03:06:49    650s] #Initial_route: 0.00044
[06/26 03:06:49    650s] #Reroute: 0.00339
[06/26 03:06:49    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.95 (MB), peak = 2010.26 (MB)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #start global routing iteration 2...
[06/26 03:06:49    650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.95 (MB), peak = 2010.26 (MB)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[06/26 03:06:49    650s] #Total number of nets with skipped attribute = 10425 (skipped).
[06/26 03:06:49    650s] #Total number of routable nets = 301.
[06/26 03:06:49    650s] #Total number of nets in the design = 11601.
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #4 routable nets have only global wires.
[06/26 03:06:49    650s] #297 routable nets have only detail routed wires.
[06/26 03:06:49    650s] #10425 skipped nets have only detail routed wires.
[06/26 03:06:49    650s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:06:49    650s] #297 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Routed net constraints summary:
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #      Default                  4               0  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #        Total                  4               0  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Routing constraints summary of the whole design:
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #      Default                301           10425  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #        Total                301           10425  
[06/26 03:06:49    650s] #------------------------------------------------
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #                 OverCon          
[06/26 03:06:49    650s] #                  #Gcell    %Gcell
[06/26 03:06:49    650s] #     Layer           (1)   OverCon
[06/26 03:06:49    650s] #  --------------------------------
[06/26 03:06:49    650s] #  li1           0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  met1          0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  met2          0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  met3          0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  met4          0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  met5          0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #  --------------------------------
[06/26 03:06:49    650s] #     Total      0(0.00%)   (0.00%)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/26 03:06:49    650s] #  Overflow after GR: 0.00% H + 0.00% V
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Complete Global Routing.
[06/26 03:06:49    650s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:06:49    650s] #Total wire length = 30772 um.
[06/26 03:06:49    650s] #Total half perimeter of net bounding box = 26030 um.
[06/26 03:06:49    650s] #Total wire length on LAYER li1 = 43 um.
[06/26 03:06:49    650s] #Total wire length on LAYER met1 = 3304 um.
[06/26 03:06:49    650s] #Total wire length on LAYER met2 = 14542 um.
[06/26 03:06:49    650s] #Total wire length on LAYER met3 = 12190 um.
[06/26 03:06:49    650s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:06:49    650s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:06:49    650s] #Total number of vias = 5151
[06/26 03:06:49    650s] #Up-Via Summary (total 5151):
[06/26 03:06:49    650s] #           
[06/26 03:06:49    650s] #-----------------------
[06/26 03:06:49    650s] # li1              2056
[06/26 03:06:49    650s] # met1             1989
[06/26 03:06:49    650s] # met2             1067
[06/26 03:06:49    650s] # met3               37
[06/26 03:06:49    650s] # met4                2
[06/26 03:06:49    650s] #-----------------------
[06/26 03:06:49    650s] #                  5151 
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Total number of involved priority nets 4
[06/26 03:06:49    650s] #Maximum src to sink distance for priority net 125.7
[06/26 03:06:49    650s] #Average of max src_to_sink distance for priority net 68.2
[06/26 03:06:49    650s] #Average of ave src_to_sink distance for priority net 52.2
[06/26 03:06:49    650s] #Max overcon = 0 track.
[06/26 03:06:49    650s] #Total overcon = 0.00%.
[06/26 03:06:49    650s] #Worst layer Gcell overcon rate = 0.00%.
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Global routing statistics:
[06/26 03:06:49    650s] #Cpu time = 00:00:02
[06/26 03:06:49    650s] #Elapsed time = 00:00:01
[06/26 03:06:49    650s] #Increased memory = 18.01 (MB)
[06/26 03:06:49    650s] #Total memory = 1925.72 (MB)
[06/26 03:06:49    650s] #Peak memory = 2010.26 (MB)
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #Finished global routing on Wed Jun 26 03:06:49 2024
[06/26 03:06:49    650s] #
[06/26 03:06:49    650s] #
[06/26 03:06:49    651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1907.44 (MB), peak = 2010.26 (MB)
[06/26 03:06:49    651s] #Start Track Assignment.
[06/26 03:06:49    651s] #Done with 0 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[06/26 03:06:50    651s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[06/26 03:06:50    651s] #Complete Track Assignment.
[06/26 03:06:50    651s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:06:50    651s] #Total wire length = 30781 um.
[06/26 03:06:50    651s] #Total half perimeter of net bounding box = 26030 um.
[06/26 03:06:50    651s] #Total wire length on LAYER li1 = 43 um.
[06/26 03:06:50    651s] #Total wire length on LAYER met1 = 3304 um.
[06/26 03:06:50    651s] #Total wire length on LAYER met2 = 14551 um.
[06/26 03:06:50    651s] #Total wire length on LAYER met3 = 12190 um.
[06/26 03:06:50    651s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:06:50    651s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:06:50    651s] #Total number of vias = 5151
[06/26 03:06:50    651s] #Up-Via Summary (total 5151):
[06/26 03:06:50    651s] #           
[06/26 03:06:50    651s] #-----------------------
[06/26 03:06:50    651s] # li1              2056
[06/26 03:06:50    651s] # met1             1989
[06/26 03:06:50    651s] # met2             1067
[06/26 03:06:50    651s] # met3               37
[06/26 03:06:50    651s] # met4                2
[06/26 03:06:50    651s] #-----------------------
[06/26 03:06:50    651s] #                  5151 
[06/26 03:06:50    651s] #
[06/26 03:06:50    651s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1941.82 (MB), peak = 2010.26 (MB)
[06/26 03:06:50    651s] #
[06/26 03:06:50    651s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/26 03:06:50    651s] #Cpu time = 00:00:06
[06/26 03:06:50    651s] #Elapsed time = 00:00:04
[06/26 03:06:50    651s] #Increased memory = 76.06 (MB)
[06/26 03:06:50    651s] #Total memory = 1941.82 (MB)
[06/26 03:06:50    651s] #Peak memory = 2010.26 (MB)
[06/26 03:06:50    651s] #Using multithreading with 4 threads.
[06/26 03:06:50    651s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:06:50    651s] #
[06/26 03:06:50    651s] #Start Detail Routing..
[06/26 03:06:50    651s] #start initial detail routing ...
[06/26 03:06:50    651s] ### For initial detail routing, marked 261 dont-route nets (design has 41 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[06/26 03:06:52    658s] # ECO: 9.1% of the total area was rechecked for DRC, and 0.2% required routing.
[06/26 03:06:52    658s] #   number of violations = 1
[06/26 03:06:52    658s] #
[06/26 03:06:52    658s] #    By Layer and Type :
[06/26 03:06:52    658s] #	         MetSpc   Totals
[06/26 03:06:52    658s] #	li1           1        1
[06/26 03:06:52    658s] #	Totals        1        1
[06/26 03:06:52    658s] #218404 out of 287530 instances (76.0%) need to be verified(marked ipoed), dirty area = 82.6%.
[06/26 03:06:54    667s] #   number of violations = 41
[06/26 03:06:54    667s] #
[06/26 03:06:54    667s] #    By Layer and Type :
[06/26 03:06:54    667s] #	         MetSpc    Short   Totals
[06/26 03:06:54    667s] #	li1           8       33       41
[06/26 03:06:54    667s] #	Totals        8       33       41
[06/26 03:06:54    667s] #cpu time = 00:00:16, elapsed time = 00:00:04, memory = 2069.79 (MB), peak = 2075.30 (MB)
[06/26 03:06:54    667s] #start 1st optimization iteration ...
[06/26 03:06:54    668s] #   number of violations = 0
[06/26 03:06:54    668s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2070.50 (MB), peak = 2075.30 (MB)
[06/26 03:06:54    668s] #Complete Detail Routing.
[06/26 03:06:54    668s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:06:54    668s] #Total wire length = 30742 um.
[06/26 03:06:54    668s] #Total half perimeter of net bounding box = 26030 um.
[06/26 03:06:54    668s] #Total wire length on LAYER li1 = 11 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met1 = 3331 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met2 = 14550 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met3 = 12157 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:06:54    668s] #Total number of vias = 5165
[06/26 03:06:54    668s] #Up-Via Summary (total 5165):
[06/26 03:06:54    668s] #           
[06/26 03:06:54    668s] #-----------------------
[06/26 03:06:54    668s] # li1              2061
[06/26 03:06:54    668s] # met1             2000
[06/26 03:06:54    668s] # met2             1065
[06/26 03:06:54    668s] # met3               37
[06/26 03:06:54    668s] # met4                2
[06/26 03:06:54    668s] #-----------------------
[06/26 03:06:54    668s] #                  5165 
[06/26 03:06:54    668s] #
[06/26 03:06:54    668s] #Total number of DRC violations = 0
[06/26 03:06:54    668s] #Cpu time = 00:00:17
[06/26 03:06:54    668s] #Elapsed time = 00:00:04
[06/26 03:06:54    668s] #Increased memory = -22.09 (MB)
[06/26 03:06:54    668s] #Total memory = 1919.72 (MB)
[06/26 03:06:54    668s] #Peak memory = 2075.30 (MB)
[06/26 03:06:54    668s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:06:54    668s] #
[06/26 03:06:54    668s] #Start Post Route via swapping..
[06/26 03:06:54    668s] #0.45% of area are rerouted by ECO routing.
[06/26 03:06:54    668s] #   number of violations = 0
[06/26 03:06:54    668s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.80 (MB), peak = 2075.30 (MB)
[06/26 03:06:54    668s] #CELL_VIEW riscv_top,init has no DRC violation.
[06/26 03:06:54    668s] #Total number of DRC violations = 0
[06/26 03:06:54    668s] #Total number of net violated process antenna rule = 0
[06/26 03:06:54    668s] #No via is swapped.
[06/26 03:06:54    668s] #Post Route via swapping is done.
[06/26 03:06:54    668s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:06:54    668s] #Total wire length = 30742 um.
[06/26 03:06:54    668s] #Total half perimeter of net bounding box = 26030 um.
[06/26 03:06:54    668s] #Total wire length on LAYER li1 = 11 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met1 = 3331 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met2 = 14550 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met3 = 12157 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met4 = 681 um.
[06/26 03:06:54    668s] #Total wire length on LAYER met5 = 12 um.
[06/26 03:06:54    668s] #Total number of vias = 5165
[06/26 03:06:54    668s] #Up-Via Summary (total 5165):
[06/26 03:06:54    668s] #           
[06/26 03:06:54    668s] #-----------------------
[06/26 03:06:54    668s] # li1              2061
[06/26 03:06:54    668s] # met1             2000
[06/26 03:06:54    668s] # met2             1065
[06/26 03:06:54    668s] # met3               37
[06/26 03:06:54    668s] # met4                2
[06/26 03:06:54    668s] #-----------------------
[06/26 03:06:54    668s] #                  5165 
[06/26 03:06:54    668s] #
[06/26 03:06:54    668s] #route_detail Statistics:
[06/26 03:06:54    668s] #Cpu time = 00:00:17
[06/26 03:06:54    668s] #Elapsed time = 00:00:05
[06/26 03:06:54    668s] #Increased memory = -22.01 (MB)
[06/26 03:06:54    668s] #Total memory = 1919.80 (MB)
[06/26 03:06:54    668s] #Peak memory = 2075.30 (MB)
[06/26 03:06:55    669s] #
[06/26 03:06:55    669s] #route_global_detail statistics:
[06/26 03:06:55    669s] #Cpu time = 00:00:25
[06/26 03:06:55    669s] #Elapsed time = 00:00:10
[06/26 03:06:55    669s] #Increased memory = -25.12 (MB)
[06/26 03:06:55    669s] #Total memory = 1732.64 (MB)
[06/26 03:06:55    669s] #Peak memory = 2075.30 (MB)
[06/26 03:06:55    669s] #Number of warnings = 9
[06/26 03:06:55    669s] #Total number of warnings = 80
[06/26 03:06:55    669s] #Number of fails = 0
[06/26 03:06:55    669s] #Total number of fails = 0
[06/26 03:06:55    669s] #Complete route_global_detail on Wed Jun 26 03:06:55 2024
[06/26 03:06:55    669s] #
[06/26 03:06:55    669s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[06/26 03:06:55    669s] 
[06/26 03:06:55    669s] route_global_detail
[06/26 03:06:55    669s] 
[06/26 03:06:55    669s] #set_db route_design_detail_post_route_spread_wire "true"
[06/26 03:06:55    669s] #set_db route_design_detail_post_route_swap_via "multiCut"
[06/26 03:06:55    669s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[06/26 03:06:55    669s] #set_db route_design_high_freq_search_repair "true"
[06/26 03:06:55    669s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[06/26 03:06:55    669s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[06/26 03:06:55    669s] #set_db route_design_antenna_diode_insertion true
[06/26 03:06:55    669s] #set_db route_design_reserve_space_for_multi_cut true
[06/26 03:06:55    669s] #set_db route_design_with_si_driven true
[06/26 03:06:55    669s] #set_db route_design_with_timing_driven true
[06/26 03:06:55    669s] #Start route_global_detail on Wed Jun 26 03:06:55 2024
[06/26 03:06:55    669s] #
[06/26 03:06:55    669s] #Generating timing data, please wait...
[06/26 03:06:55    669s] #10790 total nets, 301 already routed, 301 will ignore in trialRoute
[06/26 03:06:55    669s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/26 03:06:57    671s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:06:57    671s] #Dump tif for version 2.1
[06/26 03:06:57    671s] End AAE Lib Interpolated Model. (MEM=2360.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:06:58    675s] Total number of fetched objects 10808
[06/26 03:06:58    675s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:06:58    675s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:06:58    675s] End delay calculation. (MEM=2436.65 CPU=0:00:02.8 REAL=0:00:01.0)
[06/26 03:07:00    676s] 
[06/26 03:07:00    676s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/26 03:07:00    676s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1890.05 (MB), peak = 2075.30 (MB)
[06/26 03:07:00    677s] #Done generating timing data.
[06/26 03:07:00    677s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/26 03:07:01    677s] ### Net info: total nets: 11601
[06/26 03:07:01    677s] ### Net info: dirty nets: 0
[06/26 03:07:01    677s] ### Net info: marked as disconnected nets: 0
[06/26 03:07:01    678s] ### Net info: fully routed nets: 301
[06/26 03:07:01    678s] ### Net info: trivial (single pin) nets: 0
[06/26 03:07:01    678s] ### Net info: unrouted nets: 11300
[06/26 03:07:01    678s] ### Net info: re-extraction nets: 0
[06/26 03:07:01    678s] ### Net info: ignored nets: 0
[06/26 03:07:01    678s] ### Net info: skip routing nets: 0
[06/26 03:07:01    678s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[06/26 03:07:01    678s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[06/26 03:07:01    678s] #Start reading timing information from file .timing_file_1064931.tif.gz ...
[06/26 03:07:01    678s] #Read in timing information for 350 ports, 10245 instances from timing file .timing_file_1064931.tif.gz.
[06/26 03:07:01    678s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[06/26 03:07:01    678s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[06/26 03:07:01    678s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[06/26 03:07:01    678s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[06/26 03:07:01    678s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[06/26 03:07:01    678s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[06/26 03:07:01    678s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[06/26 03:07:01    678s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[06/26 03:07:01    678s] #       d9cd0659
[06/26 03:07:01    678s] #
[06/26 03:07:01    678s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[06/26 03:07:01    678s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[06/26 03:07:01    678s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[06/26 03:07:01    678s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[06/26 03:07:01    678s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[06/26 03:07:01    678s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[06/26 03:07:01    678s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[06/26 03:07:01    678s] #       d9cd0659
[06/26 03:07:01    678s] #
[06/26 03:07:01    678s] #Using multithreading with 4 threads.
[06/26 03:07:01    678s] #Start routing data preparation on Wed Jun 26 03:07:01 2024
[06/26 03:07:01    678s] #
[06/26 03:07:01    678s] #Minimum voltage of a net in the design = 0.000.
[06/26 03:07:01    678s] #Maximum voltage of a net in the design = 1.950.
[06/26 03:07:01    678s] #Voltage range [0.000 - 0.000] has 4 nets.
[06/26 03:07:01    678s] #Voltage range [1.600 - 1.600] has 3 nets.
[06/26 03:07:01    678s] #Voltage range [1.950 - 1.950] has 1 net.
[06/26 03:07:01    678s] #Voltage range [0.000 - 1.600] has 10790 nets.
[06/26 03:07:01    678s] #Voltage range [0.000 - 1.950] has 803 nets.
[06/26 03:07:02    679s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:07:02    679s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[06/26 03:07:02    679s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:07:02    679s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[06/26 03:07:02    679s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[06/26 03:07:02    679s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[06/26 03:07:03    680s] #Regenerating Ggrids automatically.
[06/26 03:07:03    680s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[06/26 03:07:03    680s] #Using automatically generated G-grids.
[06/26 03:07:03    680s] #Done routing data preparation.
[06/26 03:07:03    680s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1895.14 (MB), peak = 2075.30 (MB)
[06/26 03:07:03    680s] #Merging special wires using 4 threads...
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Finished routing data preparation on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Cpu time = 00:00:02
[06/26 03:07:03    680s] #Elapsed time = 00:00:01
[06/26 03:07:03    680s] #Increased memory = 40.41 (MB)
[06/26 03:07:03    680s] #Total memory = 1895.14 (MB)
[06/26 03:07:03    680s] #Peak memory = 2075.30 (MB)
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Start global routing on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Number of eco nets is 0
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Start global routing data preparation on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    680s] #
[06/26 03:07:03    680s] #Start routing resource analysis on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    680s] #
[06/26 03:07:03    682s] #Routing resource analysis is done on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #  Resource Analysis:
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/26 03:07:03    682s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/26 03:07:03    682s] #  --------------------------------------------------------------
[06/26 03:07:03    682s] #  li1            V        3908           5       68121    69.41%
[06/26 03:07:03    682s] #  met1           H        3660        1634       68121    30.59%
[06/26 03:07:03    682s] #  met2           V        2554        1359       68121    31.95%
[06/26 03:07:03    682s] #  met3           H        2417         455       68121    20.31%
[06/26 03:07:03    682s] #  met4           V        2171         437       68121     8.81%
[06/26 03:07:03    682s] #  met5           H         196         294       68121    49.81%
[06/26 03:07:03    682s] #  --------------------------------------------------------------
[06/26 03:07:03    682s] #  Total                  14907      26.38%      408726    35.15%
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #  301 nets (2.59%) with 1 preferred extra spacing.
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #Global routing data preparation is done on Wed Jun 26 03:07:03 2024
[06/26 03:07:03    682s] #
[06/26 03:07:03    682s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1904.10 (MB), peak = 2075.30 (MB)
[06/26 03:07:03    682s] #
[06/26 03:07:04    682s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1904.61 (MB), peak = 2075.30 (MB)
[06/26 03:07:04    682s] #
[06/26 03:07:04    682s] #start global routing iteration 1...
[06/26 03:07:08    686s] #Initial_route: 4.17736
[06/26 03:07:17    695s] #Reroute: 8.49380
[06/26 03:07:17    695s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1959.19 (MB), peak = 2075.30 (MB)
[06/26 03:07:17    695s] #
[06/26 03:07:17    695s] #start global routing iteration 2...
[06/26 03:07:21    700s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1963.39 (MB), peak = 2075.30 (MB)
[06/26 03:07:21    700s] #
[06/26 03:07:21    700s] #
[06/26 03:07:21    700s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[06/26 03:07:21    700s] #Total number of routable nets = 10726.
[06/26 03:07:21    700s] #Total number of nets in the design = 11601.
[06/26 03:07:21    700s] #
[06/26 03:07:21    700s] #10425 routable nets have only global wires.
[06/26 03:07:21    700s] #301 routable nets have only detail routed wires.
[06/26 03:07:21    700s] #301 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:07:21    700s] #
[06/26 03:07:21    700s] #Routed nets constraints summary:
[06/26 03:07:21    700s] #-----------------------------
[06/26 03:07:21    700s] #        Rules   Unconstrained  
[06/26 03:07:21    700s] #-----------------------------
[06/26 03:07:21    700s] #      Default           10425  
[06/26 03:07:21    700s] #-----------------------------
[06/26 03:07:21    700s] #        Total           10425  
[06/26 03:07:21    700s] #-----------------------------
[06/26 03:07:21    700s] #
[06/26 03:07:21    700s] #Routing constraints summary of the whole design:
[06/26 03:07:21    700s] #------------------------------------------------
[06/26 03:07:21    700s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:07:21    700s] #------------------------------------------------
[06/26 03:07:21    700s] #      Default                301           10425  
[06/26 03:07:21    700s] #------------------------------------------------
[06/26 03:07:21    700s] #        Total                301           10425  
[06/26 03:07:21    700s] #------------------------------------------------
[06/26 03:07:21    700s] #
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #                 OverCon          
[06/26 03:07:22    700s] #                  #Gcell    %Gcell
[06/26 03:07:22    700s] #     Layer           (1)   OverCon
[06/26 03:07:22    700s] #  --------------------------------
[06/26 03:07:22    700s] #  li1           0(0.00%)   (0.00%)
[06/26 03:07:22    700s] #  met1          1(0.00%)   (0.00%)
[06/26 03:07:22    700s] #  met2          0(0.00%)   (0.00%)
[06/26 03:07:22    700s] #  met3         12(0.02%)   (0.02%)
[06/26 03:07:22    700s] #  met4          3(0.00%)   (0.00%)
[06/26 03:07:22    700s] #  met5          0(0.00%)   (0.00%)
[06/26 03:07:22    700s] #  --------------------------------
[06/26 03:07:22    700s] #     Total     16(0.01%)   (0.01%)
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/26 03:07:22    700s] #  Overflow after GR: 0.00% H + 0.00% V
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] max/total 0.17/0.17, big hotspot (>10) total 0.00
[06/26 03:07:22    700s] [hotspot] | normalized |          0.17 |          0.17 |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[06/26 03:07:22    700s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  1  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] #Hotspot report including placement blocked areas
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] |   li1(V)   |      18670.36 |      18670.36 |
[06/26 03:07:22    700s] [hotspot] |   met1(H)   |          0.00 |          0.00 |
[06/26 03:07:22    700s] [hotspot] |   met2(V)   |          0.26 |          0.26 |
[06/26 03:07:22    700s] [hotspot] |   met3(H)   |        480.98 |       3148.66 |
[06/26 03:07:22    700s] [hotspot] |   met4(V)   |          0.00 |          0.00 |
[06/26 03:07:22    700s] [hotspot] |   met5(H)   |          7.87 |          9.18 |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] |   worst    |(li1) 18670.36 |(li1) 18670.36 |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] [hotspot] max/total 19.41/276.46, big hotspot (>10) total 220.59
[06/26 03:07:22    700s] [hotspot] | all layers |         19.41 |        276.46 |
[06/26 03:07:22    700s] [hotspot] +------------+---------------+---------------+
[06/26 03:07:22    700s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 19.41/276.46 (area is in unit of 4 std-cell row bins)
[06/26 03:07:22    700s] Top 5 hotspots total area: 26.75
[06/26 03:07:22    700s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  1  |   761.40   282.88   804.93   326.39 |        5.77   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  2  |   804.93   282.88   848.45   326.39 |        5.77   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  3  |   848.45   282.88   891.97   326.39 |        5.77   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  4  |   173.88   391.68   217.41   435.19 |        4.72   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] [hotspot] |  5  |   260.93   391.68   304.44   435.19 |        4.72   |
[06/26 03:07:22    700s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:07:22    700s] #Complete Global Routing.
[06/26 03:07:22    700s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:07:22    700s] #Total wire length = 1152092 um.
[06/26 03:07:22    700s] #Total half perimeter of net bounding box = 1076836 um.
[06/26 03:07:22    700s] #Total wire length on LAYER li1 = 11 um.
[06/26 03:07:22    700s] #Total wire length on LAYER met1 = 333268 um.
[06/26 03:07:22    700s] #Total wire length on LAYER met2 = 434476 um.
[06/26 03:07:22    700s] #Total wire length on LAYER met3 = 219682 um.
[06/26 03:07:22    700s] #Total wire length on LAYER met4 = 151516 um.
[06/26 03:07:22    700s] #Total wire length on LAYER met5 = 13141 um.
[06/26 03:07:22    700s] #Total number of vias = 69727
[06/26 03:07:22    700s] #Up-Via Summary (total 69727):
[06/26 03:07:22    700s] #           
[06/26 03:07:22    700s] #-----------------------
[06/26 03:07:22    700s] # li1             35148
[06/26 03:07:22    700s] # met1            26235
[06/26 03:07:22    700s] # met2             5427
[06/26 03:07:22    700s] # met3             2483
[06/26 03:07:22    700s] # met4              434
[06/26 03:07:22    700s] #-----------------------
[06/26 03:07:22    700s] #                 69727 
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #Max overcon = 1 tracks.
[06/26 03:07:22    700s] #Total overcon = 0.01%.
[06/26 03:07:22    700s] #Worst layer Gcell overcon rate = 0.02%.
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #Global routing statistics:
[06/26 03:07:22    700s] #Cpu time = 00:00:20
[06/26 03:07:22    700s] #Elapsed time = 00:00:19
[06/26 03:07:22    700s] #Increased memory = 69.66 (MB)
[06/26 03:07:22    700s] #Total memory = 1964.80 (MB)
[06/26 03:07:22    700s] #Peak memory = 2075.30 (MB)
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #Finished global routing on Wed Jun 26 03:07:22 2024
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #
[06/26 03:07:22    700s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.96 (MB), peak = 2075.30 (MB)
[06/26 03:07:22    700s] #Start Track Assignment.
[06/26 03:07:25    703s] #Done with 19286 horizontal wires in 3 hboxes and 17677 vertical wires in 3 hboxes.
[06/26 03:07:28    707s] #Done with 4592 horizontal wires in 3 hboxes and 2591 vertical wires in 3 hboxes.
[06/26 03:07:30    708s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[06/26 03:07:30    708s] #
[06/26 03:07:30    708s] #Track assignment summary:
[06/26 03:07:30    708s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/26 03:07:30    708s] #------------------------------------------------------------------------
[06/26 03:07:30    708s] # li1            0.00 	  0.00%  	  0.00% 	  0.00%
[06/26 03:07:30    708s] # met1      327120.09 	  0.07%  	  0.00% 	  0.01%
[06/26 03:07:30    708s] # met2      417488.96 	  0.04%  	  0.00% 	  0.00%
[06/26 03:07:30    708s] # met3      207856.22 	  0.17%  	  0.00% 	  0.12%
[06/26 03:07:30    708s] # met4      151027.53 	  0.01%  	  0.00% 	  0.00%
[06/26 03:07:30    708s] # met5       13243.56 	  0.00%  	  0.00% 	  0.00%
[06/26 03:07:30    708s] #------------------------------------------------------------------------
[06/26 03:07:30    708s] # All     1116736.36  	  0.07% 	  0.00% 	  0.00%
[06/26 03:07:30    708s] #Complete Track Assignment.
[06/26 03:07:30    708s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:07:30    708s] #Total wire length = 1182970 um.
[06/26 03:07:30    708s] #Total half perimeter of net bounding box = 1076836 um.
[06/26 03:07:30    708s] #Total wire length on LAYER li1 = 21522 um.
[06/26 03:07:30    708s] #Total wire length on LAYER met1 = 340253 um.
[06/26 03:07:30    708s] #Total wire length on LAYER met2 = 435247 um.
[06/26 03:07:30    708s] #Total wire length on LAYER met3 = 221004 um.
[06/26 03:07:30    708s] #Total wire length on LAYER met4 = 151858 um.
[06/26 03:07:30    708s] #Total wire length on LAYER met5 = 13086 um.
[06/26 03:07:30    708s] #Total number of vias = 69727
[06/26 03:07:30    708s] #Up-Via Summary (total 69727):
[06/26 03:07:30    708s] #           
[06/26 03:07:30    708s] #-----------------------
[06/26 03:07:30    708s] # li1             35148
[06/26 03:07:30    708s] # met1            26235
[06/26 03:07:30    708s] # met2             5427
[06/26 03:07:30    708s] # met3             2483
[06/26 03:07:30    708s] # met4              434
[06/26 03:07:30    708s] #-----------------------
[06/26 03:07:30    708s] #                 69727 
[06/26 03:07:30    708s] #
[06/26 03:07:30    708s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2035.05 (MB), peak = 2075.30 (MB)
[06/26 03:07:30    708s] #
[06/26 03:07:30    708s] #number of short segments in preferred routing layers
[06/26 03:07:30    708s] #	
[06/26 03:07:30    708s] #	
[06/26 03:07:30    708s] #
[06/26 03:07:30    708s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/26 03:07:30    708s] #Cpu time = 00:00:30
[06/26 03:07:30    708s] #Elapsed time = 00:00:29
[06/26 03:07:30    708s] #Increased memory = 180.32 (MB)
[06/26 03:07:30    708s] #Total memory = 2035.05 (MB)
[06/26 03:07:30    708s] #Peak memory = 2075.30 (MB)
[06/26 03:07:30    708s] #Using multithreading with 4 threads.
[06/26 03:07:30    708s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:07:30    709s] #
[06/26 03:07:30    709s] #Start Detail Routing..
[06/26 03:07:30    709s] #start initial detail routing ...
[06/26 03:07:30    709s] ### For initial detail routing, marked 301 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[06/26 03:08:07    854s] #   number of violations = 216
[06/26 03:08:07    854s] #
[06/26 03:08:07    854s] #    By Layer and Type :
[06/26 03:08:07    854s] #	         MetSpc    Short     Loop      Mar   Totals
[06/26 03:08:07    854s] #	li1           0        0        0        0        0
[06/26 03:08:07    854s] #	met1         54      123        0        0      177
[06/26 03:08:07    854s] #	met2         17        1        1        0       19
[06/26 03:08:07    854s] #	met3          4        2        0        1        7
[06/26 03:08:07    854s] #	met4         10        2        0        0       12
[06/26 03:08:07    854s] #	met5          1        0        0        0        1
[06/26 03:08:07    854s] #	Totals       86      128        1        1      216
[06/26 03:08:07    854s] #cpu time = 00:02:26, elapsed time = 00:00:37, memory = 2212.42 (MB), peak = 2228.32 (MB)
[06/26 03:08:07    854s] #start 1st optimization iteration ...
[06/26 03:08:08    860s] #   number of violations = 163
[06/26 03:08:08    860s] #
[06/26 03:08:08    860s] #    By Layer and Type :
[06/26 03:08:08    860s] #	         MetSpc    Short   Totals
[06/26 03:08:08    860s] #	li1           0        0        0
[06/26 03:08:08    860s] #	met1         53       86      139
[06/26 03:08:08    860s] #	met2          9        5       14
[06/26 03:08:08    860s] #	met3          0        0        0
[06/26 03:08:08    860s] #	met4          9        1       10
[06/26 03:08:08    860s] #	Totals       71       92      163
[06/26 03:08:08    860s] #    number of process antenna violations = 3200
[06/26 03:08:08    860s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2214.93 (MB), peak = 2228.32 (MB)
[06/26 03:08:08    860s] #start 2nd optimization iteration ...
[06/26 03:08:09    864s] #   number of violations = 145
[06/26 03:08:09    864s] #
[06/26 03:08:09    864s] #    By Layer and Type :
[06/26 03:08:09    864s] #	         MetSpc    Short     Loop   Totals
[06/26 03:08:09    864s] #	li1           0        0        0        0
[06/26 03:08:09    864s] #	met1         42       79        1      122
[06/26 03:08:09    864s] #	met2         13        0        0       13
[06/26 03:08:09    864s] #	met3          0        0        0        0
[06/26 03:08:09    864s] #	met4         10        0        0       10
[06/26 03:08:09    864s] #	Totals       65       79        1      145
[06/26 03:08:09    864s] #    number of process antenna violations = 3214
[06/26 03:08:09    864s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2212.90 (MB), peak = 2228.32 (MB)
[06/26 03:08:10    864s] #start 3rd optimization iteration ...
[06/26 03:08:11    869s] #   number of violations = 24
[06/26 03:08:11    869s] #
[06/26 03:08:11    869s] #    By Layer and Type :
[06/26 03:08:11    869s] #	         MetSpc    Short   Totals
[06/26 03:08:11    869s] #	li1           0        0        0
[06/26 03:08:11    869s] #	met1          1        5        6
[06/26 03:08:11    869s] #	met2          9        0        9
[06/26 03:08:11    869s] #	met3          0        0        0
[06/26 03:08:11    869s] #	met4          8        1        9
[06/26 03:08:11    869s] #	Totals       18        6       24
[06/26 03:08:11    869s] #    number of process antenna violations = 3218
[06/26 03:08:11    869s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2211.40 (MB), peak = 2228.32 (MB)
[06/26 03:08:11    870s] #start 4th optimization iteration ...
[06/26 03:08:14    881s] #   number of violations = 44
[06/26 03:08:14    881s] #
[06/26 03:08:14    881s] #    By Layer and Type :
[06/26 03:08:14    881s] #	         MetSpc    NSMet    Short     Loop   Totals
[06/26 03:08:14    881s] #	li1           0        0        0        0        0
[06/26 03:08:14    881s] #	met1          0        0        1        0        1
[06/26 03:08:14    881s] #	met2          5        0        1        0        6
[06/26 03:08:14    881s] #	met3          7        0        0        0        7
[06/26 03:08:14    881s] #	met4         10        1       16        1       28
[06/26 03:08:14    881s] #	met5          2        0        0        0        2
[06/26 03:08:14    881s] #	Totals       24        1       18        1       44
[06/26 03:08:14    881s] #    number of process antenna violations = 3214
[06/26 03:08:14    881s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 2175.46 (MB), peak = 2228.32 (MB)
[06/26 03:08:14    882s] #start 5th optimization iteration ...
[06/26 03:08:16    889s] #   number of violations = 33
[06/26 03:08:16    889s] #
[06/26 03:08:16    889s] #    By Layer and Type :
[06/26 03:08:16    889s] #	         MetSpc    Short     Loop   Totals
[06/26 03:08:16    889s] #	li1           0        0        0        0
[06/26 03:08:16    889s] #	met1          0        0        0        0
[06/26 03:08:16    889s] #	met2          7        0        1        8
[06/26 03:08:16    889s] #	met3          2        0        0        2
[06/26 03:08:16    889s] #	met4         10       11        2       23
[06/26 03:08:16    889s] #	Totals       19       11        3       33
[06/26 03:08:16    889s] #    number of process antenna violations = 1639
[06/26 03:08:16    889s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 2176.36 (MB), peak = 2228.32 (MB)
[06/26 03:08:16    889s] #start 6th optimization iteration ...
[06/26 03:08:18    897s] #   number of violations = 32
[06/26 03:08:18    897s] #
[06/26 03:08:18    897s] #    By Layer and Type :
[06/26 03:08:18    897s] #	         MetSpc    NSMet    Short     Loop   CutSpc   Totals
[06/26 03:08:18    897s] #	li1           0        0        0        0        0        0
[06/26 03:08:18    897s] #	met1          0        0        0        0        0        0
[06/26 03:08:18    897s] #	met2          6        0        1        0        0        7
[06/26 03:08:18    897s] #	met3          3        0        0        0        0        3
[06/26 03:08:18    897s] #	met4         10        1        6        1        2       20
[06/26 03:08:18    897s] #	met5          2        0        0        0        0        2
[06/26 03:08:18    897s] #	Totals       21        1        7        1        2       32
[06/26 03:08:18    897s] #    number of process antenna violations = 1311
[06/26 03:08:18    897s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2186.04 (MB), peak = 2228.32 (MB)
[06/26 03:08:18    897s] #start 7th optimization iteration ...
[06/26 03:08:20    904s] #   number of violations = 30
[06/26 03:08:20    904s] #
[06/26 03:08:20    904s] #    By Layer and Type :
[06/26 03:08:20    904s] #	         MetSpc    Short     Loop   Totals
[06/26 03:08:20    904s] #	li1           0        0        0        0
[06/26 03:08:20    904s] #	met1          0        0        0        0
[06/26 03:08:20    904s] #	met2          7        0        0        7
[06/26 03:08:20    904s] #	met3          1        0        1        2
[06/26 03:08:20    904s] #	met4         10        9        1       20
[06/26 03:08:20    904s] #	met5          1        0        0        1
[06/26 03:08:20    904s] #	Totals       19        9        2       30
[06/26 03:08:20    904s] #    number of process antenna violations = 1149
[06/26 03:08:20    904s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 2185.40 (MB), peak = 2228.32 (MB)
[06/26 03:08:20    904s] #start 8th optimization iteration ...
[06/26 03:08:22    913s] #   number of violations = 26
[06/26 03:08:22    913s] #
[06/26 03:08:22    913s] #    By Layer and Type :
[06/26 03:08:22    913s] #	         MetSpc    Short   Totals
[06/26 03:08:22    913s] #	li1           0        0        0
[06/26 03:08:22    913s] #	met1          0        1        1
[06/26 03:08:22    913s] #	met2          4        2        6
[06/26 03:08:22    913s] #	met3          2        0        2
[06/26 03:08:22    913s] #	met4          8        9       17
[06/26 03:08:22    913s] #	Totals       14       12       26
[06/26 03:08:22    913s] #    number of process antenna violations = 1146
[06/26 03:08:22    913s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 2199.46 (MB), peak = 2228.32 (MB)
[06/26 03:08:22    913s] #start 9th optimization iteration ...
[06/26 03:08:25    922s] #   number of violations = 34
[06/26 03:08:25    922s] #
[06/26 03:08:25    922s] #    By Layer and Type :
[06/26 03:08:25    922s] #	         MetSpc    Short     Loop   CutSpc   CShort   MinWid   Totals
[06/26 03:08:25    922s] #	li1           0        0        0        0        0        0        0
[06/26 03:08:25    922s] #	met1          0        1        0        0        0        0        1
[06/26 03:08:25    922s] #	met2          7        0        0        0        0        0        7
[06/26 03:08:25    922s] #	met3          1        0        0        0        0        0        1
[06/26 03:08:25    922s] #	met4         11        7        2        1        2        0       23
[06/26 03:08:25    922s] #	met5          1        0        0        0        0        1        2
[06/26 03:08:25    922s] #	Totals       20        8        2        1        2        1       34
[06/26 03:08:25    922s] #    number of process antenna violations = 1118
[06/26 03:08:25    922s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2243.03 (MB), peak = 2243.86 (MB)
[06/26 03:08:25    922s] #start 10th optimization iteration ...
[06/26 03:08:26    927s] #   number of violations = 27
[06/26 03:08:26    927s] #
[06/26 03:08:26    927s] #    By Layer and Type :
[06/26 03:08:26    927s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[06/26 03:08:26    927s] #	li1           0        0        0        0        0        0
[06/26 03:08:26    927s] #	met1          0        0        0        0        0        0
[06/26 03:08:26    927s] #	met2          7        1        0        0        0        8
[06/26 03:08:26    927s] #	met3          0        0        0        0        0        0
[06/26 03:08:26    927s] #	met4         11        4        1        1        1       18
[06/26 03:08:26    927s] #	met5          1        0        0        0        0        1
[06/26 03:08:26    927s] #	Totals       19        5        1        1        1       27
[06/26 03:08:26    927s] #    number of process antenna violations = 1048
[06/26 03:08:26    927s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2241.68 (MB), peak = 2243.86 (MB)
[06/26 03:08:26    927s] #start 11th optimization iteration ...
[06/26 03:08:28    934s] #   number of violations = 20
[06/26 03:08:28    934s] #
[06/26 03:08:28    934s] #    By Layer and Type :
[06/26 03:08:28    934s] #	         MetSpc    Short     Loop   Totals
[06/26 03:08:28    934s] #	li1           0        0        0        0
[06/26 03:08:28    934s] #	met1          0        0        0        0
[06/26 03:08:28    934s] #	met2          7        0        0        7
[06/26 03:08:28    934s] #	met3          0        0        0        0
[06/26 03:08:28    934s] #	met4         10        2        1       13
[06/26 03:08:28    934s] #	Totals       17        2        1       20
[06/26 03:08:28    934s] #    number of process antenna violations = 981
[06/26 03:08:28    934s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2191.16 (MB), peak = 2243.86 (MB)
[06/26 03:08:28    934s] #start 12th optimization iteration ...
[06/26 03:08:30    941s] #   number of violations = 21
[06/26 03:08:30    941s] #
[06/26 03:08:30    941s] #    By Layer and Type :
[06/26 03:08:30    941s] #	         MetSpc    Short   Totals
[06/26 03:08:30    941s] #	li1           0        0        0
[06/26 03:08:30    941s] #	met1          0        0        0
[06/26 03:08:30    941s] #	met2          5        1        6
[06/26 03:08:30    941s] #	met3          1        0        1
[06/26 03:08:30    941s] #	met4          8        6       14
[06/26 03:08:30    941s] #	Totals       14        7       21
[06/26 03:08:30    941s] #    number of process antenna violations = 929
[06/26 03:08:30    941s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2213.20 (MB), peak = 2243.86 (MB)
[06/26 03:08:30    941s] #start 13th optimization iteration ...
[06/26 03:08:32    947s] #   number of violations = 22
[06/26 03:08:32    947s] #
[06/26 03:08:32    947s] #    By Layer and Type :
[06/26 03:08:32    947s] #	         MetSpc    Short     Loop   CShort   Totals
[06/26 03:08:32    947s] #	li1           0        0        0        0        0
[06/26 03:08:32    947s] #	met1          0        0        0        0        0
[06/26 03:08:32    947s] #	met2          7        0        0        0        7
[06/26 03:08:32    947s] #	met3          0        0        0        0        0
[06/26 03:08:32    947s] #	met4         10        3        1        1       15
[06/26 03:08:32    947s] #	Totals       17        3        1        1       22
[06/26 03:08:32    947s] #    number of process antenna violations = 872
[06/26 03:08:32    947s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2213.48 (MB), peak = 2243.86 (MB)
[06/26 03:08:32    947s] #start 14th optimization iteration ...
[06/26 03:08:33    953s] #   number of violations = 21
[06/26 03:08:33    953s] #
[06/26 03:08:33    953s] #    By Layer and Type :
[06/26 03:08:33    953s] #	         MetSpc    Short     Loop   CShort   Totals
[06/26 03:08:33    953s] #	li1           0        0        0        0        0
[06/26 03:08:33    953s] #	met1          0        0        0        0        0
[06/26 03:08:33    953s] #	met2          7        0        0        0        7
[06/26 03:08:33    953s] #	met3          0        0        0        0        0
[06/26 03:08:33    953s] #	met4         10        1        2        1       14
[06/26 03:08:33    953s] #	Totals       17        1        2        1       21
[06/26 03:08:33    953s] #    number of process antenna violations = 877
[06/26 03:08:33    953s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2224.46 (MB), peak = 2243.86 (MB)
[06/26 03:08:33    953s] #start 15th optimization iteration ...
[06/26 03:08:36    961s] #   number of violations = 18
[06/26 03:08:36    961s] #
[06/26 03:08:36    961s] #    By Layer and Type :
[06/26 03:08:36    961s] #	         MetSpc    Short   Totals
[06/26 03:08:36    961s] #	li1           0        0        0
[06/26 03:08:36    961s] #	met1          0        0        0
[06/26 03:08:36    961s] #	met2          7        0        7
[06/26 03:08:36    961s] #	met3          0        0        0
[06/26 03:08:36    961s] #	met4         10        1       11
[06/26 03:08:36    961s] #	Totals       17        1       18
[06/26 03:08:36    961s] #    number of process antenna violations = 821
[06/26 03:08:36    961s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 2281.84 (MB), peak = 2281.84 (MB)
[06/26 03:08:36    961s] #start 16th optimization iteration ...
[06/26 03:08:36    963s] #   number of violations = 17
[06/26 03:08:36    963s] #
[06/26 03:08:36    963s] #    By Layer and Type :
[06/26 03:08:36    963s] #	         MetSpc   Totals
[06/26 03:08:36    963s] #	li1           0        0
[06/26 03:08:36    963s] #	met1          0        0
[06/26 03:08:36    963s] #	met2          7        7
[06/26 03:08:36    963s] #	met3          0        0
[06/26 03:08:36    963s] #	met4         10       10
[06/26 03:08:36    963s] #	Totals       17       17
[06/26 03:08:36    963s] #    number of process antenna violations = 834
[06/26 03:08:36    963s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2281.84 (MB), peak = 2281.84 (MB)
[06/26 03:08:36    963s] #start 17th optimization iteration ...
[06/26 03:08:37    965s] #   number of violations = 16
[06/26 03:08:37    965s] #
[06/26 03:08:37    965s] #    By Layer and Type :
[06/26 03:08:37    965s] #	         MetSpc    Short   Totals
[06/26 03:08:37    965s] #	li1           0        0        0
[06/26 03:08:37    965s] #	met1          0        0        0
[06/26 03:08:37    965s] #	met2          7        0        7
[06/26 03:08:37    965s] #	met3          0        0        0
[06/26 03:08:37    965s] #	met4          8        1        9
[06/26 03:08:37    965s] #	Totals       15        1       16
[06/26 03:08:37    965s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2309.60 (MB), peak = 2309.60 (MB)
[06/26 03:08:37    965s] #start 18th optimization iteration ...
[06/26 03:08:38    968s] #   number of violations = 17
[06/26 03:08:38    968s] #
[06/26 03:08:38    968s] #    By Layer and Type :
[06/26 03:08:38    968s] #	         MetSpc   Totals
[06/26 03:08:38    968s] #	li1           0        0
[06/26 03:08:38    968s] #	met1          0        0
[06/26 03:08:38    968s] #	met2          7        7
[06/26 03:08:38    968s] #	met3          0        0
[06/26 03:08:38    968s] #	met4         10       10
[06/26 03:08:38    968s] #	Totals       17       17
[06/26 03:08:38    968s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2305.34 (MB), peak = 2309.60 (MB)
[06/26 03:08:38    968s] #start 19th optimization iteration ...
[06/26 03:08:38    971s] #   number of violations = 17
[06/26 03:08:38    971s] #
[06/26 03:08:38    971s] #    By Layer and Type :
[06/26 03:08:38    971s] #	         MetSpc   Totals
[06/26 03:08:38    971s] #	li1           0        0
[06/26 03:08:38    971s] #	met1          0        0
[06/26 03:08:38    971s] #	met2          7        7
[06/26 03:08:38    971s] #	met3          0        0
[06/26 03:08:38    971s] #	met4         10       10
[06/26 03:08:38    971s] #	Totals       17       17
[06/26 03:08:38    971s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2349.39 (MB), peak = 2351.29 (MB)
[06/26 03:08:38    971s] #start 20th optimization iteration ...
[06/26 03:08:39    973s] #   number of violations = 17
[06/26 03:08:39    973s] #
[06/26 03:08:39    973s] #    By Layer and Type :
[06/26 03:08:39    973s] #	         MetSpc   Totals
[06/26 03:08:39    973s] #	li1           0        0
[06/26 03:08:39    973s] #	met1          0        0
[06/26 03:08:39    973s] #	met2          7        7
[06/26 03:08:39    973s] #	met3          0        0
[06/26 03:08:39    973s] #	met4         10       10
[06/26 03:08:39    973s] #	Totals       17       17
[06/26 03:08:39    973s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2345.66 (MB), peak = 2351.29 (MB)
[06/26 03:08:39    973s] #Complete Detail Routing.
[06/26 03:08:39    974s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:08:39    974s] #Total wire length = 1179351 um.
[06/26 03:08:39    974s] #Total half perimeter of net bounding box = 1076836 um.
[06/26 03:08:39    974s] #Total wire length on LAYER li1 = 464 um.
[06/26 03:08:39    974s] #Total wire length on LAYER met1 = 355848 um.
[06/26 03:08:39    974s] #Total wire length on LAYER met2 = 439327 um.
[06/26 03:08:39    974s] #Total wire length on LAYER met3 = 215878 um.
[06/26 03:08:39    974s] #Total wire length on LAYER met4 = 154344 um.
[06/26 03:08:39    974s] #Total wire length on LAYER met5 = 13489 um.
[06/26 03:08:39    974s] #Total number of vias = 87908
[06/26 03:08:39    974s] #Up-Via Summary (total 87908):
[06/26 03:08:39    974s] #           
[06/26 03:08:39    974s] #-----------------------
[06/26 03:08:39    974s] # li1             36076
[06/26 03:08:39    974s] # met1            41857
[06/26 03:08:39    974s] # met2             6583
[06/26 03:08:39    974s] # met3             2934
[06/26 03:08:39    974s] # met4              458
[06/26 03:08:39    974s] #-----------------------
[06/26 03:08:39    974s] #                 87908 
[06/26 03:08:39    974s] #
[06/26 03:08:39    974s] #Total number of DRC violations = 17
[06/26 03:08:39    974s] #Total number of violations on LAYER li1 = 0
[06/26 03:08:39    974s] #Total number of violations on LAYER met1 = 0
[06/26 03:08:39    974s] #Total number of violations on LAYER met2 = 7
[06/26 03:08:39    974s] #Total number of violations on LAYER met3 = 0
[06/26 03:08:39    974s] #Total number of violations on LAYER met4 = 10
[06/26 03:08:39    974s] #Total number of violations on LAYER met5 = 0
[06/26 03:08:39    974s] #Cpu time = 00:04:25
[06/26 03:08:39    974s] #Elapsed time = 00:01:09
[06/26 03:08:39    974s] #Increased memory = -98.32 (MB)
[06/26 03:08:39    974s] #Total memory = 1936.73 (MB)
[06/26 03:08:39    974s] #Peak memory = 2351.29 (MB)
[06/26 03:08:39    974s] #
[06/26 03:08:39    974s] #Start Post Routing Optimization.
[06/26 03:08:39    974s] #start 1st post routing optimization iteration ...
[06/26 03:08:43    983s] #    number of DRC violations = 17
[06/26 03:08:43    983s] #
[06/26 03:08:43    983s] #    By Layer and Type :
[06/26 03:08:43    983s] #	         MetSpc   Totals
[06/26 03:08:43    983s] #	li1           0        0
[06/26 03:08:43    983s] #	met1          0        0
[06/26 03:08:43    983s] #	met2          7        7
[06/26 03:08:43    983s] #	met3          0        0
[06/26 03:08:43    983s] #	met4         10       10
[06/26 03:08:43    983s] #	Totals       17       17
[06/26 03:08:43    983s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1922.55 (MB), peak = 2351.29 (MB)
[06/26 03:08:43    983s] #start 2nd post routing optimization iteration ...
[06/26 03:09:03   1018s] #    number of DRC violations = 17
[06/26 03:09:03   1018s] #
[06/26 03:09:03   1018s] #    By Layer and Type :
[06/26 03:09:03   1018s] #	         MetSpc   Totals
[06/26 03:09:03   1018s] #	li1           0        0
[06/26 03:09:03   1018s] #	met1          0        0
[06/26 03:09:03   1018s] #	met2          7        7
[06/26 03:09:03   1018s] #	met3          0        0
[06/26 03:09:03   1018s] #	met4         10       10
[06/26 03:09:03   1018s] #	Totals       17       17
[06/26 03:09:03   1018s] #cpu time = 00:00:34, elapsed time = 00:00:20, memory = 1923.63 (MB), peak = 2351.29 (MB)
[06/26 03:09:03   1018s] #Complete Post Routing Optimization.
[06/26 03:09:03   1018s] #Cpu time = 00:00:44
[06/26 03:09:03   1018s] #Elapsed time = 00:00:23
[06/26 03:09:03   1018s] #Increased memory = -13.10 (MB)
[06/26 03:09:03   1018s] #Total memory = 1923.63 (MB)
[06/26 03:09:03   1018s] #Peak memory = 2351.29 (MB)
[06/26 03:09:03   1018s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:03   1018s] #Total wire length = 1179351 um.
[06/26 03:09:03   1018s] #Total half perimeter of net bounding box = 1076836 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER li1 = 464 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER met1 = 355848 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER met2 = 439327 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER met3 = 215878 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER met4 = 154344 um.
[06/26 03:09:03   1018s] #Total wire length on LAYER met5 = 13489 um.
[06/26 03:09:03   1018s] #Total number of vias = 87908
[06/26 03:09:03   1018s] #Up-Via Summary (total 87908):
[06/26 03:09:03   1018s] #           
[06/26 03:09:03   1018s] #-----------------------
[06/26 03:09:03   1018s] # li1             36076
[06/26 03:09:03   1018s] # met1            41857
[06/26 03:09:03   1018s] # met2             6583
[06/26 03:09:03   1018s] # met3             2934
[06/26 03:09:03   1018s] # met4              458
[06/26 03:09:03   1018s] #-----------------------
[06/26 03:09:03   1018s] #                 87908 
[06/26 03:09:03   1018s] #
[06/26 03:09:03   1018s] #Total number of DRC violations = 17
[06/26 03:09:03   1018s] #Total number of violations on LAYER li1 = 0
[06/26 03:09:03   1018s] #Total number of violations on LAYER met1 = 0
[06/26 03:09:03   1018s] #Total number of violations on LAYER met2 = 7
[06/26 03:09:03   1018s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:03   1018s] #Total number of violations on LAYER met4 = 10
[06/26 03:09:03   1018s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:03   1018s] #
[06/26 03:09:03   1018s] #start routing for process antenna violation fix ...
[06/26 03:09:03   1018s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] #    By Layer and Type :
[06/26 03:09:16   1031s] #	         MetSpc   MinWid   Totals
[06/26 03:09:16   1031s] #	li1           0        0        0
[06/26 03:09:16   1031s] #	met1          0        0        0
[06/26 03:09:16   1031s] #	met2          7        0        7
[06/26 03:09:16   1031s] #	met3          0        0        0
[06/26 03:09:16   1031s] #	met4         10        0       10
[06/26 03:09:16   1031s] #	met5          0        1        1
[06/26 03:09:16   1031s] #	Totals       17        1       18
[06/26 03:09:16   1031s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1983.35 (MB), peak = 2351.29 (MB)
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:16   1031s] #Total wire length = 1179812 um.
[06/26 03:09:16   1031s] #Total half perimeter of net bounding box = 1076836 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER li1 = 464 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER met1 = 355780 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER met2 = 438845 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER met3 = 215896 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER met4 = 154535 um.
[06/26 03:09:16   1031s] #Total wire length on LAYER met5 = 14293 um.
[06/26 03:09:16   1031s] #Total number of vias = 88948
[06/26 03:09:16   1031s] #Up-Via Summary (total 88948):
[06/26 03:09:16   1031s] #           
[06/26 03:09:16   1031s] #-----------------------
[06/26 03:09:16   1031s] # li1             36076
[06/26 03:09:16   1031s] # met1            41915
[06/26 03:09:16   1031s] # met2             6685
[06/26 03:09:16   1031s] # met3             3356
[06/26 03:09:16   1031s] # met4              916
[06/26 03:09:16   1031s] #-----------------------
[06/26 03:09:16   1031s] #                 88948 
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] #Total number of DRC violations = 18
[06/26 03:09:16   1031s] #Total number of net violated process antenna rule = 58
[06/26 03:09:16   1031s] #Total number of violations on LAYER li1 = 0
[06/26 03:09:16   1031s] #Total number of violations on LAYER met1 = 0
[06/26 03:09:16   1031s] #Total number of violations on LAYER met2 = 7
[06/26 03:09:16   1031s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:16   1031s] #Total number of violations on LAYER met4 = 10
[06/26 03:09:16   1031s] #Total number of violations on LAYER met5 = 1
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] # start diode insertion for process antenna violation fix ...
[06/26 03:09:16   1031s] # output diode eco list to '.nano_eco_diode.list'.
[06/26 03:09:16   1031s] #
[06/26 03:09:16   1031s] OPERPROF: Starting DPlace-Init at level 1, MEM:2426.8M
[06/26 03:09:16   1031s] #spOpts: N=130 cut2cut 
[06/26 03:09:16   1032s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2426.8M
[06/26 03:09:16   1032s] Core basic site is unithd
[06/26 03:09:16   1032s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2426.8M
[06/26 03:09:16   1032s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:09:16   1032s] SiteArray: use 10,345,972 bytes
[06/26 03:09:16   1032s] SiteArray: current memory after site array memory allocatiion 2426.8M
[06/26 03:09:16   1032s] SiteArray: FP blocked sites are writable
[06/26 03:09:16   1032s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.053, REAL:0.053, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2426.8M
[06/26 03:09:16   1032s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:09:16   1032s] Mark StBox On SiteArr starts
[06/26 03:09:16   1032s] Mark StBox On SiteArr ends
[06/26 03:09:16   1032s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.093, REAL:0.028, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.100, REAL:0.035, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.260, REAL:0.196, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2426.8M
[06/26 03:09:16   1032s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2426.8M
[06/26 03:09:17   1032s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.167, REAL:0.168, MEM:2426.8M
[06/26 03:09:17   1032s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.535, REAL:0.473, MEM:2426.8M
[06/26 03:09:17   1032s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.536, REAL:0.474, MEM:2426.8M
[06/26 03:09:17   1032s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2426.8M
[06/26 03:09:17   1032s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:17   1032s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2426.8MB).
[06/26 03:09:17   1032s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.837, REAL:0.778, MEM:2426.8M
[06/26 03:09:17   1033s] # ** Added 73 diode instances.
[06/26 03:09:17   1033s] # All Diodes placed at ideal locations.
[06/26 03:09:17   1033s] # Unable to add diodes for 1 locations, within given bounds.
[06/26 03:09:17   1033s] #
[06/26 03:09:17   1033s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2426.8M
[06/26 03:09:17   1033s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2426.8M
[06/26 03:09:17   1033s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2426.8M
[06/26 03:09:17   1033s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:17   1033s] OPERPROF: Starting DPlace-Init at level 1, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.032, REAL:0.032, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.048, REAL:0.049, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2426.8M
[06/26 03:09:18   1033s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.845, REAL:0.479, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.851, REAL:0.486, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.994, REAL:0.629, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2426.8M
[06/26 03:09:18   1034s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.152, REAL:0.153, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.254, REAL:0.892, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.255, REAL:0.892, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.488, REAL:1.128, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2426.8M
[06/26 03:09:19   1034s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.050, REAL:0.051, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.051, REAL:0.051, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.051, REAL:0.051, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2426.8M
[06/26 03:09:19   1035s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2426.8M
[06/26 03:09:19   1035s] # can't find diode within 100um of (353.48 300.35)
[06/26 03:09:19   1035s] # 73 diode(s) added
[06/26 03:09:19   1035s] # 1 diode(s) can't find location
[06/26 03:09:19   1035s] # 73 old filler cell(s) deleted
[06/26 03:09:19   1035s] # 0 new filler cell(s) added
[06/26 03:09:19   1035s] #
[06/26 03:09:31   1073s] #cpu time = 00:00:42, elapsed time = 00:00:15, memory = 2000.09 (MB), peak = 2351.29 (MB)
[06/26 03:09:31   1073s] #
[06/26 03:09:31   1073s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:31   1073s] #Total wire length = 1181255 um.
[06/26 03:09:31   1073s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER li1 = 462 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER met1 = 356680 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER met2 = 439664 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER met3 = 215724 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER met4 = 154458 um.
[06/26 03:09:31   1073s] #Total wire length on LAYER met5 = 14266 um.
[06/26 03:09:31   1073s] #Total number of vias = 89108
[06/26 03:09:31   1073s] #Up-Via Summary (total 89108):
[06/26 03:09:31   1073s] #           
[06/26 03:09:31   1073s] #-----------------------
[06/26 03:09:31   1073s] # li1             36151
[06/26 03:09:31   1073s] # met1            42004
[06/26 03:09:31   1073s] # met2             6692
[06/26 03:09:31   1073s] # met3             3353
[06/26 03:09:31   1073s] # met4              908
[06/26 03:09:31   1073s] #-----------------------
[06/26 03:09:31   1073s] #                 89108 
[06/26 03:09:31   1073s] #
[06/26 03:09:31   1073s] #Total number of DRC violations = 16
[06/26 03:09:31   1073s] #Total number of net violated process antenna rule = 2
[06/26 03:09:31   1073s] #Total number of violations on LAYER li1 = 0
[06/26 03:09:31   1073s] #Total number of violations on LAYER met1 = 1
[06/26 03:09:31   1073s] #Total number of violations on LAYER met2 = 6
[06/26 03:09:31   1073s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:31   1073s] #Total number of violations on LAYER met4 = 9
[06/26 03:09:31   1073s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:31   1073s] #
[06/26 03:09:31   1073s] #
[06/26 03:09:31   1073s] #start delete and reroute for process antenna violation fix ...
[06/26 03:09:48   1123s] #cpu time = 00:00:50, elapsed time = 00:00:17, memory = 1988.53 (MB), peak = 2363.87 (MB)
[06/26 03:09:48   1123s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:48   1123s] #Total wire length = 1181255 um.
[06/26 03:09:48   1123s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER li1 = 462 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met1 = 356680 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met2 = 439664 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met3 = 215724 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met4 = 154458 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met5 = 14266 um.
[06/26 03:09:48   1123s] #Total number of vias = 89108
[06/26 03:09:48   1123s] #Up-Via Summary (total 89108):
[06/26 03:09:48   1123s] #           
[06/26 03:09:48   1123s] #-----------------------
[06/26 03:09:48   1123s] # li1             36151
[06/26 03:09:48   1123s] # met1            42004
[06/26 03:09:48   1123s] # met2             6692
[06/26 03:09:48   1123s] # met3             3353
[06/26 03:09:48   1123s] # met4              908
[06/26 03:09:48   1123s] #-----------------------
[06/26 03:09:48   1123s] #                 89108 
[06/26 03:09:48   1123s] #
[06/26 03:09:48   1123s] #Total number of DRC violations = 16
[06/26 03:09:48   1123s] #Total number of net violated process antenna rule = 2
[06/26 03:09:48   1123s] #Total number of violations on LAYER li1 = 0
[06/26 03:09:48   1123s] #Total number of violations on LAYER met1 = 1
[06/26 03:09:48   1123s] #Total number of violations on LAYER met2 = 6
[06/26 03:09:48   1123s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:48   1123s] #Total number of violations on LAYER met4 = 9
[06/26 03:09:48   1123s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:48   1123s] #
[06/26 03:09:48   1123s] #
[06/26 03:09:48   1123s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:48   1123s] #Total wire length = 1181255 um.
[06/26 03:09:48   1123s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER li1 = 462 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met1 = 356680 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met2 = 439664 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met3 = 215724 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met4 = 154458 um.
[06/26 03:09:48   1123s] #Total wire length on LAYER met5 = 14266 um.
[06/26 03:09:48   1123s] #Total number of vias = 89108
[06/26 03:09:48   1123s] #Up-Via Summary (total 89108):
[06/26 03:09:48   1123s] #           
[06/26 03:09:48   1123s] #-----------------------
[06/26 03:09:48   1123s] # li1             36151
[06/26 03:09:48   1123s] # met1            42004
[06/26 03:09:48   1123s] # met2             6692
[06/26 03:09:48   1123s] # met3             3353
[06/26 03:09:48   1123s] # met4              908
[06/26 03:09:48   1123s] #-----------------------
[06/26 03:09:48   1123s] #                 89108 
[06/26 03:09:48   1123s] #
[06/26 03:09:48   1123s] #Total number of DRC violations = 16
[06/26 03:09:48   1123s] #Total number of process antenna violations = 3
[06/26 03:09:48   1123s] #Total number of violations on LAYER li1 = 0
[06/26 03:09:48   1123s] #Total number of violations on LAYER met1 = 1
[06/26 03:09:48   1123s] #Total number of violations on LAYER met2 = 6
[06/26 03:09:48   1123s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:48   1123s] #Total number of violations on LAYER met4 = 9
[06/26 03:09:48   1123s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:48   1123s] #
[06/26 03:09:48   1124s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:09:48   1124s] #
[06/26 03:09:48   1124s] #Start Post Route via swapping...
[06/26 03:09:48   1124s] #37.90% of area are rerouted by ECO routing.
[06/26 03:09:50   1133s] #   number of violations = 17
[06/26 03:09:50   1133s] #
[06/26 03:09:50   1133s] #    By Layer and Type :
[06/26 03:09:50   1133s] #	         MetSpc    Short   Totals
[06/26 03:09:50   1133s] #	li1           0        1        1
[06/26 03:09:50   1133s] #	met1          0        1        1
[06/26 03:09:50   1133s] #	met2          5        1        6
[06/26 03:09:50   1133s] #	met3          0        0        0
[06/26 03:09:50   1133s] #	met4          8        1        9
[06/26 03:09:50   1133s] #	Totals       13        4       17
[06/26 03:09:50   1133s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1992.16 (MB), peak = 2363.87 (MB)
[06/26 03:09:50   1133s] #CELL_VIEW riscv_top,init has 17 DRC violations
[06/26 03:09:50   1133s] #Total number of DRC violations = 17
[06/26 03:09:50   1133s] #Total number of process antenna violations = 3
[06/26 03:09:50   1133s] #Total number of violations on LAYER li1 = 1
[06/26 03:09:50   1133s] #Total number of violations on LAYER met1 = 1
[06/26 03:09:50   1133s] #Total number of violations on LAYER met2 = 6
[06/26 03:09:50   1133s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:50   1133s] #Total number of violations on LAYER met4 = 9
[06/26 03:09:50   1133s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:50   1133s] #No via is swapped.
[06/26 03:09:50   1133s] #Post Route via swapping is done.
[06/26 03:09:50   1133s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:09:50   1133s] #Total wire length = 1181255 um.
[06/26 03:09:50   1133s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER li1 = 462 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER met1 = 356680 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER met2 = 439664 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER met3 = 215724 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER met4 = 154458 um.
[06/26 03:09:50   1133s] #Total wire length on LAYER met5 = 14266 um.
[06/26 03:09:50   1133s] #Total number of vias = 89108
[06/26 03:09:50   1133s] #Up-Via Summary (total 89108):
[06/26 03:09:50   1133s] #           
[06/26 03:09:50   1133s] #-----------------------
[06/26 03:09:50   1133s] # li1             36151
[06/26 03:09:50   1133s] # met1            42004
[06/26 03:09:50   1133s] # met2             6692
[06/26 03:09:50   1133s] # met3             3353
[06/26 03:09:50   1133s] # met4              908
[06/26 03:09:50   1133s] #-----------------------
[06/26 03:09:50   1133s] #                 89108 
[06/26 03:09:50   1133s] #
[06/26 03:09:51   1133s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:09:51   1133s] #
[06/26 03:09:51   1133s] #Start Post Route wire spreading..
[06/26 03:09:51   1133s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:09:51   1133s] #
[06/26 03:09:51   1133s] #Start DRC checking..
[06/26 03:09:58   1161s] #   number of violations = 17
[06/26 03:09:58   1161s] #
[06/26 03:09:58   1161s] #    By Layer and Type :
[06/26 03:09:58   1161s] #	         MetSpc    Short   Totals
[06/26 03:09:58   1161s] #	li1           0        1        1
[06/26 03:09:58   1161s] #	met1          0        1        1
[06/26 03:09:58   1161s] #	met2          5        1        6
[06/26 03:09:58   1161s] #	met3          0        0        0
[06/26 03:09:58   1161s] #	met4          8        1        9
[06/26 03:09:58   1161s] #	Totals       13        4       17
[06/26 03:09:58   1161s] #cpu time = 00:00:28, elapsed time = 00:00:07, memory = 2199.48 (MB), peak = 2363.87 (MB)
[06/26 03:09:58   1161s] #CELL_VIEW riscv_top,init has 17 DRC violations
[06/26 03:09:58   1161s] #Total number of DRC violations = 17
[06/26 03:09:58   1161s] #Total number of process antenna violations = 3
[06/26 03:09:58   1161s] #Total number of violations on LAYER li1 = 1
[06/26 03:09:58   1161s] #Total number of violations on LAYER met1 = 1
[06/26 03:09:58   1161s] #Total number of violations on LAYER met2 = 6
[06/26 03:09:58   1161s] #Total number of violations on LAYER met3 = 0
[06/26 03:09:58   1161s] #Total number of violations on LAYER met4 = 9
[06/26 03:09:58   1161s] #Total number of violations on LAYER met5 = 0
[06/26 03:09:58   1162s] #
[06/26 03:09:58   1162s] #Start data preparation for wire spreading...
[06/26 03:09:58   1162s] #
[06/26 03:09:58   1162s] #Data preparation is done on Wed Jun 26 03:09:58 2024
[06/26 03:09:58   1162s] #
[06/26 03:09:58   1162s] #
[06/26 03:09:58   1162s] #Start Post Route Wire Spread.
[06/26 03:10:01   1166s] #Done with 11871 horizontal wires in 5 hboxes and 10287 vertical wires in 5 hboxes.
[06/26 03:10:01   1166s] #Complete Post Route Wire Spread.
[06/26 03:10:01   1166s] #
[06/26 03:10:01   1166s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:10:01   1166s] #Total wire length = 1196361 um.
[06/26 03:10:01   1166s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER li1 = 464 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER met1 = 361907 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER met2 = 446809 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER met3 = 217208 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER met4 = 155597 um.
[06/26 03:10:01   1166s] #Total wire length on LAYER met5 = 14376 um.
[06/26 03:10:01   1166s] #Total number of vias = 89108
[06/26 03:10:01   1166s] #Up-Via Summary (total 89108):
[06/26 03:10:01   1166s] #           
[06/26 03:10:01   1166s] #-----------------------
[06/26 03:10:01   1166s] # li1             36151
[06/26 03:10:01   1166s] # met1            42004
[06/26 03:10:01   1166s] # met2             6692
[06/26 03:10:01   1166s] # met3             3353
[06/26 03:10:01   1166s] # met4              908
[06/26 03:10:01   1166s] #-----------------------
[06/26 03:10:01   1166s] #                 89108 
[06/26 03:10:01   1166s] #
[06/26 03:10:01   1166s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:10:01   1166s] #
[06/26 03:10:01   1166s] #Start DRC checking..
[06/26 03:10:09   1197s] #   number of violations = 16
[06/26 03:10:09   1197s] #
[06/26 03:10:09   1197s] #    By Layer and Type :
[06/26 03:10:09   1197s] #	         MetSpc    Short   Totals
[06/26 03:10:09   1197s] #	li1           0        1        1
[06/26 03:10:09   1197s] #	met1          0        0        0
[06/26 03:10:09   1197s] #	met2          5        1        6
[06/26 03:10:09   1197s] #	met3          0        0        0
[06/26 03:10:09   1197s] #	met4          8        1        9
[06/26 03:10:09   1197s] #	Totals       13        3       16
[06/26 03:10:09   1197s] #cpu time = 00:00:31, elapsed time = 00:00:08, memory = 2227.28 (MB), peak = 2363.87 (MB)
[06/26 03:10:09   1197s] #CELL_VIEW riscv_top,init has 16 DRC violations
[06/26 03:10:09   1197s] #Total number of DRC violations = 16
[06/26 03:10:09   1197s] #Total number of process antenna violations = 3
[06/26 03:10:09   1197s] #Total number of violations on LAYER li1 = 1
[06/26 03:10:09   1197s] #Total number of violations on LAYER met1 = 0
[06/26 03:10:09   1197s] #Total number of violations on LAYER met2 = 6
[06/26 03:10:09   1197s] #Total number of violations on LAYER met3 = 0
[06/26 03:10:09   1197s] #Total number of violations on LAYER met4 = 9
[06/26 03:10:09   1197s] #Total number of violations on LAYER met5 = 0
[06/26 03:10:09   1198s] #   number of violations = 16
[06/26 03:10:09   1198s] #
[06/26 03:10:09   1198s] #    By Layer and Type :
[06/26 03:10:09   1198s] #	         MetSpc    Short   Totals
[06/26 03:10:09   1198s] #	li1           0        1        1
[06/26 03:10:09   1198s] #	met1          0        0        0
[06/26 03:10:09   1198s] #	met2          5        1        6
[06/26 03:10:09   1198s] #	met3          0        0        0
[06/26 03:10:09   1198s] #	met4          8        1        9
[06/26 03:10:09   1198s] #	Totals       13        3       16
[06/26 03:10:09   1198s] #cpu time = 00:00:36, elapsed time = 00:00:11, memory = 1982.79 (MB), peak = 2363.87 (MB)
[06/26 03:10:09   1198s] #CELL_VIEW riscv_top,init has 16 DRC violations
[06/26 03:10:09   1198s] #Total number of DRC violations = 16
[06/26 03:10:09   1198s] #Total number of process antenna violations = 4
[06/26 03:10:09   1198s] #Total number of violations on LAYER li1 = 1
[06/26 03:10:09   1198s] #Total number of violations on LAYER met1 = 0
[06/26 03:10:09   1198s] #Total number of violations on LAYER met2 = 6
[06/26 03:10:09   1198s] #Total number of violations on LAYER met3 = 0
[06/26 03:10:09   1198s] #Total number of violations on LAYER met4 = 9
[06/26 03:10:09   1198s] #Total number of violations on LAYER met5 = 0
[06/26 03:10:09   1198s] #Post Route wire spread is done.
[06/26 03:10:09   1198s] #Total number of nets with non-default rule or having extra spacing = 301
[06/26 03:10:09   1198s] #Total wire length = 1196361 um.
[06/26 03:10:09   1198s] #Total half perimeter of net bounding box = 1077807 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER li1 = 464 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER met1 = 361907 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER met2 = 446809 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER met3 = 217208 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER met4 = 155597 um.
[06/26 03:10:09   1198s] #Total wire length on LAYER met5 = 14376 um.
[06/26 03:10:09   1198s] #Total number of vias = 89108
[06/26 03:10:09   1198s] #Up-Via Summary (total 89108):
[06/26 03:10:09   1198s] #           
[06/26 03:10:09   1198s] #-----------------------
[06/26 03:10:09   1198s] # li1             36151
[06/26 03:10:09   1198s] # met1            42004
[06/26 03:10:09   1198s] # met2             6692
[06/26 03:10:09   1198s] # met3             3353
[06/26 03:10:09   1198s] # met4              908
[06/26 03:10:09   1198s] #-----------------------
[06/26 03:10:09   1198s] #                 89108 
[06/26 03:10:09   1198s] #
[06/26 03:10:09   1198s] #route_detail Statistics:
[06/26 03:10:09   1198s] #Cpu time = 00:08:10
[06/26 03:10:09   1198s] #Elapsed time = 00:02:39
[06/26 03:10:09   1198s] #Increased memory = -54.36 (MB)
[06/26 03:10:09   1198s] #Total memory = 1980.69 (MB)
[06/26 03:10:09   1198s] #Peak memory = 2363.87 (MB)
[06/26 03:10:10   1199s] #
[06/26 03:10:10   1199s] #route_global_detail statistics:
[06/26 03:10:10   1199s] #Cpu time = 00:08:50
[06/26 03:10:10   1199s] #Elapsed time = 00:03:15
[06/26 03:10:10   1199s] #Increased memory = 111.86 (MB)
[06/26 03:10:10   1199s] #Total memory = 1805.97 (MB)
[06/26 03:10:10   1199s] #Peak memory = 2363.87 (MB)
[06/26 03:10:10   1199s] #Number of warnings = 3
[06/26 03:10:10   1199s] #Total number of warnings = 84
[06/26 03:10:10   1199s] #Number of fails = 0
[06/26 03:10:10   1199s] #Total number of fails = 0
[06/26 03:10:10   1199s] #Complete route_global_detail on Wed Jun 26 03:10:10 2024
[06/26 03:10:10   1199s] #
[06/26 03:10:10   1199s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:10:10   1199s] UM:                                                                   final
[06/26 03:10:18   1207s] [hotspot] +------------+---------------+---------------+
[06/26 03:10:18   1207s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:10:18   1207s] [hotspot] +------------+---------------+---------------+
[06/26 03:10:18   1207s] [hotspot] max/total 0.17/0.17, big hotspot (>10) total 0.00
[06/26 03:10:18   1207s] [hotspot] | normalized |          0.17 |          0.17 |
[06/26 03:10:18   1207s] [hotspot] +------------+---------------+---------------+
[06/26 03:10:18   1207s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[06/26 03:10:18   1207s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:10:18   1207s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:10:18   1207s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:10:18   1207s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:10:18   1207s] [hotspot] |  1  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:10:18   1207s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:10:18   1207s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.011, REAL:0.011, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.028, REAL:0.028, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.049, REAL:0.050, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.085, REAL:0.025, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.091, REAL:0.031, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.005, REAL:0.005, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.235, REAL:0.175, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.271, REAL:0.212, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.271, REAL:0.212, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:18   1207s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2402.1M
[06/26 03:10:18   1208s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.029, REAL:0.029, MEM:2402.1M
[06/26 03:10:18   1208s] 
[06/26 03:10:18   1208s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.035, REAL:0.035, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.006, REAL:0.006, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2402.1M
[06/26 03:10:19   1208s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.040, REAL:0.040, MEM:2402.1M
[06/26 03:10:19   1208s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:10:19   1208s] UM:        585.25            238                                      route_design
[06/26 03:10:19   1208s] #route_design: cpu time = 00:09:27, elapsed time = 00:03:37, memory = 1791.38 (MB), peak = 2363.87 (MB)
[06/26 03:10:19   1208s] ### 
[06/26 03:10:19   1208s] ###   Scalability Statistics
[06/26 03:10:19   1208s] ### 
[06/26 03:10:19   1208s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:10:19   1208s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[06/26 03:10:19   1208s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:10:19   1208s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/26 03:10:19   1208s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/26 03:10:19   1208s] ###   Timing Data Generation        |        00:00:08|        00:00:05|             1.6|
[06/26 03:10:19   1208s] ###   DB Import                     |        00:00:03|        00:00:03|             1.1|
[06/26 03:10:19   1208s] ###   DB Export                     |        00:00:01|        00:00:01|             1.2|
[06/26 03:10:19   1208s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[06/26 03:10:19   1208s] ###   Data Preparation              |        00:00:05|        00:00:04|             1.4|
[06/26 03:10:19   1208s] ###   Global Routing                |        00:00:34|        00:00:26|             1.3|
[06/26 03:10:19   1208s] ###   Track Assignment              |        00:00:09|        00:00:08|             1.0|
[06/26 03:10:19   1208s] ###   Detail Routing                |        00:04:42|        00:01:14|             3.8|
[06/26 03:10:19   1208s] ###   Post Route Via Swapping       |        00:00:09|        00:00:02|             3.8|
[06/26 03:10:19   1208s] ###   Antenna Fixing                |        00:01:37|        00:00:41|             2.4|
[06/26 03:10:19   1208s] ###   Entire Command                |        00:09:27|        00:03:37|             2.6|
[06/26 03:10:19   1208s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:10:19   1208s] ### 
[06/26 03:10:19   1208s] #% End route_design (date=06/26 03:10:19, total cpu=0:09:27, real=0:03:37, peak res=2363.9M, current mem=1791.4M)
[06/26 03:10:19   1208s] @file(par.tcl) 210: puts "write_db pre_opt_design" 
[06/26 03:10:19   1208s] write_db pre_opt_design
[06/26 03:10:19   1208s] @file(par.tcl) 211: write_db pre_opt_design
[06/26 03:10:19   1208s] #% Begin write_db save design ... (date=06/26 03:10:19, mem=1791.4M)
[06/26 03:10:19   1208s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:10:19   1208s] % Begin Save ccopt configuration ... (date=06/26 03:10:19, mem=1791.4M)
[06/26 03:10:19   1208s] % End Save ccopt configuration ... (date=06/26 03:10:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1792.0M, current mem=1792.0M)
[06/26 03:10:19   1208s] % Begin Save netlist data ... (date=06/26 03:10:19, mem=1792.0M)
[06/26 03:10:19   1208s] Writing Binary DB to pre_opt_design/riscv_top.v.bin in multi-threaded mode...
[06/26 03:10:19   1208s] % End Save netlist data ... (date=06/26 03:10:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1793.6M)
[06/26 03:10:19   1208s] Saving symbol-table file in separate thread ...
[06/26 03:10:19   1208s] Saving congestion map file in separate thread ...
[06/26 03:10:19   1208s] Saving congestion map file pre_opt_design/riscv_top.route.congmap.gz ...
[06/26 03:10:19   1208s] % Begin Save AAE data ... (date=06/26 03:10:19, mem=1795.5M)
[06/26 03:10:19   1208s] Saving AAE Data ...
[06/26 03:10:19   1208s] % End Save AAE data ... (date=06/26 03:10:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.5M, current mem=1795.5M)
[06/26 03:10:19   1208s] % Begin Save clock tree data ... (date=06/26 03:10:19, mem=1795.5M)
[06/26 03:10:19   1208s] 2024/06/26 03:10:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:19   1208s] 2024/06/26 03:10:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:19   1208s] % End Save clock tree data ... (date=06/26 03:10:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.5M, current mem=1795.5M)
[06/26 03:10:19   1208s] 2024/06/26 03:10:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:19   1208s] 2024/06/26 03:10:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:19   1209s] Saving preference file pre_opt_design/gui.pref.tcl ...
[06/26 03:10:20   1209s] Saving mode setting ...
[06/26 03:10:20   1209s] Saving root attributes to be loaded post write_db ...
[06/26 03:10:20   1209s] Saving global file ...
[06/26 03:10:20   1209s] Saving root attributes to be loaded previous write_db ...
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:20   1209s] Saving Drc markers ...
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:20   1209s] ... 20 markers are saved ...
[06/26 03:10:20   1209s] ... 16 geometry drc markers are saved ...
[06/26 03:10:20   1209s] ... 4 antenna drc markers are saved ...
[06/26 03:10:20   1209s] % Begin Save routing data ... (date=06/26 03:10:20, mem=1805.6M)
[06/26 03:10:20   1209s] Saving route file ...
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:20   1209s] 2024/06/26 03:10:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:21   1209s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2414.1M) ***
[06/26 03:10:21   1209s] % End Save routing data ... (date=06/26 03:10:21, total cpu=0:00:00.2, real=0:00:01.0, peak res=1806.6M, current mem=1806.6M)
[06/26 03:10:21   1209s] Saving floorplan file in separate thread ...
[06/26 03:10:21   1209s] Saving PG Conn file in separate thread ...
[06/26 03:10:21   1209s] Saving placement file in separate thread ...
[06/26 03:10:21   1209s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:10:21   1210s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2430.1M) ***
[06/26 03:10:21   1210s] 2024/06/26 03:10:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:21   1210s] 2024/06/26 03:10:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:21   1210s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:10:21   1210s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:10:21   1210s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:10:21   1210s] Saving property file pre_opt_design/riscv_top.prop
[06/26 03:10:21   1210s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2430.1M) ***
[06/26 03:10:21   1210s] #Saving pin access data to file pre_opt_design/riscv_top.apa ...
[06/26 03:10:22   1210s] #
[06/26 03:10:22   1210s] % Begin Save power constraints data ... (date=06/26 03:10:22, mem=1812.2M)
[06/26 03:10:22   1210s] % End Save power constraints data ... (date=06/26 03:10:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.2M, current mem=1812.2M)
[06/26 03:10:22   1210s] Saving CPF database ...
[06/26 03:10:22   1210s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:10:24   1211s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:10:24   1211s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:10:24   1211s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:10:24   1211s] Generated self-contained design pre_opt_design
[06/26 03:10:24   1211s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:10:24   1211s] #% End write_db save design ... (date=06/26 03:10:24, total cpu=0:00:03.3, real=0:00:05.0, peak res=1812.2M, current mem=1800.7M)
[06/26 03:10:24   1211s] 
[06/26 03:10:24   1211s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:10:24   1211s] Severity  ID               Count  Summary                                  
[06/26 03:10:24   1211s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:10:24   1211s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:10:24   1211s] 
[06/26 03:10:24   1211s] @file(par.tcl) 212: puts "ln -sfn pre_opt_design latest" 
[06/26 03:10:24   1211s] ln -sfn pre_opt_design latest
[06/26 03:10:24   1211s] @file(par.tcl) 213: ln -sfn pre_opt_design latest
[06/26 03:10:24   1211s] @file(par.tcl) 214: puts "opt_design -post_route -setup -hold -expanded_views" 
[06/26 03:10:24   1211s] opt_design -post_route -setup -hold -expanded_views
[06/26 03:10:24   1211s] @file(par.tcl) 215: opt_design -post_route -setup -hold -expanded_views
[06/26 03:10:24   1211s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[06/26 03:10:24   1211s] Enable merging buffers from different footprints for postRoute code for MSV designs
[06/26 03:10:24   1211s] #spOpts: N=130 cut2cut 
[06/26 03:10:24   1212s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2412.1M
[06/26 03:10:24   1212s] Core basic site is unithd
[06/26 03:10:24   1212s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2412.1M
[06/26 03:10:24   1212s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:10:24   1212s] SiteArray: use 10,345,972 bytes
[06/26 03:10:24   1212s] SiteArray: current memory after site array memory allocatiion 2412.1M
[06/26 03:10:24   1212s] SiteArray: FP blocked sites are writable
[06/26 03:10:24   1212s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.031, REAL:0.032, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.053, REAL:0.054, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2412.1M
[06/26 03:10:24   1212s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:10:24   1212s] Mark StBox On SiteArr starts
[06/26 03:10:24   1212s] Mark StBox On SiteArr ends
[06/26 03:10:24   1212s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.089, REAL:0.028, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.096, REAL:0.034, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.006, REAL:0.006, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.256, REAL:0.196, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2412.1M
[06/26 03:10:24   1212s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.166, REAL:0.168, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.539, REAL:0.481, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.539, REAL:0.482, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.036, REAL:0.036, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.043, REAL:0.043, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2412.1M
[06/26 03:10:25   1212s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:25   1213s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:10:25   1213s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2412.1M
[06/26 03:10:25   1213s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2412.1M
[06/26 03:10:25   1213s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:25   1213s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.153, REAL:0.155, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.360, REAL:0.364, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.361, REAL:0.364, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2412.1M
[06/26 03:10:26   1213s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:26   1214s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[06/26 03:10:26   1214s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[06/26 03:10:26   1214s] Switching SI Aware to true by default in postroute mode   
[06/26 03:10:26   1214s] Info: 4 threads available for lower-level modules during optimization.
[06/26 03:10:26   1214s] GigaOpt running with 4 threads.
[06/26 03:10:26   1214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2412.1M
[06/26 03:10:26   1214s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:10:26   1214s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.152, REAL:0.154, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Starting CMU at level 4, MEM:2412.1M
[06/26 03:10:26   1214s] OPERPROF:       Finished CMU at level 4, CPU:0.030, REAL:0.026, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.380, REAL:0.380, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.381, REAL:0.380, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.042, REAL:0.042, MEM:2412.1M
[06/26 03:10:27   1214s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2412.1MB).
[06/26 03:10:27   1214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.708, REAL:0.710, MEM:2412.1M
[06/26 03:10:27   1214s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[06/26 03:10:27   1214s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[06/26 03:10:27   1214s] .
[06/26 03:10:27   1214s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2412.1M
[06/26 03:10:27   1214s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2412.1M
[06/26 03:10:27   1214s] 
[06/26 03:10:27   1214s] Creating Lib Analyzer ...
[06/26 03:10:27   1214s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:10:27   1214s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:10:27   1214s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:10:27   1214s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:10:27   1214s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:10:27   1214s] 
[06/26 03:10:31   1218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:19 mem=2414.1M
[06/26 03:10:31   1218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:19 mem=2414.1M
[06/26 03:10:31   1218s] Creating Lib Analyzer, finished. 
[06/26 03:10:31   1218s] Effort level <high> specified for reg2reg path_group
[06/26 03:10:31   1219s] Effort level <high> specified for reg2cgate path_group
[06/26 03:10:33   1220s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1834.6M, totSessionCpu=0:20:21 **
[06/26 03:10:33   1220s] Existing Dirty Nets : 0
[06/26 03:10:33   1220s] New Signature Flow (optDesignCheckOptions) ....
[06/26 03:10:33   1220s] #Created 506 library cell signatures
[06/26 03:10:33   1220s] #Created 11601 NETS and 0 SPECIALNETS signatures
[06/26 03:10:33   1221s] #Created 287530 instance signatures
[06/26 03:10:33   1221s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.62 (MB), peak = 2363.87 (MB)
[06/26 03:10:33   1221s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1838.62 (MB), peak = 2363.87 (MB)
[06/26 03:10:33   1221s] OPERPROF: Starting checkPlace at level 1, MEM:2414.1M
[06/26 03:10:33   1221s] #spOpts: N=130 cut2cut 
[06/26 03:10:34   1222s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.142, REAL:0.143, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.268, REAL:0.270, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.268, REAL:0.271, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.031, REAL:0.031, MEM:2414.1M
[06/26 03:10:34   1222s] 
[06/26 03:10:34   1222s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.037, REAL:0.037, MEM:2414.1M
[06/26 03:10:34   1222s] Begin checking placement ... (start mem=2414.1M, init mem=2414.1M)
[06/26 03:10:34   1222s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.019, REAL:0.019, MEM:2414.1M
[06/26 03:10:34   1222s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.579, REAL:1.596, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.180, REAL:0.181, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.236, REAL:0.238, MEM:2414.1M
[06/26 03:10:36   1224s] *info: Placed = 287530         (Fixed = 60003)
[06/26 03:10:36   1224s] *info: Unplaced = 0           
[06/26 03:10:36   1224s] Placement Density:100.00%(2141833/2141833)
[06/26 03:10:36   1224s] Placement Density (including fixed std cells):100.00%(2216521/2216521)
[06/26 03:10:36   1224s] PowerDomain Density <AO>:99.86%(2138765/2141833)
[06/26 03:10:36   1224s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.006, REAL:0.006, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.106, REAL:0.106, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2414.1M
[06/26 03:10:36   1224s] Finished check_place (total: cpu=0:00:02.7, real=0:00:03.0; vio checks: cpu=0:00:02.1, real=0:00:02.0; mem=2414.1M)
[06/26 03:10:36   1224s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:36   1224s] OPERPROF: Finished checkPlace at level 1, CPU:2.676, REAL:2.701, MEM:2414.1M
[06/26 03:10:36   1224s]  Initial DC engine is -> aae
[06/26 03:10:36   1224s]  
[06/26 03:10:36   1224s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/26 03:10:36   1224s]  
[06/26 03:10:36   1224s]  
[06/26 03:10:36   1224s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/26 03:10:36   1224s]  
[06/26 03:10:36   1224s] Reset EOS DB
[06/26 03:10:36   1224s] Ignoring AAE DB Resetting ...
[06/26 03:10:36   1224s]  Set Options for AAE Based Opt flow 
[06/26 03:10:36   1224s] *** opt_design -post_route ***
[06/26 03:10:36   1224s] DRC Margin: user margin 0.0; extra margin 0
[06/26 03:10:36   1224s] Setup Target Slack: user slack 0.1
[06/26 03:10:36   1224s] Hold Target Slack: user slack 0.1
[06/26 03:10:36   1224s] **INFO: setOptMode -postRouteAreaReclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[06/26 03:10:36   1224s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[06/26 03:10:36   1224s] Opt: RC extraction mode changed to 'detail'
[06/26 03:10:37   1225s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.027, REAL:0.027, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.042, REAL:0.042, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.088, REAL:0.026, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.093, REAL:0.031, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.006, REAL:0.006, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.219, REAL:0.158, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.134, REAL:0.135, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.452, REAL:0.392, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.452, REAL:0.393, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.031, REAL:0.031, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.037, REAL:0.037, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2414.1M
[06/26 03:10:37   1225s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2414.1M
[06/26 03:10:37   1225s] Deleting Cell Server ...
[06/26 03:10:37   1225s] Deleting Lib Analyzer.
[06/26 03:10:37   1225s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:10:37   1225s] Summary for sequential cells identification: 
[06/26 03:10:37   1225s]   Identified SBFF number: 45
[06/26 03:10:37   1225s]   Identified MBFF number: 0
[06/26 03:10:37   1225s]   Identified SB Latch number: 0
[06/26 03:10:37   1225s]   Identified MB Latch number: 0
[06/26 03:10:37   1225s]   Not identified SBFF number: 0
[06/26 03:10:37   1225s]   Not identified MBFF number: 0
[06/26 03:10:37   1225s]   Not identified SB Latch number: 0
[06/26 03:10:37   1225s]   Not identified MB Latch number: 0
[06/26 03:10:37   1225s]   Number of sequential cells which are not FFs: 23
[06/26 03:10:37   1225s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:10:37   1225s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:10:37   1225s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:10:37   1225s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:10:37   1225s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:10:37   1225s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:10:37   1225s]  Setting StdDelay to 66.90
[06/26 03:10:37   1225s] Creating Cell Server, finished. 
[06/26 03:10:37   1225s] 
[06/26 03:10:37   1225s] Deleting Cell Server ...
[06/26 03:10:37   1225s] ** INFO : this run is activating 'postRoute' automaton
[06/26 03:10:37   1225s] Set spgFreeCellsHonorFence to 1
[06/26 03:10:37   1225s] Extraction called for design 'riscv_top' of instances=287530 and nets=11601 using extraction engine 'post_route' at effort level 'low' .
[06/26 03:10:37   1225s] post_route (extract_rc_effort_level low) RC Extraction called for design riscv_top.
[06/26 03:10:37   1225s] RC Extraction called in multi-corner(2) mode.
[06/26 03:10:37   1225s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:10:37   1225s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:10:37   1225s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/26 03:10:37   1225s] * Layer Id             : 1 - M1
[06/26 03:10:37   1225s]       Thickness        : 0.1
[06/26 03:10:37   1225s]       Min Width        : 0.17
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] * Layer Id             : 2 - M2
[06/26 03:10:37   1225s]       Thickness        : 0.35
[06/26 03:10:37   1225s]       Min Width        : 0.14
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] * Layer Id             : 3 - M3
[06/26 03:10:37   1225s]       Thickness        : 0.35
[06/26 03:10:37   1225s]       Min Width        : 0.14
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] * Layer Id             : 4 - M4
[06/26 03:10:37   1225s]       Thickness        : 0.8
[06/26 03:10:37   1225s]       Min Width        : 0.3
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] * Layer Id             : 5 - M5
[06/26 03:10:37   1225s]       Thickness        : 0.8
[06/26 03:10:37   1225s]       Min Width        : 0.3
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] * Layer Id             : 6 - M6
[06/26 03:10:37   1225s]       Thickness        : 1.2
[06/26 03:10:37   1225s]       Min Width        : 1.6
[06/26 03:10:37   1225s]       Layer Dielectric : 4.1
[06/26 03:10:37   1225s] extractDetailRC Option : -outfile /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d  -basic
[06/26 03:10:37   1225s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[06/26 03:10:37   1225s]       RC Corner Indexes            0       1   
[06/26 03:10:37   1225s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:10:37   1225s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/26 03:10:37   1225s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:10:37   1225s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:10:37   1225s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:10:37   1225s] Shrink Factor                : 1.00000
[06/26 03:10:37   1225s] Initializing multi-corner resistance tables ...
[06/26 03:10:38   1226s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2414.1M)
[06/26 03:10:38   1226s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for storing RC.
[06/26 03:10:38   1226s] 2024/06/26 03:10:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:38   1226s] 2024/06/26 03:10:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:38   1226s] Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 2466.1M)
[06/26 03:10:38   1226s] Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 2466.1M)
[06/26 03:10:38   1226s] Extracted 30.0006% (CPU Time= 0:00:00.6  MEM= 2466.1M)
[06/26 03:10:38   1226s] Extracted 40.001% (CPU Time= 0:00:00.7  MEM= 2466.1M)
[06/26 03:10:38   1226s] Extracted 50.0008% (CPU Time= 0:00:01.0  MEM= 2466.1M)
[06/26 03:10:39   1227s] Extracted 60.0006% (CPU Time= 0:00:01.3  MEM= 2470.1M)
[06/26 03:10:39   1227s] Extracted 70.001% (CPU Time= 0:00:01.4  MEM= 2470.1M)
[06/26 03:10:39   1227s] Extracted 80.0009% (CPU Time= 0:00:01.5  MEM= 2470.1M)
[06/26 03:10:39   1227s] Extracted 90.0007% (CPU Time= 0:00:01.8  MEM= 2470.1M)
[06/26 03:10:40   1228s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 2470.1M)
[06/26 03:10:40   1228s] Number of Extracted Resistors     : 287456
[06/26 03:10:40   1228s] Number of Extracted Ground Cap.   : 288497
[06/26 03:10:40   1228s] Number of Extracted Coupling Cap. : 559372
[06/26 03:10:40   1228s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:10:40   1228s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[06/26 03:10:40   1228s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2438.1M)
[06/26 03:10:40   1228s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb_Filter.rcdb.d' for storing RC.
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:40   1228s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 10726 times net's RC data read were performed.
[06/26 03:10:40   1228s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2442.117M)
[06/26 03:10:40   1228s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:10:40   1228s] processing rcdb (/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d) for hinst (top) of cell (riscv_top);
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:10:40   1228s] 2024/06/26 03:10:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:10:40   1228s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2442.117M)
[06/26 03:10:40   1228s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:03.0  MEM: 2442.117M)
[06/26 03:10:40   1228s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:10:40   1228s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2442.1M)
[06/26 03:10:40   1228s] Initializing multi-corner resistance tables ...
[06/26 03:10:41   1228s] Deleted 454 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix -).
[06/26 03:10:41   1228s] Deleted 1412 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix -).
[06/26 03:10:41   1228s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_4 / prefix -).
[06/26 03:10:41   1228s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_8 / prefix -).
[06/26 03:10:41   1228s] Total physical insts deleted = 1866.
[06/26 03:10:41   1229s] End AAE Lib Interpolated Model. (MEM=2442.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:10:41   1229s] Non-Blocking console log file: /dev/null
[06/26 03:10:41   1229s] **INFO: Starting Non-Blocking QThread
[06/26 03:10:41   1229s] **INFO: Distributing 4 CPU to Master 3 CPU and QThread 1 CPU
[06/26 03:10:41   1229s] Multi-CPU acceleration using 2 CPU(s).
[06/26 03:10:41   1229s] Info: 3 threads available for lower-level modules during optimization.
[06/26 03:10:41   1229s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:10:41   1229s] Begin IPO call back ...
[06/26 03:10:41   1229s] End IPO call back ...
[06/26 03:10:41   1229s] #################################################################################
[06/26 03:10:41   1229s] # Design Stage: PostRoute
[06/26 03:10:41   1229s] # Design Name: riscv_top
[06/26 03:10:41   1229s] # Design Mode: 130nm
[06/26 03:10:41   1229s] # Analysis Mode: MMMC OCV 
[06/26 03:10:41   1229s] # Parasitics Mode: SPEF/RCDB
[06/26 03:10:41   1229s] # Signoff Settings: SI On 
[06/26 03:10:41   1229s] #################################################################################
[06/26 03:10:42   1230s] Topological Sorting (REAL = 0:00:01.0, MEM = 2432.1M, InitMEM = 2432.1M)
[06/26 03:10:42   1230s] Setting infinite Tws ...
[06/26 03:10:42   1230s] First Iteration Infinite Tw... 
[06/26 03:10:42   1230s] Calculate early delays in OCV mode...
[06/26 03:10:42   1230s] Calculate late delays in OCV mode...
[06/26 03:10:42   1230s] Start delay calculation (fullDC) (3 T). (MEM=2432.12)
[06/26 03:10:42   1230s] End AAE Lib Interpolated Model. (MEM=2448.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:10:44   1237s] Total number of fetched objects 10808
[06/26 03:10:44   1237s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:10:44   1237s] AAE_INFO-618: Total number of nets in the design is 11601,  95.3 percent of the nets selected for SI analysis
[06/26 03:10:44   1237s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:10:44   1237s] End delay calculation. (MEM=2591.49 CPU=0:00:06.8 REAL=0:00:02.0)
[06/26 03:10:44   1237s] End delay calculation (fullDC). (MEM=2591.49 CPU=0:00:07.2 REAL=0:00:02.0)
[06/26 03:10:44   1237s] *** CDM Built up (cpu=0:00:07.6  real=0:00:03.0  mem= 2591.5M) ***
[06/26 03:10:45   1238s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2559.5M)
[06/26 03:10:45   1238s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:10:45   1238s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2591.5M)
[06/26 03:10:45   1238s] 
[06/26 03:10:45   1238s] Executing IPO callback for view pruning ..
[06/26 03:10:45   1238s] Starting SI iteration 2
[06/26 03:10:45   1238s] Calculate early delays in OCV mode...
[06/26 03:10:45   1238s] Calculate late delays in OCV mode...
[06/26 03:10:45   1238s] Start delay calculation (fullDC) (3 T). (MEM=2425.95)
[06/26 03:10:45   1239s] End AAE Lib Interpolated Model. (MEM=2425.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:10:46   1241s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 43. 
[06/26 03:10:46   1241s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 10808. 
[06/26 03:10:46   1241s] Total number of fetched objects 10808
[06/26 03:10:46   1241s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:10:46   1241s] AAE_INFO-618: Total number of nets in the design is 11601,  16.2 percent of the nets selected for SI analysis
[06/26 03:10:46   1241s] End delay calculation. (MEM=2508.42 CPU=0:00:02.5 REAL=0:00:01.0)
[06/26 03:10:46   1241s] End delay calculation (fullDC). (MEM=2508.42 CPU=0:00:02.6 REAL=0:00:01.0)
[06/26 03:10:46   1241s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 2508.4M) ***
[06/26 03:10:47   1242s] *** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:06.0 totSessionCpu=0:20:43 mem=2508.4M)
[06/26 03:10:47   1242s] End AAE Lib Interpolated Model. (MEM=2508.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:10:47   1242s]  
[06/26 03:10:47   1242s]    ____________________________________________________________________
[06/26 03:10:47   1242s] __/ message from Non-Blocking QThread
[06/26 03:10:47   1242s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[06/26 03:10:47   1242s] #################################################################################
[06/26 03:10:47   1242s] # Design Stage: PostRoute
[06/26 03:10:47   1242s] # Design Name: riscv_top
[06/26 03:10:47   1242s] # Design Mode: 130nm
[06/26 03:10:47   1242s] # Analysis Mode: MMMC OCV 
[06/26 03:10:47   1242s] # Parasitics Mode: SPEF/RCDB
[06/26 03:10:47   1242s] # Signoff Settings: SI Off 
[06/26 03:10:47   1242s] #################################################################################
[06/26 03:10:47   1242s] Calculate late delays in OCV mode...
[06/26 03:10:47   1242s] Calculate early delays in OCV mode...
[06/26 03:10:47   1242s] Start delay calculation (fullDC) (1 T). (MEM=0)
[06/26 03:10:47   1242s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:10:47   1242s] Total number of fetched objects 10808
[06/26 03:10:47   1242s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:10:47   1242s] End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
[06/26 03:10:47   1242s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[06/26 03:10:47   1242s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:00:29.1 mem=0.0M)
[06/26 03:10:47   1242s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:29.1 mem=0.0M ***
[06/26 03:10:47   1242s] **INFO: total 0 insts, 0 nets marked don't touch
[06/26 03:10:47   1247s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[06/26 03:10:47   1247s] _______________________________________________________________________
[06/26 03:10:47   1247s] ** Profile ** Start :  cpu=0:00:00.0, mem=2516.4M
[06/26 03:10:47   1247s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2516.4M
[06/26 03:10:47   1247s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2516.4M
[06/26 03:10:47   1247s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2516.4M
[06/26 03:10:47   1247s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.142, REAL:0.144, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.319, REAL:0.322, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.320, REAL:0.323, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.032, REAL:0.032, MEM:2516.4M
[06/26 03:10:47   1248s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.037, REAL:0.037, MEM:2516.4M
[06/26 03:10:48   1248s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2516.4M
[06/26 03:10:48   1248s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2516.4M
[06/26 03:10:48   1248s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2516.4M
[06/26 03:10:48   1248s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2516.4M
[06/26 03:10:48   1248s] ** Profile ** Other data :  cpu=0:00:00.7, mem=2516.4M
[06/26 03:10:48   1248s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2524.4M
[06/26 03:10:48   1248s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2524.4M
[06/26 03:10:48   1248s] 
[06/26 03:10:48   1248s] ------------------------------------------------------------
[06/26 03:10:48   1248s]      Initial SI Timing Summary                             
[06/26 03:10:48   1248s] ------------------------------------------------------------
[06/26 03:10:48   1248s] 
[06/26 03:10:48   1248s] Setup views included:
[06/26 03:10:48   1248s]  ss_100C_1v60.setup_view 
[06/26 03:10:48   1248s] 
[06/26 03:10:48   1248s] +--------------------+---------+---------+---------+---------+
[06/26 03:10:48   1248s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:10:48   1248s] +--------------------+---------+---------+---------+---------+
[06/26 03:10:48   1248s] |           WNS (ns):| -0.404  | -0.404  | -0.385  |  2.161  |
[06/26 03:10:48   1248s] |           TNS (ns):| -8.231  | -7.800  | -0.431  |  0.000  |
[06/26 03:10:48   1248s] |    Violating Paths:|   49    |   47    |    2    |    0    |
[06/26 03:10:48   1248s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:10:48   1248s] +--------------------+---------+---------+---------+---------+
[06/26 03:10:48   1248s] 
[06/26 03:10:48   1248s] +----------------+-------------------------------+------------------+
[06/26 03:10:48   1248s] |                |              Real             |       Total      |
[06/26 03:10:48   1248s] |    DRVs        +------------------+------------+------------------|
[06/26 03:10:48   1248s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:10:48   1248s] +----------------+------------------+------------+------------------+
[06/26 03:10:48   1248s] |   max_cap      |      1 (1)       |   -0.056   |      1 (1)       |
[06/26 03:10:48   1248s] |   max_tran     |    385 (386)     |   -0.536   |    748 (749)     |
[06/26 03:10:48   1248s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:10:48   1248s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:10:48   1248s] +----------------+------------------+------------+------------------+
[06/26 03:10:48   1248s] 
[06/26 03:10:48   1248s] Density: 5.001%
[06/26 03:10:48   1248s]        (99.809% with Fillers)
[06/26 03:10:48   1248s] Total number of glitch violations: 1
[06/26 03:10:48   1248s] ------------------------------------------------------------
[06/26 03:10:48   1248s] **opt_design ... cpu = 0:00:28, real = 0:00:15, mem = 1871.8M, totSessionCpu=0:20:49 **
[06/26 03:10:48   1248s] Setting latch borrow mode to budget during optimization.
[06/26 03:10:48   1250s] Info: Done creating the CCOpt slew target map.
[06/26 03:10:48   1250s] Glitch fixing enabled
[06/26 03:10:48   1250s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:10:48   1250s] ### Creating LA Mngr. totSessionCpu=0:20:50 mem=2409.3M
[06/26 03:10:52   1253s] ### Creating LA Mngr, finished. totSessionCpu=0:20:54 mem=2443.3M
[06/26 03:10:52   1253s] End AAE Lib Interpolated Model. (MEM=2443.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:10:52   1253s] Active setup view: ss_100C_1v60.setup_view
[06/26 03:10:52   1253s] Active hold view: ff_n40C_1v95.hold_view
[06/26 03:10:52   1253s] 
[06/26 03:10:52   1253s] Creating Lib Analyzer ...
[06/26 03:10:52   1253s] Begin: Area Reclaim Optimization
[06/26 03:10:52   1253s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:10:52   1253s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:10:52   1253s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:10:52   1253s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:10:52   1253s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:10:52   1253s] 
[06/26 03:10:55   1257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:57 mem=2553.5M
[06/26 03:10:55   1257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:57 mem=2553.5M
[06/26 03:10:55   1257s] Creating Lib Analyzer, finished. 
[06/26 03:10:55   1257s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:10:55   1257s] ### Creating PhyDesignMc. totSessionCpu=0:20:57 mem=2553.5M
[06/26 03:10:55   1257s] OPERPROF: Starting DPlace-Init at level 1, MEM:2553.5M
[06/26 03:10:55   1257s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:10:56   1257s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.136, REAL:0.137, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.315, REAL:0.318, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.315, REAL:0.318, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.031, MEM:2553.5M
[06/26 03:10:56   1257s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.037, REAL:0.037, MEM:2553.5M
[06/26 03:10:56   1257s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2553.5MB).
[06/26 03:10:56   1257s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.616, REAL:0.621, MEM:2553.5M
[06/26 03:10:57   1258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:58 mem=2553.5M
[06/26 03:10:57   1259s] Usable buffer cells for single buffer setup transform:
[06/26 03:10:57   1259s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[06/26 03:10:57   1259s] Number of usable buffer cells above: 12
[06/26 03:10:58   1259s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2645.7M
[06/26 03:10:58   1259s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.005, REAL:0.005, MEM:2645.7M
[06/26 03:10:58   1260s] Reclaim Optimization WNS Slack -0.405  TNS Slack -8.231 Density 99.81
[06/26 03:10:58   1260s] +----------+---------+--------+--------+------------+--------+
[06/26 03:10:58   1260s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 03:10:58   1260s] +----------+---------+--------+--------+------------+--------+
[06/26 03:10:58   1260s] |    99.81%|        -|  -0.405|  -8.231|   0:00:00.0| 2645.7M|
[06/26 03:10:58   1260s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[06/26 03:10:59   1262s] Dumping Information for Job 235 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_db si_delay_enable_report true' before timing analysis.
[06/26 03:10:59   1262s]  
[06/26 03:11:00   1265s] |    99.75%|       83|  -0.410| -14.156|   0:00:02.0| 2760.2M|
[06/26 03:11:01   1266s] |    99.74%|       23|  -0.410| -14.156|   0:00:01.0| 2760.2M|
[06/26 03:11:01   1266s] +----------+---------+--------+--------+------------+--------+
[06/26 03:11:01   1266s] Reclaim Optimization End WNS Slack -0.544  TNS Slack -14.156 Density 99.74
[06/26 03:11:01   1266s] 
[06/26 03:11:01   1266s] ** Summary: Restruct = 0 Buffer Deletion = 106 Declone = 0 Resize = 0 **
[06/26 03:11:01   1266s] --------------------------------------------------------------
[06/26 03:11:01   1266s] |                                   | Total     | Sequential |
[06/26 03:11:01   1266s] --------------------------------------------------------------
[06/26 03:11:01   1266s] | Num insts resized                 |       0  |       0    |
[06/26 03:11:01   1266s] | Num insts undone                  |       0  |       0    |
[06/26 03:11:01   1266s] | Num insts Downsized               |       0  |       0    |
[06/26 03:11:01   1266s] | Num insts Samesized               |       0  |       0    |
[06/26 03:11:01   1266s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:11:01   1266s] | Num multiple commits+uncommits    |       0  |       -    |
[06/26 03:11:01   1266s] --------------------------------------------------------------
[06/26 03:11:01   1266s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:11:01   1266s] Layer 3 has 301 constrained nets 
[06/26 03:11:01   1266s] **** End NDR-Layer Usage Statistics ****
[06/26 03:11:01   1266s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.2) (real = 0:00:09.0) **
[06/26 03:11:01   1266s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2760.2M
[06/26 03:11:01   1266s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.011, REAL:0.011, MEM:2760.2M
[06/26 03:11:01   1266s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2760.2M
[06/26 03:11:01   1266s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2760.2M
[06/26 03:11:01   1266s] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:09, mem=2479.34M, totSessionCpu=0:21:07).
[06/26 03:11:01   1266s] **INFO: total 0 insts unmarked don't touch
[06/26 03:11:01   1267s] Begin: Area Reclaim Optimization
[06/26 03:11:01   1267s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:11:01   1267s] ### Creating PhyDesignMc. totSessionCpu=0:21:07 mem=2557.6M
[06/26 03:11:01   1267s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.6M
[06/26 03:11:01   1267s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:11:01   1267s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2557.6M
[06/26 03:11:01   1267s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.153, REAL:0.154, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.416, REAL:0.420, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.416, REAL:0.420, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.035, REAL:0.035, MEM:2557.6M
[06/26 03:11:02   1267s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.042, MEM:2557.6M
[06/26 03:11:02   1267s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2557.6MB).
[06/26 03:11:02   1267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.752, REAL:0.760, MEM:2557.6M
[06/26 03:11:03   1268s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:09 mem=2589.6M
[06/26 03:11:03   1269s] Usable buffer cells for single buffer setup transform:
[06/26 03:11:03   1269s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[06/26 03:11:03   1269s] Number of usable buffer cells above: 12
[06/26 03:11:03   1269s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2593.9M
[06/26 03:11:03   1269s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.006, REAL:0.006, MEM:2593.9M
[06/26 03:11:04   1270s] Reclaim Optimization WNS Slack -0.410  TNS Slack -7.600 Density 99.74
[06/26 03:11:04   1270s] +----------+---------+--------+--------+------------+--------+
[06/26 03:11:04   1270s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/26 03:11:04   1270s] +----------+---------+--------+--------+------------+--------+
[06/26 03:11:04   1270s] |    99.74%|        -|  -0.410|  -7.600|   0:00:00.0| 2593.9M|
[06/26 03:11:04   1270s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[06/26 03:11:08   1280s] |    99.69%|      471|  -0.410|  -7.417|   0:00:04.0| 2746.5M|
[06/26 03:11:08   1281s] |    99.69%|        1|  -0.410|  -7.417|   0:00:00.0| 2746.5M|
[06/26 03:11:08   1281s] |    99.69%|        0|  -0.410|  -7.417|   0:00:00.0| 2746.5M|
[06/26 03:11:09   1284s] +----------+---------+--------+--------+------------+--------+
[06/26 03:11:09   1284s] Reclaim Optimization End WNS Slack -0.407  TNS Slack -7.287 Density 99.69
[06/26 03:11:09   1284s] 
[06/26 03:11:09   1284s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 219 **
[06/26 03:11:09   1284s] --------------------------------------------------------------
[06/26 03:11:09   1284s] |                                   | Total     | Sequential |
[06/26 03:11:09   1284s] --------------------------------------------------------------
[06/26 03:11:09   1284s] | Num insts resized                 |     219  |       0    |
[06/26 03:11:09   1284s] | Num insts undone                  |     253  |       0    |
[06/26 03:11:09   1284s] | Num insts Downsized               |     219  |       0    |
[06/26 03:11:09   1284s] | Num insts Samesized               |       0  |       0    |
[06/26 03:11:09   1284s] | Num insts Upsized                 |       0  |       0    |
[06/26 03:11:09   1284s] | Num multiple commits+uncommits    |       0  |       -    |
[06/26 03:11:09   1284s] --------------------------------------------------------------
[06/26 03:11:09   1284s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:11:09   1284s] Layer 3 has 301 constrained nets 
[06/26 03:11:09   1284s] **** End NDR-Layer Usage Statistics ****
[06/26 03:11:09   1284s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:08.0) **
[06/26 03:11:09   1284s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:09   1284s] Executing incremental physical updates
[06/26 03:11:09   1284s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2746.5M
[06/26 03:11:09   1284s] #spOpts: N=130 cut2cut 
[06/26 03:11:09   1284s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:09   1284s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.002, REAL:0.002, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.007, REAL:0.007, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.209, REAL:0.211, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.488, REAL:0.492, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.488, REAL:0.493, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.034, REAL:0.035, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.041, REAL:0.042, MEM:2746.5M
[06/26 03:11:10   1285s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2746.5MB).
[06/26 03:11:10   1285s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.795, REAL:0.802, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.795, REAL:0.802, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:   Starting RefinePlace at level 2, MEM:2746.5M
[06/26 03:11:10   1285s] *** Starting place_detail (0:21:26 mem=2746.5M) ***
[06/26 03:11:10   1285s] Total net bbox length = 1.054e+06 (5.116e+05 5.420e+05) (ext = 2.431e+05)
[06/26 03:11:10   1285s] **ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
[06/26 03:11:10   1285s] Type 'man IMPSP-2002' for more detail.
[06/26 03:11:10   1285s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2746.5M
[06/26 03:11:10   1285s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.015, REAL:0.015, MEM:2746.5M
[06/26 03:11:10   1286s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2746.5M
[06/26 03:11:10   1286s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.015, REAL:0.015, MEM:2746.5M
[06/26 03:11:11   1286s] Total net bbox length = 1.054e+06 (5.116e+05 5.420e+05) (ext = 2.431e+05)
[06/26 03:11:11   1286s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2746.5MB) @(0:21:26 - 0:21:26).
[06/26 03:11:11   1286s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2746.5MB
[06/26 03:11:11   1286s] *** Finished place_detail (0:21:26 mem=2746.5M) ***
[06/26 03:11:11   1286s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.500, REAL:0.503, MEM:2746.5M
[06/26 03:11:11   1286s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2746.5M
[06/26 03:11:11   1286s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.006, REAL:0.006, MEM:2746.5M
[06/26 03:11:11   1286s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2746.5M
[06/26 03:11:11   1286s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2746.5M
[06/26 03:11:11   1286s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.385, REAL:1.373, MEM:2746.5M
[06/26 03:11:11   1286s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[06/26 03:11:11   1286s] *** Finished Area Reclaim Optimization (cpu=0:00:19, real=0:00:10, mem=2479.34M, totSessionCpu=0:21:26).
[06/26 03:11:11   1286s] **INFO: total 0 insts, 0 nets unmarked don't touch
[06/26 03:11:11   1286s] 
[06/26 03:11:11   1286s] Running CCOpt-PRO on entire clock network
[06/26 03:11:11   1286s] Net route status summary:
[06/26 03:11:11   1286s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=301, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:11:11   1286s]   Non-clock: 11194 (unrouted=875, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:11:11   1286s] Clock tree cells fixed by user: 0 out of 300 (0%)
[06/26 03:11:11   1286s] PRO...
[06/26 03:11:11   1286s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/26 03:11:11   1286s] Initializing clock structures...
[06/26 03:11:11   1286s]   Creating own balancer
[06/26 03:11:11   1286s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/26 03:11:11   1286s]   Initializing legalizer
[06/26 03:11:11   1286s]   Using cell based legalization.
[06/26 03:11:11   1286s] OPERPROF: Starting DPlace-Init at level 1, MEM:2479.3M
[06/26 03:11:11   1286s] #spOpts: N=130 cut2cut 
[06/26 03:11:11   1286s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.143, REAL:0.144, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.311, REAL:0.313, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.312, REAL:0.314, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2479.3M
[06/26 03:11:11   1286s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.036, REAL:0.036, MEM:2479.3M
[06/26 03:11:11   1286s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2479.3MB).
[06/26 03:11:11   1286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.600, REAL:0.603, MEM:2479.3M
[06/26 03:11:11   1286s] (I)       Load db... (mem=2479.3M)
[06/26 03:11:11   1286s] (I)       Read data from FE... (mem=2479.3M)
[06/26 03:11:11   1286s] (I)       Read nodes and places... (mem=2479.3M)
[06/26 03:11:12   1287s] (I)       Number of ignored instance 0
[06/26 03:11:12   1287s] (I)       numMoveCells=225555, numMacros=11  numPads=350  numMultiRowHeightInsts=0
[06/26 03:11:12   1287s] (I)       Done Read nodes and places (cpu=0.397s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Read rows... (mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Read rows (cpu=0.000s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Read module constraints... (mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Read module constraints (cpu=0.000s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Read data from FE (cpu=0.397s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Load db (cpu=0.398s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Constructing placeable region... (mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Constructing bin map
[06/26 03:11:12   1287s] (I)       Initialize bin information with width=27200 height=27200
[06/26 03:11:12   1287s] (I)       Done constructing bin map
[06/26 03:11:12   1287s] (I)       Removing 1204 blocked bin with high fixed inst density
[06/26 03:11:12   1287s] (I)       Compute region effective width... (mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Compute region effective width (cpu=0.011s, mem=2613.2M)
[06/26 03:11:12   1287s] (I)       Done Constructing placeable region (cpu=0.107s, mem=2613.2M)
[06/26 03:11:12   1287s]   Removing CTS place status from clock tree and sinks.
[06/26 03:11:12   1287s] Removed CTS place status from 300 clock cells (out of 302 ) and 0 clock sinks (out of 0 ).
[06/26 03:11:12   1287s]   Reconstructing clock tree datastructures...
[06/26 03:11:12   1287s]     Validating CTS configuration...
[06/26 03:11:12   1287s]     Checking module port directions...
[06/26 03:11:12   1287s]     Leaving CCOpt scope...
[06/26 03:11:12   1287s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:11:12   1287s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:11:12   1287s] UM:                                                                   Leaving CCOpt scope
[06/26 03:11:12   1287s]     Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:11:12   1287s]     Non-default CCOpt properties:
[06/26 03:11:12   1287s]     adjacent_rows_legal: 1 (default: false)
[06/26 03:11:12   1287s]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/26 03:11:12   1287s]     cannot_merge_reason is set for at least one key
[06/26 03:11:12   1287s]     cell_density is set for at least one key
[06/26 03:11:12   1287s]     clock_nets_detailed_routed: 1 (default: false)
[06/26 03:11:12   1287s]     cts_max_thread_override: 1 (default: auto)
[06/26 03:11:12   1287s]     force_design_routing_status: 1 (default: auto)
[06/26 03:11:12   1287s]     maximum_insertion_delay is set for at least one key
[06/26 03:11:12   1287s]     preferred_extra_space is set for at least one key
[06/26 03:11:12   1287s]     primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[06/26 03:11:12   1287s]     route_type is set for at least one key
[06/26 03:11:12   1287s]     target_insertion_delay is set for at least one key
[06/26 03:11:12   1287s]     target_skew is set for at least one key
[06/26 03:11:12   1287s]     target_skew_wire is set for at least one key
[06/26 03:11:12   1287s]     Route type trimming info:
[06/26 03:11:12   1287s]       No route type modifications were made.
[06/26 03:11:12   1287s] Accumulated time to calculate placeable region: 8.8e-05
[06/26 03:11:12   1287s] Accumulated time to calculate placeable region: 9.3e-05
[06/26 03:11:12   1287s] Accumulated time to calculate placeable region: 9.7e-05
[06/26 03:11:12   1287s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[06/26 03:11:12   1287s] (I)       Initializing Steiner engine. 
[06/26 03:11:13   1288s] End AAE Lib Interpolated Model. (MEM=2715.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:13   1288s]     Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[06/26 03:11:13   1288s]     Original list had 3 cells:
[06/26 03:11:13   1288s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:11:13   1288s]     Library trimming was not able to trim any cells:
[06/26 03:11:13   1288s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:11:13   1288s]     Clock tree balancer configuration for clock_tree clk:
[06/26 03:11:13   1288s]     Non-default CCOpt properties:
[06/26 03:11:13   1288s]       cell_density: 1 (default: 0.75)
[06/26 03:11:13   1288s]       route_type (leaf): default_route_type_leaf (default: default)
[06/26 03:11:13   1288s]       route_type (trunk): default_route_type_nonleaf (default: default)
[06/26 03:11:13   1288s]       route_type (top): default_route_type_nonleaf (default: default)
[06/26 03:11:13   1288s]     For power domain AO:
[06/26 03:11:13   1288s]       Buffers:     
[06/26 03:11:13   1288s]       Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[06/26 03:11:13   1288s]       Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:11:13   1288s]       Unblocked area available for placement of any clock cells in power_domain AO: 2184988.077um^2
[06/26 03:11:13   1288s]     Top Routing info:
[06/26 03:11:13   1288s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:11:13   1288s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:11:13   1288s]     Trunk Routing info:
[06/26 03:11:13   1288s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:11:13   1288s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:11:13   1288s]     Leaf Routing info:
[06/26 03:11:13   1288s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[06/26 03:11:13   1288s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[06/26 03:11:13   1288s]     For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[06/26 03:11:13   1288s]       Slew time target (leaf):    0.222ns
[06/26 03:11:13   1288s]       Slew time target (trunk):   0.222ns
[06/26 03:11:13   1288s]       Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[06/26 03:11:13   1288s]       Buffer unit delay: 0.261ns
[06/26 03:11:13   1288s]       Buffer max distance: 839.474um
[06/26 03:11:13   1288s]     Fastest wire driving cells and distances:
[06/26 03:11:13   1288s]       Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=839.474um, saturatedSlew=0.202ns, speed=3105.712um per ns, cellArea=35.771um^2 per 1000um}
[06/26 03:11:13   1288s]       Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.218um, saturatedSlew=0.202ns, speed=443.523um per ns, cellArea=109.745um^2 per 1000um}
[06/26 03:11:13   1288s]     
[06/26 03:11:13   1288s]     
[06/26 03:11:13   1288s]     Logic Sizing Table:
[06/26 03:11:13   1288s]     
[06/26 03:11:13   1288s]     ----------------------------------------------------------
[06/26 03:11:13   1288s]     Cell    Instance count    Source    Eligible library cells
[06/26 03:11:13   1288s]     ----------------------------------------------------------
[06/26 03:11:13   1288s]       (empty table)
[06/26 03:11:13   1288s]     ----------------------------------------------------------
[06/26 03:11:13   1288s]     
[06/26 03:11:13   1288s]     
[06/26 03:11:13   1288s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:13   1288s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:13   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:13   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:13   1289s]     Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[06/26 03:11:13   1289s]       Sources:                     pin clk
[06/26 03:11:13   1289s]       Total number of sinks:       1496
[06/26 03:11:13   1289s]       Delay constrained sinks:     1496
[06/26 03:11:13   1289s]       Non-leaf sinks:              0
[06/26 03:11:13   1289s]       Ignore pins:                 0
[06/26 03:11:13   1289s]      Timing corner ss_100C_1v60.setup_delay:setup.late:
[06/26 03:11:13   1289s]       Skew target:                 0.261ns
[06/26 03:11:13   1289s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:11:13   1289s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:11:13   1289s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/26 03:11:13   1289s]     Primary reporting skew group is skew_group clk/my_constraint_mode with 1496 clock sinks.
[06/26 03:11:13   1289s]     
[06/26 03:11:13   1289s]     Via Selection for Estimated Routes (rule default):
[06/26 03:11:13   1289s]     
[06/26 03:11:13   1289s]     ----------------------------------------------------------------
[06/26 03:11:13   1289s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[06/26 03:11:13   1289s]     Range                    (Ohm)    (fF)     (fs)     Only
[06/26 03:11:13   1289s]     ----------------------------------------------------------------
[06/26 03:11:13   1289s]     li1-met1     L1M1_PR     4.000    0.000    0.000    false
[06/26 03:11:13   1289s]     met1-met2    M1M2_PR     4.000    0.000    0.000    false
[06/26 03:11:13   1289s]     met2-met3    M2M3_PR     4.000    0.000    0.000    false
[06/26 03:11:13   1289s]     met3-met4    M3M4_PR     4.000    0.000    0.000    false
[06/26 03:11:13   1289s]     met4-met5    M4M5_PR     4.000    0.000    0.000    false
[06/26 03:11:13   1289s]     ----------------------------------------------------------------
[06/26 03:11:13   1289s]     
[06/26 03:11:13   1289s]     No ideal or dont_touch nets found in the clock tree
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s] Filtering reasons for cell type: buffer
[06/26 03:11:13   1289s] =======================================
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:11:13   1289s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[06/26 03:11:13   1289s] ---------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s] Filtering reasons for cell type: inverter
[06/26 03:11:13   1289s] =========================================
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] Clock trees    Power domain    Reason                         Library cells
[06/26 03:11:13   1289s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[06/26 03:11:13   1289s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[06/26 03:11:13   1289s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[06/26 03:11:13   1289s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s] 
[06/26 03:11:13   1289s]     Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[06/26 03:11:14   1289s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:11:14   1289s] UM:                                                                   Validating CTS configuration
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s]     CCOpt configuration status: all checks passed.
[06/26 03:11:14   1289s]   Reconstructing clock tree datastructures done.
[06/26 03:11:14   1289s] Initializing clock structures done.
[06/26 03:11:14   1289s] PRO...
[06/26 03:11:14   1289s]   PRO active optimizations:
[06/26 03:11:14   1289s]    - DRV fixing with cell sizing
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   Detected clock skew data from CTS
[06/26 03:11:14   1289s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:11:14   1289s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:11:14   1289s]   Clock DAG stats PRO initial state:
[06/26 03:11:14   1289s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:11:14   1289s]     cell areas       : b=0.000um^2, i=3077.952um^2, icg=342.829um^2, nicg=0.000um^2, l=0.000um^2, total=3420.781um^2
[06/26 03:11:14   1289s]     cell capacitance : b=0.000pF, i=3.937pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.003pF
[06/26 03:11:14   1289s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:11:14   1289s]     wire capacitance : top=0.000pF, trunk=2.114pF, leaf=2.751pF, total=4.866pF
[06/26 03:11:14   1289s]     wire lengths     : top=0.000um, trunk=13846.660um, leaf=16966.210um, total=30812.870um
[06/26 03:11:14   1289s]   Clock DAG net violations PRO initial state:
[06/26 03:11:14   1289s]     Remaining Transition : {count=16, worst=[0.762ns, 0.731ns, 0.725ns, 0.714ns, 0.709ns, 0.708ns, 0.684ns, 0.669ns, 0.637ns, 0.621ns, ...]} avg=0.440ns sd=0.344ns sum=7.032ns
[06/26 03:11:14   1289s]   Clock DAG primary half-corner transition distribution PRO initial state:
[06/26 03:11:14   1289s]     Trunk : target=0.222ns count=129 avg=0.136ns sd=0.058ns min=0.033ns max=0.234ns {56 <= 0.133ns, 31 <= 0.178ns, 19 <= 0.200ns, 14 <= 0.211ns, 4 <= 0.222ns} {4 <= 0.233ns, 1 <= 0.244ns, 0 <= 0.266ns, 0 <= 0.333ns, 0 > 0.333ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.040ns count=10 avg=0.736ns sd=0.044ns min=0.661ns max=0.802ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.222ns count=162 avg=0.126ns sd=0.024ns min=0.065ns max=0.256ns {100 <= 0.133ns, 58 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns} {0 <= 0.233ns, 0 <= 0.244ns, 1 <= 0.266ns, 0 <= 0.333ns, 0 > 0.333ns}
[06/26 03:11:14   1289s]   Clock DAG library cell distribution PRO initial state {count}:
[06/26 03:11:14   1289s]      Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 13 sky130_fd_sc_hd__clkinv_4: 245 
[06/26 03:11:14   1289s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 4 sky130_fd_sc_hd__sdlclkp_1: 14 
[06/26 03:11:14   1289s]   Primary reporting skew group PRO initial state:
[06/26 03:11:14   1289s]     skew_group default.clk/my_constraint_mode: unconstrained
[06/26 03:11:14   1289s]   Skew group summary PRO initial state:
[06/26 03:11:14   1289s]     skew_group clk/my_constraint_mode: insertion delay [min=1.162, max=1.486, avg=1.357, sd=0.062], skew [0.324 vs 0.262*], 97.7% {1.207, 1.469} (wid=0.221 ws=0.110) (gid=1.347 gs=0.371)
[06/26 03:11:14   1289s]   Clock network insertion delays are now [1.162ns, 1.486ns] average 1.357ns std.dev 0.062ns
[06/26 03:11:14   1289s]   Recomputing CTS skew targets...
[06/26 03:11:14   1289s]   Resolving skew group constraints...
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s]   Resolving skew group constraints done.
[06/26 03:11:14   1289s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/26 03:11:14   1289s] Type 'man IMPCCOPT-1261' for more detail.
[06/26 03:11:14   1289s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:11:14   1289s]   Fixing DRVs...
[06/26 03:11:14   1289s]   Fixing clock tree DRVs: [06/26 03:11:14   1289s] Library trimming clock gates in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[06/26 03:11:14   1289s]   Original list had 3 cells:
[06/26 03:11:14   1289s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:11:14   1289s]   Library trimming was not able to trim any cells:
[06/26 03:11:14   1289s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[06/26 03:11:14   1289s] Accumulated time to calculate placeable region: 0.000107
[06/26 03:11:14   1289s] Accumulated time to calculate placeable region: 0.000111
  ...20% ..[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Accumulated time to calculate placeable region: 0.000119
[06/26 03:11:14   1289s] Accumulated time to calculate placeable region: 0.000123
.  40% ...60% ...80% ...100% 
[06/26 03:11:14   1289s]   CCOpt-PRO: considered: 301, tested: 301, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 6
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   PRO Statistics: Fix DRVs (cell sizing):
[06/26 03:11:14   1289s]   =======================================
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   Cell changes by Net Type:
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s]   Net Type    Attempted           Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[06/26 03:11:14   1289s]   ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s]   top                0                   0                   0            0                    0 (0.0%)            0 (0.0%)
[06/26 03:11:14   1289s]   trunk              5 (31.2%)           5 (83.3%)           0            0                    5 (83.3%)           0 (0.0%)
[06/26 03:11:14   1289s]   leaf              11 (68.8%)           1 (16.7%)           0            0                    1 (16.7%)          10 (100.0%)
[06/26 03:11:14   1289s]   ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s]   Total             16 (100%)            6 (100%)     -            -                           6 (100%)           10 (100%)
[06/26 03:11:14   1289s]   ---------------------------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 13.763um^2 (0.402%)
[06/26 03:11:14   1289s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/26 03:11:14   1289s]   
[06/26 03:11:14   1289s]   Clock DAG stats PRO after DRV fixing:
[06/26 03:11:14   1289s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:11:14   1289s]     cell areas       : b=0.000um^2, i=3085.459um^2, icg=349.085um^2, nicg=0.000um^2, l=0.000um^2, total=3434.544um^2
[06/26 03:11:14   1289s]     cell capacitance : b=0.000pF, i=3.947pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.014pF
[06/26 03:11:14   1289s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:11:14   1289s]     wire capacitance : top=0.000pF, trunk=2.114pF, leaf=2.751pF, total=4.866pF
[06/26 03:11:14   1289s]     wire lengths     : top=0.000um, trunk=13846.660um, leaf=16966.210um, total=30812.870um
[06/26 03:11:14   1289s]   Clock DAG net violations PRO after DRV fixing:
[06/26 03:11:14   1289s]     Remaining Transition : {count=10, worst=[0.762ns, 0.731ns, 0.725ns, 0.714ns, 0.709ns, 0.708ns, 0.684ns, 0.669ns, 0.637ns, 0.621ns]} avg=0.696ns sd=0.044ns sum=6.959ns
[06/26 03:11:14   1289s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[06/26 03:11:14   1289s]     Trunk : target=0.222ns count=129 avg=0.133ns sd=0.056ns min=0.033ns max=0.221ns {56 <= 0.133ns, 36 <= 0.178ns, 19 <= 0.200ns, 14 <= 0.211ns, 4 <= 0.222ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.040ns count=10 avg=0.736ns sd=0.044ns min=0.661ns max=0.802ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.222ns count=162 avg=0.125ns sd=0.021ns min=0.064ns max=0.195ns {100 <= 0.133ns, 59 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[06/26 03:11:14   1289s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[06/26 03:11:14   1289s]      Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 244 
[06/26 03:11:14   1289s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 9 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:11:14   1289s]   Primary reporting skew group PRO after DRV fixing:
[06/26 03:11:14   1289s]     skew_group default.clk/my_constraint_mode: unconstrained
[06/26 03:11:14   1289s]   Skew group summary PRO after DRV fixing:
[06/26 03:11:14   1289s]     skew_group clk/my_constraint_mode: insertion delay [min=1.162, max=1.486, avg=1.353, sd=0.060], skew [0.324 vs 0.261*], 97.3% {1.207, 1.468} (wid=0.221 ws=0.110) (gid=1.347 gs=0.371)
[06/26 03:11:14   1289s]   Clock network insertion delays are now [1.162ns, 1.486ns] average 1.353ns std.dev 0.060ns
[06/26 03:11:14   1289s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/26 03:11:14   1289s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:11:14   1289s] UM:                                                                   Fixing DRVs
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Slew Diagnostics: After DRV fixing
[06/26 03:11:14   1289s] ==================================
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Global Causes:
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] -------------------------------------
[06/26 03:11:14   1289s] Cause
[06/26 03:11:14   1289s] -------------------------------------
[06/26 03:11:14   1289s] DRV fixing with buffering is disabled
[06/26 03:11:14   1289s] -------------------------------------
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Top 5 overslews:
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] ---------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s] Overslew    Causes                                                       Driving Pin
[06/26 03:11:14   1289s] ---------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s] 0.762ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00252/Y
[06/26 03:11:14   1289s] 0.731ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00240/Y
[06/26 03:11:14   1289s] 0.725ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/icache/CTS_ccl_a_inv_00220/Y
[06/26 03:11:14   1289s] 0.714ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00248/Y
[06/26 03:11:14   1289s] 0.709ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_16)    mem/dcache/CTS_ccl_a_inv_00244/Y
[06/26 03:11:14   1289s] ---------------------------------------------------------------------------------------------------------
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] Cause                           Occurences
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] Inst already optimally sized        10
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] Violation diagnostics counts from the 10 nodes that have violations:
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] Cause                           Occurences
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] Inst already optimally sized        10
[06/26 03:11:14   1289s] ------------------------------------------
[06/26 03:11:14   1289s] 
[06/26 03:11:14   1289s]   Reconnecting optimized routes...
[06/26 03:11:14   1289s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:11:14   1289s]   Set dirty flag on 27 insts, 64 nets
[06/26 03:11:14   1289s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[06/26 03:11:14   1289s] End AAE Lib Interpolated Model. (MEM=2715.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:14   1289s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/26 03:11:14   1289s]   Clock DAG stats PRO final:
[06/26 03:11:14   1289s]     cell counts      : b=0, i=282, icg=18, nicg=0, l=0, total=300
[06/26 03:11:14   1289s]     cell areas       : b=0.000um^2, i=3085.459um^2, icg=349.085um^2, nicg=0.000um^2, l=0.000um^2, total=3434.544um^2
[06/26 03:11:14   1289s]     cell capacitance : b=0.000pF, i=3.947pF, icg=0.067pF, nicg=0.000pF, l=0.000pF, total=4.014pF
[06/26 03:11:14   1289s]     sink capacitance : count=1496, total=6.245pF, avg=0.004pF, sd=0.030pF, min=0.002pF, max=0.377pF
[06/26 03:11:14   1289s]     wire capacitance : top=0.000pF, trunk=2.114pF, leaf=2.751pF, total=4.866pF
[06/26 03:11:14   1289s]     wire lengths     : top=0.000um, trunk=13846.660um, leaf=16966.210um, total=30812.870um
[06/26 03:11:14   1289s]   Clock DAG net violations PRO final:
[06/26 03:11:14   1289s]     Remaining Transition : {count=10, worst=[0.762ns, 0.731ns, 0.725ns, 0.714ns, 0.709ns, 0.708ns, 0.684ns, 0.669ns, 0.637ns, 0.621ns]} avg=0.696ns sd=0.044ns sum=6.959ns
[06/26 03:11:14   1289s]   Clock DAG primary half-corner transition distribution PRO final:
[06/26 03:11:14   1289s]     Trunk : target=0.222ns count=129 avg=0.133ns sd=0.056ns min=0.033ns max=0.221ns {56 <= 0.133ns, 36 <= 0.178ns, 19 <= 0.200ns, 14 <= 0.211ns, 4 <= 0.222ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.040ns count=10 avg=0.736ns sd=0.044ns min=0.661ns max=0.802ns {0 <= 0.042ns, 0 <= 0.044ns, 0 <= 0.048ns, 0 <= 0.060ns, 10 > 0.060ns}
[06/26 03:11:14   1289s]     Leaf  : target=0.222ns count=162 avg=0.125ns sd=0.021ns min=0.064ns max=0.195ns {100 <= 0.133ns, 59 <= 0.178ns, 3 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[06/26 03:11:14   1289s]   Clock DAG library cell distribution PRO final {count}:
[06/26 03:11:14   1289s]      Invs: sky130_fd_sc_hd__clkinv_16: 24 sky130_fd_sc_hd__clkinv_8: 14 sky130_fd_sc_hd__clkinv_4: 244 
[06/26 03:11:14   1289s]      ICGs: sky130_fd_sc_hd__sdlclkp_2: 9 sky130_fd_sc_hd__sdlclkp_1: 9 
[06/26 03:11:14   1289s]   Primary reporting skew group PRO final:
[06/26 03:11:14   1289s]     skew_group default.clk/my_constraint_mode: unconstrained
[06/26 03:11:14   1289s]   Skew group summary PRO final:
[06/26 03:11:14   1289s]     skew_group clk/my_constraint_mode: insertion delay [min=1.162, max=1.486, avg=1.353, sd=0.060], skew [0.324 vs 0.261*], 97.3% {1.207, 1.468} (wid=0.221 ws=0.110) (gid=1.347 gs=0.371)
[06/26 03:11:14   1289s]   Clock network insertion delays are now [1.162ns, 1.486ns] average 1.353ns std.dev 0.060ns
[06/26 03:11:14   1289s] PRO done.
[06/26 03:11:14   1289s] Restoring CTS place status for unmodified clock tree cells and sinks.
[06/26 03:11:14   1289s] numClockCells = 302, numClockCellsFixed = 0, numClockCellsRestored = 294, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/26 03:11:14   1289s] Net route status summary:
[06/26 03:11:14   1289s]   Clock:       301 (unrouted=0, trialRouted=0, noStatus=0, routed=301, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:11:14   1289s]   Non-clock: 11194 (unrouted=875, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=875, (crossesIlmBoundary AND tooFewTerms=0)])
[06/26 03:11:14   1289s] Updating delays...
[06/26 03:11:17   1298s] Updating delays done.
[06/26 03:11:17   1298s] PRO done. (took cpu=0:00:12.0 real=0:00:06.2)
[06/26 03:11:17   1298s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:11:17   1298s] UM:                                                                   PRO
[06/26 03:11:17   1298s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2849.5M
[06/26 03:11:17   1298s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:2849.5M
[06/26 03:11:17   1298s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2849.5M
[06/26 03:11:17   1298s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2849.5M
[06/26 03:11:17   1299s] Deleting Lib Analyzer.
[06/26 03:11:17   1299s] **INFO: Start fixing DRV (Mem = 2476.08M) ...
[06/26 03:11:17   1299s] Begin: GigaOpt DRV Optimization
[06/26 03:11:17   1299s] Glitch fixing enabled
[06/26 03:11:18   1299s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:11:18   1299s] End AAE Lib Interpolated Model. (MEM=2476.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:18   1299s] PhyDesignGrid: maxLocalDensity 0.96
[06/26 03:11:18   1299s] ### Creating PhyDesignMc. totSessionCpu=0:21:39 mem=2476.1M
[06/26 03:11:18   1299s] OPERPROF: Starting DPlace-Init at level 1, MEM:2476.1M
[06/26 03:11:18   1299s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:11:18   1299s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.007, REAL:0.007, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.152, REAL:0.154, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.346, REAL:0.349, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.347, REAL:0.349, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2476.1M
[06/26 03:11:18   1299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.034, REAL:0.035, MEM:2476.1M
[06/26 03:11:18   1300s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.041, REAL:0.041, MEM:2476.1M
[06/26 03:11:18   1300s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2476.1MB).
[06/26 03:11:18   1300s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.671, REAL:0.676, MEM:2476.1M
[06/26 03:11:19   1300s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:41 mem=2484.1M
[06/26 03:11:19   1301s] 
[06/26 03:11:19   1301s] Creating Lib Analyzer ...
[06/26 03:11:19   1301s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:11:19   1301s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:11:19   1301s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:11:19   1301s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:11:19   1301s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:11:19   1301s] 
[06/26 03:11:23   1305s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:45 mem=2480.8M
[06/26 03:11:23   1305s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:45 mem=2480.8M
[06/26 03:11:23   1305s] Creating Lib Analyzer, finished. 
[06/26 03:11:24   1306s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/26 03:11:24   1306s] **INFO: Disabling fanout fix in postRoute stage.
[06/26 03:11:24   1306s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2559.1M
[06/26 03:11:24   1306s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.005, REAL:0.005, MEM:2559.1M
[06/26 03:11:25   1307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:11:25   1307s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/26 03:11:25   1307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:11:25   1307s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/26 03:11:25   1307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:11:25   1307s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:11:25   1307s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:11:25   1307s] Info: violation cost 3457.394531 (cap = 2.193305, tran = 3455.164307, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.036800)
[06/26 03:11:25   1307s] |   738|   739|    -0.54|     1|     1|    -0.06|     0|     0|     0|     0|     1|     1|    -0.36|    -5.38|       0|       0|       0|  99.69|          |         |
[06/26 03:11:26   1311s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:11:26   1311s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:11:26   1311s] Info: violation cost 3429.395996 (cap = 0.000000, tran = 3429.395996, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:11:26   1311s] |   738|   739|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.36|    -5.38|      22|       0|      14|  99.71| 0:00:01.0|  2759.0M|
[06/26 03:11:27   1315s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:11:27   1315s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:11:27   1315s] Info: violation cost 3427.322266 (cap = 0.000000, tran = 3427.322266, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:11:27   1315s] |   738|   739|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.36|    -5.38|       2|       0|       2|  99.71| 0:00:01.0|  2759.0M|
[06/26 03:11:27   1315s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[06/26 03:11:27   1315s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/26 03:11:27   1315s] Info: violation cost 3182.053711 (cap = 0.000000, tran = 3182.053711, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/26 03:11:27   1315s] |   738|   739|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.36|    -5.38|       0|       0|       0|  99.71| 0:00:00.0|  2759.0M|
[06/26 03:11:27   1315s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] ###############################################################################
[06/26 03:11:27   1315s] #
[06/26 03:11:27   1315s] #  Large fanout net report:  
[06/26 03:11:27   1315s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/26 03:11:27   1315s] #     - current density: 99.71
[06/26 03:11:27   1315s] #
[06/26 03:11:27   1315s] #  List of high fanout nets:
[06/26 03:11:27   1315s] #
[06/26 03:11:27   1315s] ###############################################################################
[06/26 03:11:27   1315s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:11:27   1315s] Layer 3 has 301 constrained nets 
[06/26 03:11:27   1315s] **** End NDR-Layer Usage Statistics ****
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] =======================================================================
[06/26 03:11:27   1315s]                 Reasons for remaining drv violations
[06/26 03:11:27   1315s] =======================================================================
[06/26 03:11:27   1315s] *info: Total 736 net(s) have violations which can't be fixed by DRV optimization.
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] MultiBuffering failure reasons
[06/26 03:11:27   1315s] ------------------------------------------------
[06/26 03:11:27   1315s] *info:     1 net(s): Could not be fixed because the solution degraded timing.
[06/26 03:11:27   1315s] *info:    20 net(s): Could not be fixed because the net has less than two terms.
[06/26 03:11:27   1315s] *info:     4 net(s): Could not be fixed because of exceeding max local density.
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] *** Finish DRV Fixing (cpu=0:00:09.4 real=0:00:03.0 mem=2759.0M) ***
[06/26 03:11:27   1315s] 
[06/26 03:11:27   1315s] Begin: glitch net info
[06/26 03:11:27   1315s] glitch slack range: number of glitch nets
[06/26 03:11:27   1315s] glitch slack < -0.32 : 0
[06/26 03:11:27   1315s] -0.32 < glitch slack < -0.28 : 0
[06/26 03:11:27   1315s] -0.28 < glitch slack < -0.24 : 0
[06/26 03:11:27   1315s] -0.24 < glitch slack < -0.2 : 0
[06/26 03:11:27   1315s] -0.2 < glitch slack < -0.16 : 0
[06/26 03:11:27   1315s] -0.16 < glitch slack < -0.12 : 0
[06/26 03:11:27   1315s] -0.12 < glitch slack < -0.08 : 0
[06/26 03:11:27   1315s] -0.08 < glitch slack < -0.04 : 0
[06/26 03:11:27   1315s] -0.04 < glitch slack : 0
[06/26 03:11:27   1315s] End: glitch net info
[06/26 03:11:27   1315s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.008, REAL:0.008, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2648.0M
[06/26 03:11:27   1315s] #spOpts: N=130 cut2cut 
[06/26 03:11:27   1315s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2648.0M
[06/26 03:11:27   1315s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.002, REAL:0.002, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.006, REAL:0.006, MEM:2648.0M
[06/26 03:11:27   1316s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.187, REAL:0.189, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.426, REAL:0.430, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.427, REAL:0.430, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.030, REAL:0.030, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.036, REAL:0.036, MEM:2648.0M
[06/26 03:11:28   1316s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2648.0MB).
[06/26 03:11:28   1316s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.699, REAL:0.704, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.699, REAL:0.704, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:   Starting RefinePlace at level 2, MEM:2648.0M
[06/26 03:11:28   1316s] *** Starting place_detail (0:21:56 mem=2648.0M) ***
[06/26 03:11:28   1316s] Total net bbox length = 1.054e+06 (5.117e+05 5.422e+05) (ext = 2.431e+05)
[06/26 03:11:28   1316s] **ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
[06/26 03:11:28   1316s] Type 'man IMPSP-2002' for more detail.
[06/26 03:11:28   1316s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.016, REAL:0.017, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.016, REAL:0.016, MEM:2648.0M
[06/26 03:11:28   1316s] Total net bbox length = 1.054e+06 (5.117e+05 5.422e+05) (ext = 2.431e+05)
[06/26 03:11:28   1316s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2648.0MB) @(0:21:56 - 0:21:57).
[06/26 03:11:28   1316s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2648.0MB
[06/26 03:11:28   1316s] *** Finished place_detail (0:21:57 mem=2648.0M) ***
[06/26 03:11:28   1316s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.457, REAL:0.460, MEM:2648.0M
[06/26 03:11:28   1316s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2656.0M
[06/26 03:11:28   1316s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.007, REAL:0.007, MEM:2656.0M
[06/26 03:11:28   1317s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2656.0M
[06/26 03:11:28   1317s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2656.0M
[06/26 03:11:28   1317s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.258, REAL:1.236, MEM:2656.0M
[06/26 03:11:28   1317s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[06/26 03:11:28   1317s] End: GigaOpt DRV Optimization
[06/26 03:11:28   1317s] **opt_design ... cpu = 0:01:36, real = 0:00:55, mem = 1986.1M, totSessionCpu=0:21:57 **
[06/26 03:11:28   1317s] *info:
[06/26 03:11:28   1317s] **INFO: Completed fixing DRV (CPU Time = 0:00:18, Mem = 2488.02M).
[06/26 03:11:28   1317s] ** Profile ** Start :  cpu=0:00:00.0, mem=2488.0M
[06/26 03:11:29   1317s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.133, REAL:0.134, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.301, REAL:0.303, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.301, REAL:0.303, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.035, REAL:0.035, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2488.0M
[06/26 03:11:29   1317s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2488.0M
[06/26 03:11:29   1317s] ** Profile ** Other data :  cpu=0:00:00.7, mem=2488.0M
[06/26 03:11:29   1317s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2559.4M
[06/26 03:11:30   1318s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2559.4M
[06/26 03:11:30   1318s] 
[06/26 03:11:30   1318s] ------------------------------------------------------------
[06/26 03:11:30   1318s]      SI Timing Summary (cpu=0.30min real=0.18min mem=2488.0M)                             
[06/26 03:11:30   1318s] ------------------------------------------------------------
[06/26 03:11:30   1318s] 
[06/26 03:11:30   1318s] Setup views included:
[06/26 03:11:30   1318s]  ss_100C_1v60.setup_view 
[06/26 03:11:30   1318s] 
[06/26 03:11:30   1318s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:30   1318s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:11:30   1318s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:30   1318s] |           WNS (ns):| -0.364  | -0.364  | -0.318  |  0.862  |
[06/26 03:11:30   1318s] |           TNS (ns):| -5.384  | -5.066  | -0.318  |  0.000  |
[06/26 03:11:30   1318s] |    Violating Paths:|   40    |   39    |    1    |    0    |
[06/26 03:11:30   1318s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:11:30   1318s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:30   1318s] 
[06/26 03:11:30   1318s] +----------------+-------------------------------+------------------+
[06/26 03:11:30   1318s] |                |              Real             |       Total      |
[06/26 03:11:30   1318s] |    DRVs        +------------------+------------+------------------|
[06/26 03:11:30   1318s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:11:30   1318s] +----------------+------------------+------------+------------------+
[06/26 03:11:30   1318s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:11:30   1318s] |   max_tran     |    364 (365)     |   -0.332   |    748 (749)     |
[06/26 03:11:30   1318s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:11:30   1318s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:11:30   1318s] +----------------+------------------+------------+------------------+
[06/26 03:11:30   1318s] 
[06/26 03:11:30   1318s] Density: 4.904%
[06/26 03:11:30   1318s]        (99.711% with Fillers)
[06/26 03:11:30   1318s] Total number of glitch violations: 0
[06/26 03:11:30   1318s] ------------------------------------------------------------
[06/26 03:11:30   1318s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2559.4M
[06/26 03:11:30   1318s] **opt_design ... cpu = 0:01:37, real = 0:00:57, mem = 1985.3M, totSessionCpu=0:21:58 **
[06/26 03:11:30   1318s]   DRV Snapshot: (REF)
[06/26 03:11:30   1318s]          Tran DRV: 364
[06/26 03:11:30   1318s]           Cap DRV: 0
[06/26 03:11:30   1318s]        Fanout DRV: 0
[06/26 03:11:30   1318s]            Glitch: 0
[06/26 03:11:30   1318s] *** Timing NOT met, worst failing slack is -0.364
[06/26 03:11:30   1318s] *** Check timing (0:00:00.0)
[06/26 03:11:30   1318s] Deleting Lib Analyzer.
[06/26 03:11:30   1318s] Begin: GigaOpt Optimization in WNS mode
[06/26 03:11:30   1318s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:11:30   1318s] End AAE Lib Interpolated Model. (MEM=2478.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:30   1318s] PhyDesignGrid: maxLocalDensity 0.96
[06/26 03:11:30   1318s] ### Creating PhyDesignMc. totSessionCpu=0:21:59 mem=2478.5M
[06/26 03:11:30   1318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.5M
[06/26 03:11:30   1318s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:11:30   1318s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2478.5M
[06/26 03:11:30   1318s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.133, REAL:0.134, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.308, REAL:0.310, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.308, REAL:0.310, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2478.5M
[06/26 03:11:30   1319s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2478.5M
[06/26 03:11:31   1319s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2478.5M
[06/26 03:11:31   1319s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.036, REAL:0.036, MEM:2478.5M
[06/26 03:11:31   1319s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2478.5MB).
[06/26 03:11:31   1319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.594, REAL:0.599, MEM:2478.5M
[06/26 03:11:31   1319s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:00 mem=2478.5M
[06/26 03:11:32   1320s] 
[06/26 03:11:32   1320s] Creating Lib Analyzer ...
[06/26 03:11:32   1320s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:11:32   1320s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:11:32   1320s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:11:32   1320s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:11:32   1320s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:11:32   1320s] 
[06/26 03:11:35   1324s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:04 mem=2471.2M
[06/26 03:11:35   1324s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:04 mem=2471.2M
[06/26 03:11:35   1324s] Creating Lib Analyzer, finished. 
[06/26 03:11:39   1327s] *info: 301 clock nets excluded
[06/26 03:11:39   1327s] *info: 8 special nets excluded.
[06/26 03:11:39   1327s] *info: 811 no-driver nets excluded.
[06/26 03:11:40   1329s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[06/26 03:11:40   1329s] PathGroup :  reg2reg  TargetSlack : 0.1 
[06/26 03:11:40   1329s] ** GigaOpt Optimizer WNS Slack -0.364 TNS Slack -5.385 Density 99.71
[06/26 03:11:41   1329s] Optimizer WNS Pass 0
[06/26 03:11:41   1329s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2549.4M
[06/26 03:11:41   1329s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.005, REAL:0.005, MEM:2549.4M
[06/26 03:11:41   1330s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:11:41   1330s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:11:41   1330s] Active Path Group: reg2cgate reg2reg  
[06/26 03:11:41   1330s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:11:41   1330s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:11:41   1330s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:11:41   1330s] |  -0.364|   -0.364|  -5.385|   -5.385|    99.71%|   0:00:00.0| 2581.4M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:41   1331s] |  -0.327|   -0.327|  -4.180|   -4.180|    99.71%|   0:00:00.0| 2762.8M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:42   1331s] |  -0.275|   -0.275|  -2.435|   -2.435|    99.71%|   0:00:01.0| 2764.3M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:42   1332s] |  -0.189|   -0.189|  -2.636|   -2.636|    99.71%|   0:00:00.0| 2765.8M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:42   1332s] |  -0.154|   -0.154|  -2.139|   -2.139|    99.71%|   0:00:00.0| 2765.8M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[21]/D              |
[06/26 03:11:42   1333s] |  -0.125|   -0.125|  -1.512|   -1.512|    99.71%|   0:00:00.0| 2765.8M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:43   1334s] |  -0.003|   -0.003|  -0.003|   -0.003|    99.71%|   0:00:01.0| 2823.0M|ss_100C_1v60.setup_view|  reg2reg| mem/dcache/hold_instr_reg/q_reg[9]/D               |
[06/26 03:11:43   1335s] |   0.100|    0.130|   0.000|    0.000|    99.71%|   0:00:00.0| 2823.0M|                     NA|       NA| NA                                                 |
[06/26 03:11:43   1335s] |   0.100|    0.130|   0.000|    0.000|    99.71%|   0:00:00.0| 2823.0M|ss_100C_1v60.setup_view|       NA| NA                                                 |
[06/26 03:11:43   1335s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:11:43   1335s] 
[06/26 03:11:43   1335s] *** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:02.0 mem=2823.0M) ***
[06/26 03:11:43   1335s] 
[06/26 03:11:43   1335s] *** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:02.0 mem=2823.0M) ***
[06/26 03:11:43   1335s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 99.71
[06/26 03:11:43   1335s] Update Timing Windows (Threshold 0.067) ...
[06/26 03:11:43   1335s] Re Calculate Delays on 3 Nets
[06/26 03:11:43   1335s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:11:43   1335s] Layer 3 has 301 constrained nets 
[06/26 03:11:43   1335s] **** End NDR-Layer Usage Statistics ****
[06/26 03:11:43   1335s] 
[06/26 03:11:43   1335s] *** Finish Post Route Setup Fixing (cpu=0:00:05.7 real=0:00:03.0 mem=2823.0M) ***
[06/26 03:11:43   1335s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.009, REAL:0.010, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2712.0M
[06/26 03:11:43   1335s] #spOpts: N=130 cut2cut 
[06/26 03:11:43   1335s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.002, REAL:0.002, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.007, REAL:0.007, MEM:2712.0M
[06/26 03:11:43   1335s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.208, REAL:0.210, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.486, REAL:0.491, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.486, REAL:0.491, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.035, REAL:0.035, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.041, REAL:0.042, MEM:2712.0M
[06/26 03:11:44   1336s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=2712.0MB).
[06/26 03:11:44   1336s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.799, REAL:0.806, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.799, REAL:0.806, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:   Starting RefinePlace at level 2, MEM:2712.0M
[06/26 03:11:44   1336s] *** Starting place_detail (0:22:16 mem=2712.0M) ***
[06/26 03:11:44   1336s] Total net bbox length = 1.054e+06 (5.117e+05 5.423e+05) (ext = 2.431e+05)
[06/26 03:11:44   1336s] **ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
[06/26 03:11:44   1336s] Type 'man IMPSP-2002' for more detail.
[06/26 03:11:44   1336s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.018, REAL:0.018, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.017, REAL:0.018, MEM:2712.0M
[06/26 03:11:44   1336s] Total net bbox length = 1.054e+06 (5.117e+05 5.423e+05) (ext = 2.431e+05)
[06/26 03:11:44   1336s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2712.0MB) @(0:22:16 - 0:22:17).
[06/26 03:11:44   1336s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2712.0MB
[06/26 03:11:44   1336s] *** Finished place_detail (0:22:17 mem=2712.0M) ***
[06/26 03:11:44   1336s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.511, REAL:0.514, MEM:2712.0M
[06/26 03:11:44   1336s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2720.0M
[06/26 03:11:44   1336s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.006, REAL:0.006, MEM:2720.0M
[06/26 03:11:44   1336s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2720.0M
[06/26 03:11:44   1336s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2720.0M
[06/26 03:11:44   1336s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.418, REAL:1.396, MEM:2720.0M
[06/26 03:11:44   1336s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[06/26 03:11:44   1336s] End: GigaOpt Optimization in WNS mode
[06/26 03:11:44   1336s] Deleting Lib Analyzer.
[06/26 03:11:44   1336s] GigaOpt: target slack met, skip TNS optimization
[06/26 03:11:45   1337s]   Timing Snapshot: (REF)
[06/26 03:11:45   1337s]      Weighted WNS: 0.000
[06/26 03:11:45   1337s]       All  PG WNS: 0.000
[06/26 03:11:45   1337s]       High PG WNS: 0.000
[06/26 03:11:45   1337s]       All  PG TNS: 0.000
[06/26 03:11:45   1337s]       High PG TNS: 0.000
[06/26 03:11:45   1337s]    Category Slack: { [L, 0.030] [H, 0.030] [H, 0.030] }
[06/26 03:11:45   1337s] 
[06/26 03:11:45   1337s] 
[06/26 03:11:45   1337s] Creating Lib Analyzer ...
[06/26 03:11:45   1337s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:11:45   1337s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:11:45   1337s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:11:45   1337s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:11:45   1337s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:11:45   1337s] 
[06/26 03:11:48   1340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:21 mem=2490.7M
[06/26 03:11:48   1340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:21 mem=2490.7M
[06/26 03:11:48   1340s] Creating Lib Analyzer, finished. 
[06/26 03:11:48   1340s] Deleting Cell Server ...
[06/26 03:11:48   1340s] Deleting Lib Analyzer.
[06/26 03:11:48   1340s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:11:48   1340s] Summary for sequential cells identification: 
[06/26 03:11:48   1340s]   Identified SBFF number: 45
[06/26 03:11:48   1340s]   Identified MBFF number: 0
[06/26 03:11:48   1340s]   Identified SB Latch number: 0
[06/26 03:11:48   1340s]   Identified MB Latch number: 0
[06/26 03:11:48   1340s]   Not identified SBFF number: 0
[06/26 03:11:48   1340s]   Not identified MBFF number: 0
[06/26 03:11:48   1340s]   Not identified SB Latch number: 0
[06/26 03:11:48   1340s]   Not identified MB Latch number: 0
[06/26 03:11:48   1340s]   Number of sequential cells which are not FFs: 23
[06/26 03:11:48   1340s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:11:48   1340s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:11:48   1340s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:11:48   1340s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:11:48   1340s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:11:48   1340s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:11:48   1340s]  Setting StdDelay to 66.90
[06/26 03:11:48   1340s] Creating Cell Server, finished. 
[06/26 03:11:48   1340s] 
[06/26 03:11:48   1340s] Deleting Cell Server ...
[06/26 03:11:48   1340s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2490.7M
[06/26 03:11:48   1340s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.134, REAL:0.136, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.310, REAL:0.313, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.311, REAL:0.314, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.031, REAL:0.031, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.037, REAL:0.037, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2490.7M
[06/26 03:11:49   1341s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2490.7M
[06/26 03:11:49   1341s] **ERROR: (IMPOPT-310):	Design density (99.71%) exceeds/equals limit (95.00%).
[06/26 03:11:49   1341s] GigaOpt Hold Optimizer is used
[06/26 03:11:49   1341s] End AAE Lib Interpolated Model. (MEM=2490.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:49   1341s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:21 mem=2490.7M ***
[06/26 03:11:49   1341s] 
[06/26 03:11:49   1341s] Creating Lib Analyzer ...
[06/26 03:11:49   1341s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:11:49   1341s] Summary for sequential cells identification: 
[06/26 03:11:49   1341s]   Identified SBFF number: 45
[06/26 03:11:49   1341s]   Identified MBFF number: 0
[06/26 03:11:49   1341s]   Identified SB Latch number: 0
[06/26 03:11:49   1341s]   Identified MB Latch number: 0
[06/26 03:11:49   1341s]   Not identified SBFF number: 0
[06/26 03:11:49   1341s]   Not identified MBFF number: 0
[06/26 03:11:49   1341s]   Not identified SB Latch number: 0
[06/26 03:11:49   1341s]   Not identified MB Latch number: 0
[06/26 03:11:49   1341s]   Number of sequential cells which are not FFs: 23
[06/26 03:11:49   1341s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:11:49   1341s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:11:49   1341s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:11:49   1341s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:11:49   1341s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:11:49   1341s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:11:49   1341s]  Setting StdDelay to 66.90
[06/26 03:11:49   1341s] Creating Cell Server, finished. 
[06/26 03:11:49   1341s] 
[06/26 03:11:49   1341s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:11:49   1341s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:11:49   1341s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:11:49   1341s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:11:49   1341s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:11:49   1341s] 
[06/26 03:11:52   1344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:25 mem=2490.7M
[06/26 03:11:52   1344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:25 mem=2490.7M
[06/26 03:11:52   1344s] Creating Lib Analyzer, finished. 
[06/26 03:11:52   1344s] End AAE Lib Interpolated Model. (MEM=2490.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:52   1344s]  
[06/26 03:11:52   1344s] **INFO: Starting Blocking QThread with 4 CPU
[06/26 03:11:52   1344s]    ____________________________________________________________________
[06/26 03:11:52   1344s] __/ message from Blocking QThread
[06/26 03:11:52   1344s] Multi-CPU acceleration using 4 CPU(s).
[06/26 03:11:52   1344s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[06/26 03:11:52   1344s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[06/26 03:11:52   1344s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:11:52   1344s] 
[06/26 03:11:52   1344s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:11:52   1344s] 
[06/26 03:11:52   1344s] Latch borrow mode reset to max_borrow
[06/26 03:11:53   1344s] Latch borrow mode reset to max_borrow
[06/26 03:11:52   1344s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:11:52   1344s] Begin IPO call back ...
[06/26 03:11:53   1344s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:11:53   1344s] Begin IPO call back ...
[06/26 03:11:52   1344s] End IPO call back ...
[06/26 03:11:54   1344s] End IPO call back ...
[06/26 03:11:52   1344s] #################################################################################
[06/26 03:11:54   1344s] #################################################################################
[06/26 03:11:52   1344s] # Design Stage: PostRoute
[06/26 03:11:52   1344s] # Design Name: riscv_top
[06/26 03:11:52   1344s] # Design Mode: 130nm
[06/26 03:11:52   1344s] # Analysis Mode: MMMC OCV 
[06/26 03:11:52   1344s] # Parasitics Mode: SPEF/RCDB
[06/26 03:11:54   1344s] # Design Stage: PostRoute
[06/26 03:11:54   1344s] # Design Name: riscv_top
[06/26 03:11:54   1344s] # Design Mode: 130nm
[06/26 03:11:54   1344s] # Analysis Mode: MMMC OCV 
[06/26 03:11:54   1344s] # Parasitics Mode: SPEF/RCDB
[06/26 03:11:52   1344s] # Signoff Settings: SI On 
[06/26 03:11:52   1344s] #################################################################################
[06/26 03:11:54   1344s] # Signoff Settings: SI On 
[06/26 03:11:54   1344s] #################################################################################
[06/26 03:11:52   1344s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[06/26 03:11:52   1344s] First Iteration Infinite Tw... 
[06/26 03:11:52   1344s] Calculate late delays in OCV mode...
[06/26 03:11:54   1344s] Calculate late delays in OCV mode...
[06/26 03:11:52   1344s] Calculate early delays in OCV mode...
[06/26 03:11:54   1344s] Calculate early delays in OCV mode...
[06/26 03:11:52   1344s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:11:52   1344s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:11:54   1344s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:11:54   1344s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:11:52   1344s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:52   1344s] Total number of fetched objects 10727
[06/26 03:11:52   1344s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:11:52   1344s] AAE_INFO-618: Total number of nets in the design is 11520,  95.1 percent of the nets selected for SI analysis
[06/26 03:11:56   1344s] Total number of fetched objects 10727
[06/26 03:11:56   1344s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:11:56   1344s] AAE_INFO-618: Total number of nets in the design is 11520,  95.1 percent of the nets selected for SI analysis
[06/26 03:11:52   1344s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:11:52   1344s] End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:02.0)
[06/26 03:11:56   1344s] End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:02.0)
[06/26 03:11:52   1344s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.6 REAL=0:00:02.0)
[06/26 03:11:56   1344s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.6 REAL=0:00:02.0)
[06/26 03:11:52   1344s] *** CDM Built up (cpu=0:00:08.1  real=0:00:02.0  mem= 0.0M) ***
[06/26 03:11:52   1344s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:11:52   1344s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:11:57   1344s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:11:57   1344s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:11:52   1344s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:11:57   1344s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:11:52   1344s] 
[06/26 03:11:52   1344s] Executing IPO callback for view pruning ..
[06/26 03:11:57   1344s] 
[06/26 03:11:57   1344s] Executing IPO callback for view pruning ..
[06/26 03:11:52   1344s] 
[06/26 03:11:52   1344s] Active hold views:
[06/26 03:11:52   1344s]  ff_n40C_1v95.hold_view
[06/26 03:11:52   1344s]   Dominating endpoints: 0
[06/26 03:11:52   1344s]   Dominating TNS: -0.000
[06/26 03:11:52   1344s] 
[06/26 03:11:57   1344s] 
[06/26 03:11:57   1344s] Active hold views:
[06/26 03:11:57   1344s]  ff_n40C_1v95.hold_view
[06/26 03:11:57   1344s]   Dominating endpoints: 0
[06/26 03:11:57   1344s]   Dominating TNS: -0.000
[06/26 03:11:57   1344s] 
[06/26 03:11:52   1344s] Starting SI iteration 2
[06/26 03:11:57   1344s] Starting SI iteration 2
[06/26 03:11:52   1344s] Calculate late delays in OCV mode...
[06/26 03:11:57   1344s] Calculate late delays in OCV mode...
[06/26 03:11:52   1344s] Calculate early delays in OCV mode...
[06/26 03:11:57   1344s] Calculate early delays in OCV mode...
[06/26 03:11:52   1344s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:11:57   1344s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:11:52   1344s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:11:52   1344s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[06/26 03:11:52   1344s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 239. 
[06/26 03:11:57   1344s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[06/26 03:11:57   1344s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 239. 
[06/26 03:11:52   1344s] Total number of fetched objects 10727
[06/26 03:11:52   1344s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:11:52   1344s] AAE_INFO-618: Total number of nets in the design is 11520,  6.0 percent of the nets selected for SI analysis
[06/26 03:11:57   1344s] Total number of fetched objects 10727
[06/26 03:11:57   1344s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:11:57   1344s] AAE_INFO-618: Total number of nets in the design is 11520,  6.0 percent of the nets selected for SI analysis
[06/26 03:11:52   1344s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[06/26 03:11:57   1344s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[06/26 03:11:52   1344s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[06/26 03:11:57   1344s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[06/26 03:11:52   1344s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 0.0M) ***
[06/26 03:11:52   1344s] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:04.0 totSessionCpu=0:00:41.9 mem=0.0M)
[06/26 03:11:57   1344s] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:04.0 totSessionCpu=0:00:41.9 mem=0.0M)
[06/26 03:11:52   1344s] Done building cte hold timing graph (fixHold) cpu=0:00:12.8 real=0:00:05.0 totSessionCpu=0:00:41.9 mem=0.0M ***
[06/26 03:11:52   1344s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[06/26 03:11:57   1344s] Done building cte hold timing graph (fixHold) cpu=0:00:12.8 real=0:00:05.0 totSessionCpu=0:00:41.9 mem=0.0M ***
[06/26 03:11:57   1344s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[06/26 03:11:52   1344s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[06/26 03:11:58   1344s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[06/26 03:11:52   1344s] Timing Data dump into file /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/coe_eosdata_yaCF66/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view 
[06/26 03:11:52   1344s] 	 Dumping view 1 ff_n40C_1v95.hold_view 
[06/26 03:11:58   1344s] Timing Data dump into file /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/coe_eosdata_yaCF66/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view 
[06/26 03:11:58   1344s] 	 Dumping view 1 ff_n40C_1v95.hold_view 
[06/26 03:11:52   1344s] Done building hold timer [382 node(s), 386 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.7 real=0:00:06.0 totSessionCpu=0:00:42.7 mem=0.0M ***
[06/26 03:11:58   1344s] Done building hold timer [382 node(s), 386 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.7 real=0:00:06.0 totSessionCpu=0:00:42.7 mem=0.0M ***
[06/26 03:11:52   1344s] *** QThread HoldInit [finish] : cpu/real = 0:00:13.7/0:00:06.0 (2.3), mem = 0.0M
[06/26 03:11:58   1344s] *** QThread HoldInit [finish] : cpu/real = 0:00:13.7/0:00:06.0 (2.3), mem = 0.0M
 
[06/26 03:11:58   1357s] _______________________________________________________________________
[06/26 03:11:58   1357s] Done building cte setup timing graph (fixHold) cpu=0:00:16.8 real=0:00:09.0 totSessionCpu=0:22:38 mem=2492.8M ***
[06/26 03:11:58   1357s] ** Profile ** Start :  cpu=0:00:00.0, mem=2492.8M
[06/26 03:11:58   1358s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2562.3M
*info: category slack lower bound [L 0.0] default
[06/26 03:11:58   1358s] *info: category slack lower bound [H 0.0] reg2cgate 
[06/26 03:11:58   1358s] *info: category slack lower bound [H 0.0] reg2reg 
[06/26 03:11:58   1358s] --------------------------------------------------- 
[06/26 03:11:58   1358s]    Setup Violation Summary with Target Slack (0.100 ns)
[06/26 03:11:58   1358s] --------------------------------------------------- 
[06/26 03:11:58   1358s]          WNS    reg2regWNS
[06/26 03:11:58   1358s]     0.030 ns      0.030 ns
[06/26 03:11:58   1358s] --------------------------------------------------- 
[06/26 03:11:58   1358s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[06/26 03:11:58   1358s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[06/26 03:11:58   1358s] Restoring Hold Target Slack: 1000
[06/26 03:11:58   1358s] Loading timing data from /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/coe_eosdata_yaCF66/ff_n40C_1v95.hold_view.twf 
[06/26 03:11:58   1358s] 	 Loading view 1 ff_n40C_1v95.hold_view 
[06/26 03:11:58   1358s] Footprint list for hold buffering (delay unit: ps)
[06/26 03:11:58   1358s] =================================================================
[06/26 03:11:58   1358s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/26 03:11:58   1358s] 
[06/26 03:11:58   1358s] *Info: minBufDelay = 171.1 ps, libStdDelay = 66.9 ps, minBufSize = 3753600 (3.0)
[06/26 03:11:58   1358s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[06/26 03:11:58   1358s] ------------------------------------------------------------------
[06/26 03:11:58   1358s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[06/26 03:11:58   1358s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[06/26 03:11:58   1358s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[06/26 03:11:58   1358s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[06/26 03:11:58   1358s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[06/26 03:11:58   1358s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[06/26 03:11:58   1358s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[06/26 03:11:58   1358s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[06/26 03:11:58   1358s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[06/26 03:11:58   1358s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[06/26 03:11:58   1358s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[06/26 03:11:58   1358s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[06/26 03:11:58   1358s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[06/26 03:11:58   1358s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[06/26 03:11:58   1358s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[06/26 03:11:58   1358s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[06/26 03:11:58   1358s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[06/26 03:11:58   1358s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[06/26 03:11:58   1358s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[06/26 03:11:58   1358s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[06/26 03:11:58   1358s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[06/26 03:11:58   1358s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[06/26 03:11:58   1358s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[06/26 03:11:58   1358s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[06/26 03:11:58   1358s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[06/26 03:11:58   1358s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[06/26 03:11:58   1358s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[06/26 03:11:58   1358s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[06/26 03:11:58   1358s] =================================================================
[06/26 03:11:58   1358s] ** Profile ** Start :  cpu=0:00:00.0, mem=2562.3M
[06/26 03:11:59   1358s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2562.3M
[06/26 03:11:59   1358s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.157, REAL:0.158, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.358, REAL:0.360, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.358, REAL:0.361, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2562.3M
[06/26 03:11:59   1359s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2562.3M
[06/26 03:11:59   1359s] ** Profile ** Other data :  cpu=0:00:00.8, mem=2562.3M
[06/26 03:11:59   1359s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2562.3M
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] ------------------------------------------------------------
[06/26 03:11:59   1359s]              Initial Summary                             
[06/26 03:11:59   1359s] ------------------------------------------------------------
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] Setup views included:
[06/26 03:11:59   1359s]  ss_100C_1v60.setup_view
[06/26 03:11:59   1359s] Hold  views included:
[06/26 03:11:59   1359s]  ff_n40C_1v95.hold_view
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] |           WNS (ns):|  0.130  |  0.130  |  0.153  |  0.862  |
[06/26 03:11:59   1359s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:11:59   1359s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:11:59   1359s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] |           WNS (ns):|  0.099  |  0.212  |  0.672  |  0.099  |
[06/26 03:11:59   1359s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:11:59   1359s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:11:59   1359s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:11:59   1359s] +--------------------+---------+---------+---------+---------+
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] +----------------+-------------------------------+------------------+
[06/26 03:11:59   1359s] |                |              Real             |       Total      |
[06/26 03:11:59   1359s] |    DRVs        +------------------+------------+------------------|
[06/26 03:11:59   1359s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:11:59   1359s] +----------------+------------------+------------+------------------+
[06/26 03:11:59   1359s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:11:59   1359s] |   max_tran     |    364 (365)     |   -0.332   |    748 (749)     |
[06/26 03:11:59   1359s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:11:59   1359s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:11:59   1359s] +----------------+------------------+------------+------------------+
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] Density: 4.905%
[06/26 03:11:59   1359s]        (99.712% with Fillers)
[06/26 03:11:59   1359s] Total number of glitch violations: 0
[06/26 03:11:59   1359s] ------------------------------------------------------------
[06/26 03:11:59   1359s] Deleting Cell Server ...
[06/26 03:11:59   1359s] Deleting Lib Analyzer.
[06/26 03:11:59   1359s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:11:59   1359s] Summary for sequential cells identification: 
[06/26 03:11:59   1359s]   Identified SBFF number: 45
[06/26 03:11:59   1359s]   Identified MBFF number: 0
[06/26 03:11:59   1359s]   Identified SB Latch number: 0
[06/26 03:11:59   1359s]   Identified MB Latch number: 0
[06/26 03:11:59   1359s]   Not identified SBFF number: 0
[06/26 03:11:59   1359s]   Not identified MBFF number: 0
[06/26 03:11:59   1359s]   Not identified SB Latch number: 0
[06/26 03:11:59   1359s]   Not identified MB Latch number: 0
[06/26 03:11:59   1359s]   Number of sequential cells which are not FFs: 23
[06/26 03:11:59   1359s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:11:59   1359s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:11:59   1359s]  Setting StdDelay to 66.90
[06/26 03:11:59   1359s] Creating Cell Server, finished. 
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] Deleting Cell Server ...
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] Creating Lib Analyzer ...
[06/26 03:11:59   1359s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:11:59   1359s] Summary for sequential cells identification: 
[06/26 03:11:59   1359s]   Identified SBFF number: 45
[06/26 03:11:59   1359s]   Identified MBFF number: 0
[06/26 03:11:59   1359s]   Identified SB Latch number: 0
[06/26 03:11:59   1359s]   Identified MB Latch number: 0
[06/26 03:11:59   1359s]   Not identified SBFF number: 0
[06/26 03:11:59   1359s]   Not identified MBFF number: 0
[06/26 03:11:59   1359s]   Not identified SB Latch number: 0
[06/26 03:11:59   1359s]   Not identified MB Latch number: 0
[06/26 03:11:59   1359s]   Number of sequential cells which are not FFs: 23
[06/26 03:11:59   1359s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:11:59   1359s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:11:59   1359s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:11:59   1359s]  Setting StdDelay to 66.90
[06/26 03:11:59   1359s] Creating Cell Server, finished. 
[06/26 03:11:59   1359s] 
[06/26 03:11:59   1359s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:11:59   1359s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:11:59   1359s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:11:59   1359s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:11:59   1359s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:11:59   1359s] 
[06/26 03:12:03   1363s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:43 mem=2562.3M
[06/26 03:12:03   1363s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:43 mem=2562.3M
[06/26 03:12:03   1363s] Creating Lib Analyzer, finished. 
[06/26 03:12:03   1363s] **opt_design ... cpu = 0:02:22, real = 0:01:30, mem = 2009.8M, totSessionCpu=0:22:43 **
[06/26 03:12:03   1363s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[06/26 03:12:03   1363s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[06/26 03:12:03   1363s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[06/26 03:12:03   1363s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[06/26 03:12:03   1363s] *info: Run opt_design holdfix with 4 threads.
[06/26 03:12:03   1363s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:12:03   1363s] --------------------------------------------------- 
[06/26 03:12:03   1363s]    Hold Timing Summary  - Initial 
[06/26 03:12:03   1363s] --------------------------------------------------- 
[06/26 03:12:03   1363s]  Target slack:       0.1000 ns
[06/26 03:12:03   1363s]  View: ff_n40C_1v95.hold_view 
[06/26 03:12:03   1363s]    WNS:       0.0989  >>>  WNS:      -0.0011 with TargetSlack
[06/26 03:12:03   1363s]    TNS:       0.0000  >>>  TNS:      -0.0011 with TargetSlack
[06/26 03:12:03   1363s]    VP :            0  >>>  VP:            1  with TargetSlack
[06/26 03:12:03   1363s]    Worst hold path end point: cpu/csr_reg/q_reg[23]/D
[06/26 03:12:03   1363s] --------------------------------------------------- 
[06/26 03:12:03   1363s] PhyDesignGrid: maxLocalDensity 0.98
[06/26 03:12:03   1363s] Info: Do not create the CCOpt slew target map as it already exists.
[06/26 03:12:03   1363s] ### Creating PhyDesignMc. totSessionCpu=0:22:43 mem=2568.9M
[06/26 03:12:03   1363s] OPERPROF: Starting DPlace-Init at level 1, MEM:2568.9M
[06/26 03:12:03   1363s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:12:04   1363s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.007, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.134, REAL:0.135, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.303, REAL:0.305, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.303, REAL:0.306, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.030, REAL:0.030, MEM:2568.9M
[06/26 03:12:04   1363s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.036, REAL:0.036, MEM:2568.9M
[06/26 03:12:04   1363s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2568.9MB).
[06/26 03:12:04   1363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.593, REAL:0.598, MEM:2568.9M
[06/26 03:12:05   1364s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:45 mem=2600.9M
[06/26 03:12:05   1364s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2600.9M
[06/26 03:12:05   1364s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.005, REAL:0.005, MEM:2600.9M
[06/26 03:12:05   1365s] Optimizer Target Slack 0.100 StdDelay is 0.067  
[06/26 03:12:05   1365s] 
[06/26 03:12:05   1365s] *** Starting Core Fixing (fixHold) cpu=0:00:23.9 real=0:00:16.0 totSessionCpu=0:22:45 mem=2600.9M density=99.712% ***
[06/26 03:12:06   1366s] ** Profile ** Start :  cpu=0:00:00.0, mem=2600.9M
[06/26 03:12:06   1366s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2600.9M
[06/26 03:12:06   1366s] ** Profile ** Overall slacks : 
 cpu=0:00:00.2, mem=2672.3M
------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.130  |  0.130  |  0.153  |  0.862  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1670   |  1652   |   18    |  1609   |
+--------------------+---------+---------+---------+---------+

Density: 4.905%
       (99.712% with Fillers)
------------------------------------------------------------
[06/26 03:12:06   1366s] *info: Hold Batch Commit is enabled
[06/26 03:12:06   1366s] *info: Levelized Batch Commit is enabled
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Phase I ......
[06/26 03:12:06   1366s] Executing transform: ECO Safe Resize
[06/26 03:12:06   1366s] Worst hold path end point:
[06/26 03:12:06   1366s]   cpu/csr_reg/q_reg[23]/D
[06/26 03:12:06   1366s]     net: cpu/csr_reg/n_18 (nrTerm=2)
[06/26 03:12:06   1366s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[06/26 03:12:06   1366s] ===========================================================================================
[06/26 03:12:06   1366s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[06/26 03:12:06   1366s] ------------------------------------------------------------------------------------------
[06/26 03:12:06   1366s]  Hold WNS :       0.0989  >>>  WNS :      -0.0011 with TargetSlack 0.1000
[06/26 03:12:06   1366s]       TNS :       0.0000  >>>  TNS :      -0.0011
[06/26 03:12:06   1366s]       #VP :            0  >>>  #VP :            1
[06/26 03:12:06   1366s]   Density :      99.712%
[06/26 03:12:06   1366s] ------------------------------------------------------------------------------------------
[06/26 03:12:06   1366s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s]  accumulated cpu=0:00:25.1 real=0:00:17.0 totSessionCpu=0:22:46 mem=2672.3M
[06/26 03:12:06   1366s] ===========================================================================================
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Capturing REF for hold ...
[06/26 03:12:06   1366s]    Hold Timing Snapshot: (REF)
[06/26 03:12:06   1366s]              All PG WNS: 0.099
[06/26 03:12:06   1366s]              All PG TNS: 0.000
[06/26 03:12:06   1366s] Executing transform: AddBuffer + LegalResize
[06/26 03:12:06   1366s] Worst hold path end point:
[06/26 03:12:06   1366s]   cpu/csr_reg/q_reg[23]/D
[06/26 03:12:06   1366s]     net: cpu/csr_reg/n_18 (nrTerm=2)
[06/26 03:12:06   1366s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[06/26 03:12:06   1366s] ===========================================================================================
[06/26 03:12:06   1366s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[06/26 03:12:06   1366s] ------------------------------------------------------------------------------------------
[06/26 03:12:06   1366s]  Hold WNS :       0.0989  >>>  WNS :      -0.0011 with TargetSlack 0.1000
[06/26 03:12:06   1366s]       TNS :       0.0000  >>>  TNS :      -0.0011
[06/26 03:12:06   1366s]       #VP :            0  >>>  #VP :            1
[06/26 03:12:06   1366s]   Density :      99.712%
[06/26 03:12:06   1366s] ------------------------------------------------------------------------------------------
[06/26 03:12:06   1366s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[06/26 03:12:06   1366s]  accumulated cpu=0:00:25.2 real=0:00:17.0 totSessionCpu=0:22:46 mem=2672.3M
[06/26 03:12:06   1366s] ===========================================================================================
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Capturing REF for hold ...
[06/26 03:12:06   1366s]    Hold Timing Snapshot: (REF)
[06/26 03:12:06   1366s]              All PG WNS: 0.099
[06/26 03:12:06   1366s]              All PG TNS: 0.000
[06/26 03:12:06   1366s] --------------------------------------------------- 
[06/26 03:12:06   1366s]    Hold Timing Summary  - Phase I 
[06/26 03:12:06   1366s] --------------------------------------------------- 
[06/26 03:12:06   1366s]  Target slack:       0.1000 ns
[06/26 03:12:06   1366s]  View: ff_n40C_1v95.hold_view 
[06/26 03:12:06   1366s]    WNS:       0.0989  >>>  WNS:      -0.0011 with TargetSlack
[06/26 03:12:06   1366s]    TNS:       0.0000  >>>  TNS:      -0.0011 with TargetSlack
[06/26 03:12:06   1366s]    VP :            0  >>>  VP:            1  with TargetSlack
[06/26 03:12:06   1366s]    Worst hold path end point: cpu/csr_reg/q_reg[23]/D
[06/26 03:12:06   1366s] --------------------------------------------------- 
[06/26 03:12:06   1366s] ** Profile ** Start :  cpu=0:00:00.0, mem=2672.3M
[06/26 03:12:06   1366s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2672.3M

[06/26 03:12:06   1366s] ** Profile ** Overall slacks : ------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 cpu=0:00:00.2, mem=2672.3M
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.130  |  0.130  |  0.153  |  0.862  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1670   |  1652   |   18    |  1609   |
+--------------------+---------+---------+---------+---------+

Density: 4.905%
       (99.712% with Fillers)
------------------------------------------------------------
[06/26 03:12:06   1366s] *info:     2 net(s): Could not be fixed because of internal reason: UnknownReason.
[06/26 03:12:06   1366s] 	cpu/csr_reg/n_18
[06/26 03:12:06   1366s] 	reset
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] =======================================================================
[06/26 03:12:06   1366s]                 Reasons for remaining hold violations
[06/26 03:12:06   1366s] =======================================================================
[06/26 03:12:06   1366s] *info: Total 2 net(s) have violated hold timing slacks.
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Buffering failure reasons
[06/26 03:12:06   1366s] ------------------------------------------------
[06/26 03:12:06   1366s] *info:     2 net(s): Could not be fixed because of internal reason: UnknownReason.
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Resizing failure reasons
[06/26 03:12:06   1366s] ------------------------------------------------
[06/26 03:12:06   1366s] 	cpu/csr_reg/n_18
[06/26 03:12:06   1366s] 	reset
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] *info: net names were printed out to logv file
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] *** Finished Core Fixing (fixHold) cpu=0:00:25.5 real=0:00:17.0 totSessionCpu=0:22:47 mem=2672.3M density=99.712% ***
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] *** Finish Post Route Hold Fixing (cpu=0:00:25.5 real=0:00:17.0 totSessionCpu=0:22:47 mem=2672.3M density=99.712%) ***
[06/26 03:12:06   1366s] **INFO: total 64 insts, 0 nets marked don't touch
[06/26 03:12:06   1366s] **INFO: total 64 insts, 0 nets marked don't touch DB property
[06/26 03:12:06   1366s] **INFO: total 64 insts, 0 nets unmarked don't touch
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2561.3M
[06/26 03:12:06   1366s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2561.3M
[06/26 03:12:06   1366s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2561.3M
[06/26 03:12:06   1366s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2561.3M
[06/26 03:12:06   1366s] Deleting Cell Server ...
[06/26 03:12:06   1366s] Deleting Lib Analyzer.
[06/26 03:12:06   1366s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:12:06   1366s] Summary for sequential cells identification: 
[06/26 03:12:06   1366s]   Identified SBFF number: 45
[06/26 03:12:06   1366s]   Identified MBFF number: 0
[06/26 03:12:06   1366s]   Identified SB Latch number: 0
[06/26 03:12:06   1366s]   Identified MB Latch number: 0
[06/26 03:12:06   1366s]   Not identified SBFF number: 0
[06/26 03:12:06   1366s]   Not identified MBFF number: 0
[06/26 03:12:06   1366s]   Not identified SB Latch number: 0
[06/26 03:12:06   1366s]   Not identified MB Latch number: 0
[06/26 03:12:06   1366s]   Number of sequential cells which are not FFs: 23
[06/26 03:12:06   1366s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:12:06   1366s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:12:06   1366s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:12:06   1366s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:12:06   1366s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:12:06   1366s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:12:06   1366s]  Setting StdDelay to 66.90
[06/26 03:12:06   1366s] Creating Cell Server, finished. 
[06/26 03:12:06   1366s] 
[06/26 03:12:06   1366s] Deleting Cell Server ...
[06/26 03:12:14   1374s] [hotspot] +------------+---------------+---------------+
[06/26 03:12:14   1374s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:12:14   1374s] [hotspot] +------------+---------------+---------------+
[06/26 03:12:14   1375s] [hotspot] max/total 0.17/0.17, big hotspot (>10) total 0.00
[06/26 03:12:14   1375s] [hotspot] | normalized |          0.17 |          0.17 |
[06/26 03:12:14   1375s] [hotspot] +------------+---------------+---------------+
[06/26 03:12:14   1375s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[06/26 03:12:14   1375s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:12:14   1375s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:12:14   1375s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:12:14   1375s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:12:14   1375s] [hotspot] |  1  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:12:14   1375s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:12:14   1375s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.011, REAL:0.011, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.166, REAL:0.167, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.166, REAL:0.167, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2493.7M
[06/26 03:12:14   1375s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.029, MEM:2493.7M
[06/26 03:12:15   1375s] 
[06/26 03:12:15   1375s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.034, REAL:0.034, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2493.7M
[06/26 03:12:15   1375s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.038, REAL:0.038, MEM:2493.7M
[06/26 03:12:15   1375s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:12:15   1375s] UM:                                       0.000 ns          0.130 ns  postroute.hold
[06/26 03:12:15   1375s] Running postRoute recovery in preEcoRoute mode
[06/26 03:12:15   1375s] **opt_design ... cpu = 0:02:35, real = 0:01:42, mem = 2004.1M, totSessionCpu=0:22:56 **
[06/26 03:12:15   1375s]   DRV Snapshot: (TGT)
[06/26 03:12:15   1375s]          Tran DRV: 364
[06/26 03:12:15   1375s]           Cap DRV: 0
[06/26 03:12:15   1375s]        Fanout DRV: 0
[06/26 03:12:15   1375s]            Glitch: 0
[06/26 03:12:15   1375s] 
[06/26 03:12:15   1375s] Creating Lib Analyzer ...
[06/26 03:12:15   1375s] Creating Cell Server ...(0, 0, 0, 0)
[06/26 03:12:15   1375s] Summary for sequential cells identification: 
[06/26 03:12:15   1375s]   Identified SBFF number: 45
[06/26 03:12:15   1375s]   Identified MBFF number: 0
[06/26 03:12:15   1375s]   Identified SB Latch number: 0
[06/26 03:12:15   1375s]   Identified MB Latch number: 0
[06/26 03:12:15   1375s]   Not identified SBFF number: 0
[06/26 03:12:15   1375s]   Not identified MBFF number: 0
[06/26 03:12:15   1375s]   Not identified SB Latch number: 0
[06/26 03:12:15   1375s]   Not identified MB Latch number: 0
[06/26 03:12:15   1375s]   Number of sequential cells which are not FFs: 23
[06/26 03:12:15   1375s]  Visiting view : ss_100C_1v60.setup_view
[06/26 03:12:15   1375s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[06/26 03:12:15   1375s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[06/26 03:12:15   1375s]  Visiting view : ff_n40C_1v95.hold_view
[06/26 03:12:15   1375s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[06/26 03:12:15   1375s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[06/26 03:12:15   1375s]  Setting StdDelay to 66.90
[06/26 03:12:15   1375s] Creating Cell Server, finished. 
[06/26 03:12:15   1375s] 
[06/26 03:12:15   1376s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[06/26 03:12:15   1376s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/26 03:12:15   1376s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[06/26 03:12:15   1376s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[06/26 03:12:15   1376s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[06/26 03:12:15   1376s] 
[06/26 03:12:19   1379s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:59 mem=2490.7M
[06/26 03:12:19   1379s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:59 mem=2490.7M
[06/26 03:12:19   1379s] Creating Lib Analyzer, finished. 
[06/26 03:12:19   1379s] 
[06/26 03:12:19   1379s] Recovery Manager:
[06/26 03:12:19   1379s]     Tran DRV degradation : 0 (364 -> 364, Margin 10) - Skip
[06/26 03:12:19   1379s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/26 03:12:19   1379s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/26 03:12:19   1379s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/26 03:12:19   1379s] 
[06/26 03:12:19   1379s] Checking DRV degradation...
[06/26 03:12:19   1379s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/26 03:12:19   1379s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=2490.66M, totSessionCpu=0:22:59).
[06/26 03:12:19   1379s] **opt_design ... cpu = 0:02:39, real = 0:01:46, mem = 2009.3M, totSessionCpu=0:22:59 **
[06/26 03:12:19   1379s] 
[06/26 03:12:19   1379s]   Timing/DRV Snapshot: (REF)
[06/26 03:12:19   1379s]      Weighted WNS: 0.000
[06/26 03:12:19   1379s]       All  PG WNS: 0.000
[06/26 03:12:19   1379s]       High PG WNS: 0.000
[06/26 03:12:19   1379s]       All  PG TNS: 0.000
[06/26 03:12:19   1379s]       High PG TNS: 0.000
[06/26 03:12:19   1379s]          Tran DRV: 364
[06/26 03:12:19   1379s]           Cap DRV: 0
[06/26 03:12:19   1379s]        Fanout DRV: 0
[06/26 03:12:19   1379s]            Glitch: 0
[06/26 03:12:19   1379s]    Category Slack: { [L, 0.030] [H, 0.030] [H, 0.030] }
[06/26 03:12:19   1379s] 
[06/26 03:12:19   1379s] ### Creating LA Mngr. totSessionCpu=0:23:00 mem=2490.7M
[06/26 03:12:19   1379s] ### Creating LA Mngr, finished. totSessionCpu=0:23:00 mem=2490.7M
[06/26 03:12:19   1380s] Default Rule : ""
[06/26 03:12:19   1380s] Non Default Rules :
[06/26 03:12:20   1380s] Worst Slack : 0.030 ns
[06/26 03:12:20   1380s] Total 0 nets layer assigned (0.5).
[06/26 03:12:20   1380s] GigaOpt: setting up router preferences
[06/26 03:12:20   1380s]         design wns: 0.0296
[06/26 03:12:20   1380s]         slack threshold: 6.7196
[06/26 03:12:20   1380s] GigaOpt: 6 nets assigned router directives
[06/26 03:12:20   1380s] 
[06/26 03:12:20   1380s] Start Assign Priority Nets ...
[06/26 03:12:20   1380s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[06/26 03:12:20   1380s] Existing Priority Nets 0 (0.0%)
[06/26 03:12:20   1380s] Total Assign Priority Nets 256 (2.3%)
[06/26 03:12:20   1380s] ### Creating LA Mngr. totSessionCpu=0:23:00 mem=2490.7M
[06/26 03:12:20   1380s] ### Creating LA Mngr, finished. totSessionCpu=0:23:00 mem=2490.7M
[06/26 03:12:20   1381s] Default Rule : ""
[06/26 03:12:20   1381s] Non Default Rules :
[06/26 03:12:20   1381s] Worst Slack : 0.030 ns
[06/26 03:12:20   1381s] Total 0 nets layer assigned (0.7).
[06/26 03:12:20   1381s] GigaOpt: setting up router preferences
[06/26 03:12:20   1381s]         design wns: 0.0296
[06/26 03:12:20   1381s]         slack threshold: 6.7196
[06/26 03:12:20   1381s] GigaOpt: 0 nets assigned router directives
[06/26 03:12:20   1381s] 
[06/26 03:12:20   1381s] Start Assign Priority Nets ...
[06/26 03:12:20   1381s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[06/26 03:12:20   1381s] Existing Priority Nets 0 (0.0%)
[06/26 03:12:20   1381s] Total Assign Priority Nets 256 (2.3%)
[06/26 03:12:20   1381s] ** Profile ** Start :  cpu=0:00:00.0, mem=2545.3M
[06/26 03:12:21   1381s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.028, REAL:0.028, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.046, REAL:0.046, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.090, REAL:0.026, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.095, REAL:0.032, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.006, REAL:0.006, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.225, REAL:0.162, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.135, REAL:0.136, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.457, REAL:0.396, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.457, REAL:0.396, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.030, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2545.3M
[06/26 03:12:21   1381s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2545.3M
[06/26 03:12:21   1381s] ** Profile ** Other data :  cpu=0:00:00.8, mem=2545.3M
[06/26 03:12:21   1382s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2575.9M
[06/26 03:12:22   1382s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2575.9M
[06/26 03:12:22   1382s] 
[06/26 03:12:22   1382s] ------------------------------------------------------------
[06/26 03:12:22   1382s]         Pre-ecoRoute Summary                             
[06/26 03:12:22   1382s] ------------------------------------------------------------
[06/26 03:12:22   1382s] 
[06/26 03:12:22   1382s] Setup views included:
[06/26 03:12:22   1382s]  ss_100C_1v60.setup_view 
[06/26 03:12:22   1382s] 
[06/26 03:12:22   1382s] +--------------------+---------+---------+---------+---------+
[06/26 03:12:22   1382s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:12:22   1382s] +--------------------+---------+---------+---------+---------+
[06/26 03:12:22   1382s] |           WNS (ns):|  0.130  |  0.130  |  0.153  |  0.862  |
[06/26 03:12:22   1382s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:12:22   1382s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:12:22   1382s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:12:22   1382s] +--------------------+---------+---------+---------+---------+
[06/26 03:12:22   1382s] 
[06/26 03:12:22   1382s] +----------------+-------------------------------+------------------+
[06/26 03:12:22   1382s] |                |              Real             |       Total      |
[06/26 03:12:22   1382s] |    DRVs        +------------------+------------+------------------|
[06/26 03:12:22   1382s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:12:22   1382s] +----------------+------------------+------------+------------------+
[06/26 03:12:22   1382s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/26 03:12:22   1382s] |   max_tran     |    364 (365)     |   -0.332   |    748 (749)     |
[06/26 03:12:22   1382s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:12:22   1382s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:12:22   1382s] +----------------+------------------+------------+------------------+
[06/26 03:12:22   1382s] 
[06/26 03:12:22   1382s] Density: 4.905%
[06/26 03:12:22   1382s]        (99.712% with Fillers)
[06/26 03:12:22   1382s] Total number of glitch violations: 0
[06/26 03:12:22   1382s] ------------------------------------------------------------
[06/26 03:12:22   1382s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2575.9M
[06/26 03:12:22   1382s] **opt_design ... cpu = 0:02:42, real = 0:01:49, mem = 1967.7M, totSessionCpu=0:23:02 **
[06/26 03:12:22   1382s] OPERPROF: Starting DPlace-Init at level 1, MEM:2453.1M
[06/26 03:12:22   1382s] #spOpts: N=130 cut2cut 
[06/26 03:12:22   1382s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2453.1M
[06/26 03:12:22   1382s] Core basic site is unithd
[06/26 03:12:22   1382s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2453.1M
[06/26 03:12:22   1382s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:12:22   1382s] SiteArray: use 10,345,972 bytes
[06/26 03:12:22   1382s] SiteArray: current memory after site array memory allocatiion 2453.1M
[06/26 03:12:22   1382s] SiteArray: FP blocked sites are writable
[06/26 03:12:22   1382s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.028, REAL:0.028, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.041, REAL:0.042, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2453.1M
[06/26 03:12:22   1382s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2453.1M
[06/26 03:12:22   1382s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:12:22   1382s] Mark StBox On SiteArr starts
[06/26 03:12:22   1383s] Mark StBox On SiteArr ends
[06/26 03:12:22   1383s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.975, REAL:0.596, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.981, REAL:0.601, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:1.105, REAL:0.726, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2453.1M
[06/26 03:12:22   1383s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2453.1M
[06/26 03:12:23   1383s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.134, REAL:0.135, MEM:2453.1M
[06/26 03:12:23   1384s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.333, REAL:0.956, MEM:2453.1M
[06/26 03:12:23   1384s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.334, REAL:0.957, MEM:2453.1M
[06/26 03:12:23   1384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2453.1M
[06/26 03:12:23   1384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:23   1384s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:01.0, mem=2453.1MB).
[06/26 03:12:23   1384s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.555, REAL:1.180, MEM:2453.1M
[06/26 03:12:23   1384s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2453.1M
[06/26 03:12:23   1384s]   Signal wire search tree: 284902 elements. (cpu=0:00:00.1, mem=0.0M)
[06/26 03:12:23   1384s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.092, REAL:0.093, MEM:2453.1M
[06/26 03:12:24   1384s] For 1857 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[06/26 03:12:24   1385s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2453.1M
[06/26 03:12:24   1385s] *INFO: Adding fillers to module cpu.
[06/26 03:12:24   1385s] *INFO:   Added 98 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[06/26 03:12:24   1385s] *INFO:   Added 103 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[06/26 03:12:24   1385s] *INFO:   Added 1556 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[06/26 03:12:24   1385s] *INFO:   Added 635 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[06/26 03:12:24   1385s] *INFO: Total 2392 filler insts added - prefix FILLER_AO (CPU: 0:00:02.7).
[06/26 03:12:24   1385s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.105, REAL:0.105, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2453.1M
[06/26 03:12:24   1385s] For 535 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[06/26 03:12:24   1385s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.006, REAL:0.006, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.117, REAL:0.118, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.117, REAL:0.118, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2453.1M
[06/26 03:12:24   1385s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2453.1M
[06/26 03:12:24   1385s] -routeWithEco false                       # bool, default=false, user setting
[06/26 03:12:24   1385s] -routeWithEco true                        # bool, default=false, user setting
[06/26 03:12:24   1385s] -routeSelectedNetOnly false               # bool, default=false
[06/26 03:12:24   1385s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/26 03:12:24   1385s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/26 03:12:24   1385s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/26 03:12:24   1385s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/26 03:12:24   1385s] Existing Dirty Nets : 191
[06/26 03:12:24   1385s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/26 03:12:24   1385s] Reset Dirty Nets : 191
[06/26 03:12:24   1385s] 
[06/26 03:12:24   1385s] route_global_detail
[06/26 03:12:24   1385s] 
[06/26 03:12:24   1385s] #set_db route_design_detail_post_route_spread_wire "true"
[06/26 03:12:24   1385s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[06/26 03:12:24   1385s] #set_db route_design_high_freq_search_repair "true"
[06/26 03:12:24   1385s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[06/26 03:12:24   1385s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[06/26 03:12:24   1385s] #set_db route_design_antenna_diode_insertion true
[06/26 03:12:24   1385s] #set_db route_design_with_eco true
[06/26 03:12:24   1385s] #set_db route_design_with_si_driven false
[06/26 03:12:24   1385s] #set_db route_design_with_timing_driven false
[06/26 03:12:24   1385s] #Start route_global_detail on Wed Jun 26 03:12:24 2024
[06/26 03:12:24   1385s] #
[06/26 03:12:24   1385s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 34523 times net's RC data read were performed.
[06/26 03:12:25   1386s] ### Net info: total nets: 11520
[06/26 03:12:25   1386s] ### Net info: dirty nets: 89
[06/26 03:12:25   1386s] ### Net info: marked as disconnected nets: 0
[06/26 03:12:25   1387s] ### Net info: fully routed nets: 10113
[06/26 03:12:25   1387s] ### Net info: trivial (single pin) nets: 0
[06/26 03:12:25   1387s] ### Net info: unrouted nets: 875
[06/26 03:12:25   1387s] ### Net info: re-extraction nets: 532
[06/26 03:12:25   1387s] ### Net info: ignored nets: 0
[06/26 03:12:25   1387s] ### Net info: skip routing nets: 0
[06/26 03:12:26   1387s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[06/26 03:12:26   1387s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[06/26 03:12:26   1387s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[06/26 03:12:26   1387s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[06/26 03:12:26   1387s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[06/26 03:12:26   1387s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[06/26 03:12:26   1387s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[06/26 03:12:26   1387s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[06/26 03:12:26   1387s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[06/26 03:12:26   1387s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[06/26 03:12:26   1387s] #
[06/26 03:12:26   1387s] #Loading the last recorded routing design signature
[06/26 03:12:26   1388s] #Created 2077 NETS and 0 SPECIALNETS new signatures
[06/26 03:12:27   1388s] #Summary of the placement changes since last routing:
[06/26 03:12:27   1388s] #  Number of instances added (including moved) = 460
[06/26 03:12:27   1388s] #  Number of instances deleted (including moved) = 15
[06/26 03:12:27   1388s] #  Number of instances resized = 317
[06/26 03:12:27   1388s] #  Number of instances with pin swaps = 94
[06/26 03:12:27   1388s] #  Total number of placement changes (moved instances are counted twice) = 792
[06/26 03:12:27   1388s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[06/26 03:12:27   1388s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[06/26 03:12:27   1388s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[06/26 03:12:27   1388s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[06/26 03:12:27   1388s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[06/26 03:12:27   1388s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[06/26 03:12:27   1388s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[06/26 03:12:27   1388s] #
[06/26 03:12:27   1388s] #Using multithreading with 4 threads.
[06/26 03:12:27   1389s] #Start routing data preparation on Wed Jun 26 03:12:27 2024
[06/26 03:12:27   1389s] #
[06/26 03:12:27   1389s] #Minimum voltage of a net in the design = 0.000.
[06/26 03:12:27   1389s] #Maximum voltage of a net in the design = 1.950.
[06/26 03:12:27   1389s] #Voltage range [0.000 - 0.000] has 4 nets.
[06/26 03:12:27   1389s] #Voltage range [1.600 - 1.600] has 3 nets.
[06/26 03:12:27   1389s] #Voltage range [1.950 - 1.950] has 1 net.
[06/26 03:12:27   1389s] #Voltage range [0.000 - 1.600] has 10709 nets.
[06/26 03:12:27   1389s] #Voltage range [0.000 - 1.950] has 803 nets.
[06/26 03:12:27   1389s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:12:27   1389s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[06/26 03:12:27   1389s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[06/26 03:12:27   1389s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[06/26 03:12:27   1389s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[06/26 03:12:27   1389s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[06/26 03:12:28   1391s] #Regenerating Ggrids automatically.
[06/26 03:12:28   1391s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[06/26 03:12:28   1391s] #Using automatically generated G-grids.
[06/26 03:12:28   1391s] #Done routing data preparation.
[06/26 03:12:28   1391s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2101.24 (MB), peak = 2363.87 (MB)
[06/26 03:12:28   1391s] #Merging special wires using 4 threads...
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 851.2350 863.4300 ) on li1 for NET cpu/no_stall. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 850.3050 855.6100 ) on li1 for NET cpu/no_stall. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 929.7450 518.3450 ) on li1 for NET cpu/no_stall. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 930.9550 518.5400 ) on li1 for NET cpu/FE_OFN746_stall. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 993.3800 436.7500 ) on li1 for NET FE_OFN5_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 864.5350 866.4900 ) on li1 for NET mem/FE_OFN57_ic_mem_req_valid. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1191.5950 819.9100 ) on li1 for NET mem/FE_OFN57_ic_mem_req_valid. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 536.4400 569.4600 ) on li1 for NET cpu/rf2/n_123. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 537.0900 569.4600 ) on li1 for NET cpu/rf2/n_96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 629.5500 387.9800 ) on li1 for NET cpu/rf2/n_66. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 628.9000 387.9800 ) on li1 for NET cpu/rf2/n_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 497.5300 689.1400 ) on li1 for NET cpu/rf2/FE_OFN1114_n_126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 496.8800 689.1400 ) on li1 for NET cpu/rf2/n_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 554.2200 607.5400 ) on li1 for NET cpu/rf2/n_65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 512.3600 741.5800 ) on li1 for NET cpu/rf2/n_118. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 887.5450 529.3600 ) on li1 for NET cpu/wb_mux/n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 876.5300 439.2800 ) on li1 for NET FE_OFN745_mem_req_tag_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 640.0500 515.4400 ) on li1 for NET cpu/rf2/FE_OFN5743_res_WB_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 905.8200 645.6200 ) on li1 for NET cpu/ctrl_X[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1173.7300 749.1700 ) on li1 for NET mem/dcache/FE_OFN969_sram_11_we_5083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/26 03:12:28   1391s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[06/26 03:12:28   1391s] #To increase the message display limit, refer to the product command reference manual.
[06/26 03:12:29   1391s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET cpu/imm_X[9]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Connectivity extraction summary:
[06/26 03:12:29   1391s] #2676 routed nets are extracted.
[06/26 03:12:29   1391s] #    531 (4.61%) extracted nets are partially routed.
[06/26 03:12:29   1391s] #7969 routed net(s) are imported.
[06/26 03:12:29   1391s] #875 nets are fixed|skipped|trivial (not extracted).
[06/26 03:12:29   1391s] #Total number of nets = 11520.
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Found 0 nets for post-route si or timing fixing.
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Finished routing data preparation on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Cpu time = 00:00:03
[06/26 03:12:29   1391s] #Elapsed time = 00:00:02
[06/26 03:12:29   1391s] #Increased memory = 5.90 (MB)
[06/26 03:12:29   1391s] #Total memory = 2102.23 (MB)
[06/26 03:12:29   1391s] #Peak memory = 2363.87 (MB)
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Start global routing on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Number of eco nets is 531
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Start global routing data preparation on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1391s] #Start routing resource analysis on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1391s] #
[06/26 03:12:29   1393s] #Routing resource analysis is done on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #  Resource Analysis:
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/26 03:12:29   1393s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/26 03:12:29   1393s] #  --------------------------------------------------------------
[06/26 03:12:29   1393s] #  li1            V        3908           5       68121    69.41%
[06/26 03:12:29   1393s] #  met1           H        3660        1634       68121    30.59%
[06/26 03:12:29   1393s] #  met2           V        2554        1359       68121    31.95%
[06/26 03:12:29   1393s] #  met3           H        2417         455       68121    20.31%
[06/26 03:12:29   1393s] #  met4           V        2171         437       68121     8.81%
[06/26 03:12:29   1393s] #  met5           H         193         297       68121    50.22%
[06/26 03:12:29   1393s] #  --------------------------------------------------------------
[06/26 03:12:29   1393s] #  Total                  14904      26.47%      408726    35.22%
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #  309 nets (2.68%) with 1 preferred extra spacing.
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #Global routing data preparation is done on Wed Jun 26 03:12:29 2024
[06/26 03:12:29   1393s] #
[06/26 03:12:29   1393s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2110.57 (MB), peak = 2363.87 (MB)
[06/26 03:12:29   1393s] #
[06/26 03:12:30   1393s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2111.32 (MB), peak = 2363.87 (MB)
[06/26 03:12:30   1393s] #
[06/26 03:12:30   1393s] #start global routing iteration 1...
[06/26 03:12:30   1394s] #Initial_route: 0.01234
[06/26 03:12:30   1394s] #Reroute: 0.00348
[06/26 03:12:30   1394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2126.06 (MB), peak = 2363.87 (MB)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #start global routing iteration 2...
[06/26 03:12:30   1394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2126.06 (MB), peak = 2363.87 (MB)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Total number of trivial nets (e.g. < 2 pins) = 875 (skipped).
[06/26 03:12:30   1394s] #Total number of routable nets = 10645.
[06/26 03:12:30   1394s] #Total number of nets in the design = 11520.
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #531 routable nets have only global wires.
[06/26 03:12:30   1394s] #10114 routable nets have only detail routed wires.
[06/26 03:12:30   1394s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:12:30   1394s] #304 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Routed nets constraints summary:
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #      Default                  5             526  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #        Total                  5             526  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Routing constraints summary of the whole design:
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #        Rules   Pref Extra Space   Unconstrained  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #      Default                309           10336  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #        Total                309           10336  
[06/26 03:12:30   1394s] #------------------------------------------------
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #                 OverCon          
[06/26 03:12:30   1394s] #                  #Gcell    %Gcell
[06/26 03:12:30   1394s] #     Layer           (1)   OverCon
[06/26 03:12:30   1394s] #  --------------------------------
[06/26 03:12:30   1394s] #  li1           0(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  met1          1(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  met2          0(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  met3          0(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  met4          0(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  met5          0(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #  --------------------------------
[06/26 03:12:30   1394s] #     Total      1(0.00%)   (0.00%)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/26 03:12:30   1394s] #  Overflow after GR: 0.00% H + 0.00% V
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Complete Global Routing.
[06/26 03:12:30   1394s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:12:30   1394s] #Total wire length = 1195480 um.
[06/26 03:12:30   1394s] #Total half perimeter of net bounding box = 1075996 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER li1 = 456 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER met1 = 361954 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER met2 = 446705 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER met3 = 217106 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER met4 = 154905 um.
[06/26 03:12:30   1394s] #Total wire length on LAYER met5 = 14353 um.
[06/26 03:12:30   1394s] #Total number of vias = 88816
[06/26 03:12:30   1394s] #Up-Via Summary (total 88816):
[06/26 03:12:30   1394s] #           
[06/26 03:12:30   1394s] #-----------------------
[06/26 03:12:30   1394s] # li1             35992
[06/26 03:12:30   1394s] # met1            41887
[06/26 03:12:30   1394s] # met2             6700
[06/26 03:12:30   1394s] # met3             3335
[06/26 03:12:30   1394s] # met4              902
[06/26 03:12:30   1394s] #-----------------------
[06/26 03:12:30   1394s] #                 88816 
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Total number of involved priority nets 2
[06/26 03:12:30   1394s] #Maximum src to sink distance for priority net 19.0
[06/26 03:12:30   1394s] #Average of max src_to_sink distance for priority net 18.9
[06/26 03:12:30   1394s] #Average of ave src_to_sink distance for priority net 18.9
[06/26 03:12:30   1394s] #Max overcon = 1 tracks.
[06/26 03:12:30   1394s] #Total overcon = 0.00%.
[06/26 03:12:30   1394s] #Worst layer Gcell overcon rate = 0.00%.
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Global routing statistics:
[06/26 03:12:30   1394s] #Cpu time = 00:00:03
[06/26 03:12:30   1394s] #Elapsed time = 00:00:01
[06/26 03:12:30   1394s] #Increased memory = 24.80 (MB)
[06/26 03:12:30   1394s] #Total memory = 2127.04 (MB)
[06/26 03:12:30   1394s] #Peak memory = 2363.87 (MB)
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #Finished global routing on Wed Jun 26 03:12:30 2024
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #
[06/26 03:12:30   1394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2114.83 (MB), peak = 2363.87 (MB)
[06/26 03:12:30   1394s] #Start Track Assignment.
[06/26 03:12:32   1396s] #Done with 86 horizontal wires in 3 hboxes and 22 vertical wires in 3 hboxes.
[06/26 03:12:34   1398s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[06/26 03:12:34   1398s] #Complete Track Assignment.
[06/26 03:12:34   1398s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:12:34   1398s] #Total wire length = 1196765 um.
[06/26 03:12:34   1398s] #Total half perimeter of net bounding box = 1075996 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER li1 = 725 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER met1 = 362735 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER met2 = 446824 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER met3 = 217217 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER met4 = 154917 um.
[06/26 03:12:34   1398s] #Total wire length on LAYER met5 = 14347 um.
[06/26 03:12:34   1398s] #Total number of vias = 88816
[06/26 03:12:34   1398s] #Up-Via Summary (total 88816):
[06/26 03:12:34   1398s] #           
[06/26 03:12:34   1398s] #-----------------------
[06/26 03:12:34   1398s] # li1             35992
[06/26 03:12:34   1398s] # met1            41887
[06/26 03:12:34   1398s] # met2             6700
[06/26 03:12:34   1398s] # met3             3335
[06/26 03:12:34   1398s] # met4              902
[06/26 03:12:34   1398s] #-----------------------
[06/26 03:12:34   1398s] #                 88816 
[06/26 03:12:34   1398s] #
[06/26 03:12:34   1398s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2266.70 (MB), peak = 2363.87 (MB)
[06/26 03:12:34   1398s] #
[06/26 03:12:34   1398s] #number of short segments in preferred routing layers
[06/26 03:12:34   1398s] #	
[06/26 03:12:34   1398s] #	
[06/26 03:12:34   1398s] #
[06/26 03:12:34   1398s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/26 03:12:34   1398s] #Cpu time = 00:00:10
[06/26 03:12:34   1398s] #Elapsed time = 00:00:08
[06/26 03:12:34   1398s] #Increased memory = 170.36 (MB)
[06/26 03:12:34   1398s] #Total memory = 2266.70 (MB)
[06/26 03:12:34   1398s] #Peak memory = 2363.87 (MB)
[06/26 03:12:34   1398s] #Using multithreading with 4 threads.
[06/26 03:12:34   1399s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:12:34   1399s] #
[06/26 03:12:34   1399s] #Start Detail Routing..
[06/26 03:12:34   1399s] #start initial detail routing ...
[06/26 03:12:34   1399s] ### For initial detail routing, marked 9622 dont-route nets (design has 0 dirty nets, 1121 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[06/26 03:12:39   1418s] # ECO: 1.7% of the total area was rechecked for DRC, and 6.4% required routing.
[06/26 03:12:39   1418s] #   number of violations = 28
[06/26 03:12:39   1418s] #
[06/26 03:12:39   1418s] #    By Layer and Type :
[06/26 03:12:39   1418s] #	         MetSpc    Short   Totals
[06/26 03:12:39   1418s] #	li1           2        3        5
[06/26 03:12:39   1418s] #	met1          1        5        6
[06/26 03:12:39   1418s] #	met2          5        1        6
[06/26 03:12:39   1418s] #	met3          0        2        2
[06/26 03:12:39   1418s] #	met4          8        1        9
[06/26 03:12:39   1418s] #	Totals       16       12       28
[06/26 03:12:40   1418s] #777 out of 287975 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.2%.
[06/26 03:12:40   1418s] #0.0% of the total area is being checked for drcs
[06/26 03:12:40   1418s] #0.0% of the total area was checked
[06/26 03:12:40   1418s] #   number of violations = 28
[06/26 03:12:40   1418s] #
[06/26 03:12:40   1418s] #    By Layer and Type :
[06/26 03:12:40   1418s] #	         MetSpc    Short   Totals
[06/26 03:12:40   1418s] #	li1           2        3        5
[06/26 03:12:40   1418s] #	met1          1        5        6
[06/26 03:12:40   1418s] #	met2          5        1        6
[06/26 03:12:40   1418s] #	met3          0        2        2
[06/26 03:12:40   1418s] #	met4          8        1        9
[06/26 03:12:40   1418s] #	Totals       16       12       28
[06/26 03:12:40   1418s] #cpu time = 00:00:20, elapsed time = 00:00:05, memory = 2322.54 (MB), peak = 2363.87 (MB)
[06/26 03:12:40   1419s] #start 1st optimization iteration ...
[06/26 03:12:40   1420s] #   number of violations = 21
[06/26 03:12:40   1420s] #
[06/26 03:12:40   1420s] #    By Layer and Type :
[06/26 03:12:40   1420s] #	         MetSpc    Short   Totals
[06/26 03:12:40   1420s] #	li1           2        0        2
[06/26 03:12:40   1420s] #	met1          2        0        2
[06/26 03:12:40   1420s] #	met2          6        1        7
[06/26 03:12:40   1420s] #	met3          0        0        0
[06/26 03:12:40   1420s] #	met4         10        0       10
[06/26 03:12:40   1420s] #	Totals       20        1       21
[06/26 03:12:40   1420s] #    number of process antenna violations = 93
[06/26 03:12:40   1420s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2324.00 (MB), peak = 2363.87 (MB)
[06/26 03:12:40   1420s] #start 2nd optimization iteration ...
[06/26 03:12:40   1420s] #   number of violations = 22
[06/26 03:12:40   1420s] #
[06/26 03:12:40   1420s] #    By Layer and Type :
[06/26 03:12:40   1420s] #	         MetSpc    Short   Totals
[06/26 03:12:40   1420s] #	li1           2        0        2
[06/26 03:12:40   1420s] #	met1          3        0        3
[06/26 03:12:40   1420s] #	met2          7        1        8
[06/26 03:12:40   1420s] #	met3          0        0        0
[06/26 03:12:40   1420s] #	met4          8        1        9
[06/26 03:12:40   1420s] #	Totals       20        2       22
[06/26 03:12:40   1420s] #    number of process antenna violations = 93
[06/26 03:12:40   1420s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2323.22 (MB), peak = 2363.87 (MB)
[06/26 03:12:40   1420s] #start 3rd optimization iteration ...
[06/26 03:12:40   1421s] #   number of violations = 21
[06/26 03:12:40   1421s] #
[06/26 03:12:40   1421s] #    By Layer and Type :
[06/26 03:12:40   1421s] #	         MetSpc    Short   Totals
[06/26 03:12:40   1421s] #	li1           0        0        0
[06/26 03:12:40   1421s] #	met1          1        1        2
[06/26 03:12:40   1421s] #	met2          8        0        8
[06/26 03:12:40   1421s] #	met3          0        1        1
[06/26 03:12:40   1421s] #	met4         10        0       10
[06/26 03:12:40   1421s] #	Totals       19        2       21
[06/26 03:12:40   1421s] #    number of process antenna violations = 93
[06/26 03:12:40   1421s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2322.55 (MB), peak = 2363.87 (MB)
[06/26 03:12:40   1421s] #start 4th optimization iteration ...
[06/26 03:12:41   1422s] #   number of violations = 18
[06/26 03:12:41   1422s] #
[06/26 03:12:41   1422s] #    By Layer and Type :
[06/26 03:12:41   1422s] #	         MetSpc    Short   Totals
[06/26 03:12:41   1422s] #	li1           0        0        0
[06/26 03:12:41   1422s] #	met1          2        0        2
[06/26 03:12:41   1422s] #	met2          7        0        7
[06/26 03:12:41   1422s] #	met3          0        0        0
[06/26 03:12:41   1422s] #	met4          8        1        9
[06/26 03:12:41   1422s] #	Totals       17        1       18
[06/26 03:12:41   1422s] #    number of process antenna violations = 93
[06/26 03:12:41   1422s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2322.47 (MB), peak = 2363.87 (MB)
[06/26 03:12:41   1422s] #start 5th optimization iteration ...
[06/26 03:12:41   1424s] #   number of violations = 16
[06/26 03:12:41   1424s] #
[06/26 03:12:41   1424s] #    By Layer and Type :
[06/26 03:12:41   1424s] #	         MetSpc    Short   Totals
[06/26 03:12:41   1424s] #	li1           0        0        0
[06/26 03:12:41   1424s] #	met1          0        0        0
[06/26 03:12:41   1424s] #	met2          5        1        6
[06/26 03:12:41   1424s] #	met3          0        0        0
[06/26 03:12:41   1424s] #	met4         10        0       10
[06/26 03:12:41   1424s] #	Totals       15        1       16
[06/26 03:12:41   1424s] #    number of process antenna violations = 93
[06/26 03:12:41   1424s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2323.11 (MB), peak = 2363.87 (MB)
[06/26 03:12:41   1424s] #start 6th optimization iteration ...
[06/26 03:12:42   1426s] #   number of violations = 17
[06/26 03:12:42   1426s] #
[06/26 03:12:42   1426s] #    By Layer and Type :
[06/26 03:12:42   1426s] #	         MetSpc   Totals
[06/26 03:12:42   1426s] #	li1           0        0
[06/26 03:12:42   1426s] #	met1          0        0
[06/26 03:12:42   1426s] #	met2          7        7
[06/26 03:12:42   1426s] #	met3          0        0
[06/26 03:12:42   1426s] #	met4         10       10
[06/26 03:12:42   1426s] #	Totals       17       17
[06/26 03:12:42   1426s] #    number of process antenna violations = 93
[06/26 03:12:42   1426s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2342.34 (MB), peak = 2363.87 (MB)
[06/26 03:12:42   1426s] #start 7th optimization iteration ...
[06/26 03:12:42   1426s] #   number of violations = 17
[06/26 03:12:42   1426s] #
[06/26 03:12:42   1426s] #    By Layer and Type :
[06/26 03:12:42   1426s] #	         MetSpc   Totals
[06/26 03:12:42   1426s] #	li1           0        0
[06/26 03:12:42   1426s] #	met1          0        0
[06/26 03:12:42   1426s] #	met2          7        7
[06/26 03:12:42   1426s] #	met3          0        0
[06/26 03:12:42   1426s] #	met4         10       10
[06/26 03:12:42   1426s] #	Totals       17       17
[06/26 03:12:42   1426s] #    number of process antenna violations = 93
[06/26 03:12:42   1426s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2343.34 (MB), peak = 2363.87 (MB)
[06/26 03:12:42   1426s] #start 8th optimization iteration ...
[06/26 03:12:42   1427s] #   number of violations = 17
[06/26 03:12:42   1427s] #
[06/26 03:12:42   1427s] #    By Layer and Type :
[06/26 03:12:42   1427s] #	         MetSpc    Short   Totals
[06/26 03:12:42   1427s] #	li1           0        0        0
[06/26 03:12:42   1427s] #	met1          0        1        1
[06/26 03:12:42   1427s] #	met2          4        2        6
[06/26 03:12:42   1427s] #	met3          0        1        1
[06/26 03:12:42   1427s] #	met4          8        1        9
[06/26 03:12:42   1427s] #	Totals       12        5       17
[06/26 03:12:42   1427s] #    number of process antenna violations = 93
[06/26 03:12:42   1427s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2342.27 (MB), peak = 2363.87 (MB)
[06/26 03:12:42   1427s] #start 9th optimization iteration ...
[06/26 03:12:43   1428s] #   number of violations = 18
[06/26 03:12:43   1428s] #
[06/26 03:12:43   1428s] #    By Layer and Type :
[06/26 03:12:43   1428s] #	         MetSpc    Short   Totals
[06/26 03:12:43   1428s] #	li1           0        0        0
[06/26 03:12:43   1428s] #	met1          0        1        1
[06/26 03:12:43   1428s] #	met2          7        0        7
[06/26 03:12:43   1428s] #	met3          0        0        0
[06/26 03:12:43   1428s] #	met4         10        0       10
[06/26 03:12:43   1428s] #	Totals       17        1       18
[06/26 03:12:43   1428s] #    number of process antenna violations = 93
[06/26 03:12:43   1428s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2343.21 (MB), peak = 2363.87 (MB)
[06/26 03:12:43   1428s] #start 10th optimization iteration ...
[06/26 03:12:43   1429s] #   number of violations = 17
[06/26 03:12:43   1429s] #
[06/26 03:12:43   1429s] #    By Layer and Type :
[06/26 03:12:43   1429s] #	         MetSpc   Totals
[06/26 03:12:43   1429s] #	li1           0        0
[06/26 03:12:43   1429s] #	met1          0        0
[06/26 03:12:43   1429s] #	met2          7        7
[06/26 03:12:43   1429s] #	met3          0        0
[06/26 03:12:43   1429s] #	met4         10       10
[06/26 03:12:43   1429s] #	Totals       17       17
[06/26 03:12:43   1429s] #    number of process antenna violations = 93
[06/26 03:12:43   1429s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2342.37 (MB), peak = 2363.87 (MB)
[06/26 03:12:43   1429s] #start 11th optimization iteration ...
[06/26 03:12:43   1430s] #   number of violations = 17
[06/26 03:12:43   1430s] #
[06/26 03:12:43   1430s] #    By Layer and Type :
[06/26 03:12:43   1430s] #	         MetSpc   Totals
[06/26 03:12:43   1430s] #	li1           0        0
[06/26 03:12:43   1430s] #	met1          0        0
[06/26 03:12:43   1430s] #	met2          7        7
[06/26 03:12:43   1430s] #	met3          0        0
[06/26 03:12:43   1430s] #	met4         10       10
[06/26 03:12:43   1430s] #	Totals       17       17
[06/26 03:12:43   1430s] #    number of process antenna violations = 93
[06/26 03:12:43   1430s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2293.85 (MB), peak = 2363.87 (MB)
[06/26 03:12:43   1430s] #start 12th optimization iteration ...
[06/26 03:12:44   1432s] #   number of violations = 15
[06/26 03:12:44   1432s] #
[06/26 03:12:44   1432s] #    By Layer and Type :
[06/26 03:12:44   1432s] #	         MetSpc    Short   Totals
[06/26 03:12:44   1432s] #	li1           0        0        0
[06/26 03:12:44   1432s] #	met1          0        0        0
[06/26 03:12:44   1432s] #	met2          5        1        6
[06/26 03:12:44   1432s] #	met3          0        0        0
[06/26 03:12:44   1432s] #	met4          8        1        9
[06/26 03:12:44   1432s] #	Totals       13        2       15
[06/26 03:12:44   1432s] #    number of process antenna violations = 93
[06/26 03:12:44   1432s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2332.50 (MB), peak = 2363.87 (MB)
[06/26 03:12:44   1432s] #start 13th optimization iteration ...
[06/26 03:12:44   1434s] #   number of violations = 17
[06/26 03:12:44   1434s] #
[06/26 03:12:44   1434s] #    By Layer and Type :
[06/26 03:12:44   1434s] #	         MetSpc   Totals
[06/26 03:12:44   1434s] #	li1           0        0
[06/26 03:12:44   1434s] #	met1          0        0
[06/26 03:12:44   1434s] #	met2          7        7
[06/26 03:12:44   1434s] #	met3          0        0
[06/26 03:12:44   1434s] #	met4         10       10
[06/26 03:12:44   1434s] #	Totals       17       17
[06/26 03:12:44   1434s] #    number of process antenna violations = 93
[06/26 03:12:44   1434s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2332.64 (MB), peak = 2363.87 (MB)
[06/26 03:12:44   1434s] #Complete Detail Routing.
[06/26 03:12:44   1434s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:12:44   1434s] #Total wire length = 1194518 um.
[06/26 03:12:44   1434s] #Total half perimeter of net bounding box = 1075996 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER met1 = 361270 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER met2 = 446515 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER met3 = 217074 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER met4 = 154836 um.
[06/26 03:12:44   1434s] #Total wire length on LAYER met5 = 14328 um.
[06/26 03:12:44   1434s] #Total number of vias = 88856
[06/26 03:12:44   1434s] #Up-Via Summary (total 88856):
[06/26 03:12:44   1434s] #           
[06/26 03:12:44   1434s] #-----------------------
[06/26 03:12:44   1434s] # li1             36001
[06/26 03:12:44   1434s] # met1            41939
[06/26 03:12:44   1434s] # met2             6681
[06/26 03:12:44   1434s] # met3             3335
[06/26 03:12:44   1434s] # met4              900
[06/26 03:12:44   1434s] #-----------------------
[06/26 03:12:44   1434s] #                 88856 
[06/26 03:12:44   1434s] #
[06/26 03:12:44   1434s] #Total number of DRC violations = 17
[06/26 03:12:44   1434s] #Total number of violations on LAYER li1 = 0
[06/26 03:12:44   1434s] #Total number of violations on LAYER met1 = 0
[06/26 03:12:44   1434s] #Total number of violations on LAYER met2 = 7
[06/26 03:12:44   1434s] #Total number of violations on LAYER met3 = 0
[06/26 03:12:44   1434s] #Total number of violations on LAYER met4 = 10
[06/26 03:12:44   1434s] #Total number of violations on LAYER met5 = 0
[06/26 03:12:44   1434s] #Cpu time = 00:00:35
[06/26 03:12:44   1434s] #Elapsed time = 00:00:10
[06/26 03:12:44   1434s] #Increased memory = -134.25 (MB)
[06/26 03:12:44   1434s] #Total memory = 2132.45 (MB)
[06/26 03:12:44   1434s] #Peak memory = 2363.87 (MB)
[06/26 03:12:44   1434s] #
[06/26 03:12:44   1434s] #Start Post Routing Optimization.
[06/26 03:12:44   1434s] #start 1st post routing optimization iteration ...
[06/26 03:12:48   1444s] #    number of DRC violations = 17
[06/26 03:12:48   1444s] #
[06/26 03:12:48   1444s] #    By Layer and Type :
[06/26 03:12:48   1444s] #	         MetSpc   Totals
[06/26 03:12:48   1444s] #	li1           0        0
[06/26 03:12:48   1444s] #	met1          0        0
[06/26 03:12:48   1444s] #	met2          7        7
[06/26 03:12:48   1444s] #	met3          0        0
[06/26 03:12:48   1444s] #	met4         10       10
[06/26 03:12:48   1444s] #	Totals       17       17
[06/26 03:12:48   1444s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2128.79 (MB), peak = 2363.87 (MB)
[06/26 03:12:48   1444s] #start 2nd post routing optimization iteration ...
[06/26 03:12:51   1453s] #    number of DRC violations = 17
[06/26 03:12:51   1453s] #
[06/26 03:12:51   1453s] #    By Layer and Type :
[06/26 03:12:51   1453s] #	         MetSpc   Totals
[06/26 03:12:51   1453s] #	li1           0        0
[06/26 03:12:51   1453s] #	met1          0        0
[06/26 03:12:51   1453s] #	met2          7        7
[06/26 03:12:51   1453s] #	met3          0        0
[06/26 03:12:51   1453s] #	met4         10       10
[06/26 03:12:51   1453s] #	Totals       17       17
[06/26 03:12:51   1453s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 2122.08 (MB), peak = 2363.87 (MB)
[06/26 03:12:51   1453s] #Complete Post Routing Optimization.
[06/26 03:12:51   1453s] #Cpu time = 00:00:19
[06/26 03:12:51   1453s] #Elapsed time = 00:00:07
[06/26 03:12:51   1453s] #Increased memory = -10.36 (MB)
[06/26 03:12:51   1453s] #Total memory = 2122.08 (MB)
[06/26 03:12:51   1453s] #Peak memory = 2363.87 (MB)
[06/26 03:12:51   1453s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:12:51   1453s] #Total wire length = 1194518 um.
[06/26 03:12:51   1453s] #Total half perimeter of net bounding box = 1075996 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER met1 = 361270 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER met2 = 446515 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER met3 = 217074 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER met4 = 154836 um.
[06/26 03:12:51   1453s] #Total wire length on LAYER met5 = 14328 um.
[06/26 03:12:51   1453s] #Total number of vias = 88856
[06/26 03:12:51   1453s] #Up-Via Summary (total 88856):
[06/26 03:12:51   1453s] #           
[06/26 03:12:51   1453s] #-----------------------
[06/26 03:12:51   1453s] # li1             36001
[06/26 03:12:51   1453s] # met1            41939
[06/26 03:12:51   1453s] # met2             6681
[06/26 03:12:51   1453s] # met3             3335
[06/26 03:12:51   1453s] # met4              900
[06/26 03:12:51   1453s] #-----------------------
[06/26 03:12:51   1453s] #                 88856 
[06/26 03:12:51   1453s] #
[06/26 03:12:51   1453s] #Total number of DRC violations = 17
[06/26 03:12:51   1453s] #Total number of violations on LAYER li1 = 0
[06/26 03:12:51   1453s] #Total number of violations on LAYER met1 = 0
[06/26 03:12:51   1453s] #Total number of violations on LAYER met2 = 7
[06/26 03:12:51   1453s] #Total number of violations on LAYER met3 = 0
[06/26 03:12:51   1453s] #Total number of violations on LAYER met4 = 10
[06/26 03:12:51   1453s] #Total number of violations on LAYER met5 = 0
[06/26 03:12:51   1453s] #
[06/26 03:12:51   1453s] #start routing for process antenna violation fix ...
[06/26 03:12:51   1454s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:12:52   1454s] #
[06/26 03:12:52   1454s] #    By Layer and Type :
[06/26 03:12:52   1454s] #	         MetSpc   Totals
[06/26 03:12:52   1454s] #	li1           0        0
[06/26 03:12:52   1454s] #	met1          0        0
[06/26 03:12:52   1454s] #	met2          7        7
[06/26 03:12:52   1454s] #	met3          0        0
[06/26 03:12:52   1454s] #	met4         10       10
[06/26 03:12:52   1454s] #	Totals       17       17
[06/26 03:12:52   1454s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2157.82 (MB), peak = 2363.87 (MB)
[06/26 03:12:52   1454s] #
[06/26 03:12:52   1454s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:12:52   1454s] #Total wire length = 1194529 um.
[06/26 03:12:52   1454s] #Total half perimeter of net bounding box = 1075996 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER met1 = 361250 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER met2 = 446420 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER met3 = 217091 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER met4 = 154942 um.
[06/26 03:12:52   1454s] #Total wire length on LAYER met5 = 14332 um.
[06/26 03:12:52   1454s] #Total number of vias = 88912
[06/26 03:12:52   1454s] #Up-Via Summary (total 88912):
[06/26 03:12:52   1454s] #           
[06/26 03:12:52   1454s] #-----------------------
[06/26 03:12:52   1454s] # li1             36001
[06/26 03:12:52   1454s] # met1            41943
[06/26 03:12:52   1454s] # met2             6699
[06/26 03:12:52   1454s] # met3             3365
[06/26 03:12:52   1454s] # met4              904
[06/26 03:12:52   1454s] #-----------------------
[06/26 03:12:52   1454s] #                 88912 
[06/26 03:12:52   1454s] #
[06/26 03:12:52   1454s] #Total number of DRC violations = 17
[06/26 03:12:52   1454s] #Total number of net violated process antenna rule = 6
[06/26 03:12:52   1454s] #Total number of violations on LAYER li1 = 0
[06/26 03:12:52   1454s] #Total number of violations on LAYER met1 = 0
[06/26 03:12:52   1454s] #Total number of violations on LAYER met2 = 7
[06/26 03:12:52   1454s] #Total number of violations on LAYER met3 = 0
[06/26 03:12:52   1454s] #Total number of violations on LAYER met4 = 10
[06/26 03:12:52   1454s] #Total number of violations on LAYER met5 = 0
[06/26 03:12:52   1454s] #
[06/26 03:12:52   1455s] #
[06/26 03:12:52   1455s] # start diode insertion for process antenna violation fix ...
[06/26 03:12:52   1455s] # output diode eco list to '.nano_eco_diode.list1'.
[06/26 03:12:52   1455s] #
[06/26 03:12:52   1455s] OPERPROF: Starting DPlace-Init at level 1, MEM:2585.8M
[06/26 03:12:52   1455s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:12:52   1455s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2585.8M
[06/26 03:12:52   1455s] Core basic site is unithd
[06/26 03:12:52   1455s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2585.8M
[06/26 03:12:52   1455s] SiteArray: one-level site array dimensions = 661 x 3913
[06/26 03:12:52   1455s] SiteArray: use 10,345,972 bytes
[06/26 03:12:52   1455s] SiteArray: current memory after site array memory allocatiion 2585.8M
[06/26 03:12:52   1455s] SiteArray: FP blocked sites are writable
[06/26 03:12:52   1455s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.027, REAL:0.028, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.044, REAL:0.044, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2585.8M
[06/26 03:12:52   1455s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/26 03:12:52   1455s] Mark StBox On SiteArr starts
[06/26 03:12:52   1455s] Mark StBox On SiteArr ends
[06/26 03:12:52   1455s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.088, REAL:0.027, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.095, REAL:0.034, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.006, REAL:0.006, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.233, REAL:0.172, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.151, REAL:0.153, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.481, REAL:0.423, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.482, REAL:0.424, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2585.8M
[06/26 03:12:52   1455s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2585.8M
[06/26 03:12:53   1455s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2585.8MB).
[06/26 03:12:53   1455s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.738, REAL:0.681, MEM:2585.8M
[06/26 03:12:53   1456s] # ** Added 6 diode instances.
[06/26 03:12:53   1456s] # All Diodes placed at ideal locations.
[06/26 03:12:53   1456s] #
[06/26 03:12:53   1456s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.006, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF: Starting DPlace-Init at level 1, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.028, REAL:0.028, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.042, REAL:0.042, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2604.9M
[06/26 03:12:53   1456s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.804, REAL:0.446, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.810, REAL:0.452, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.004, REAL:0.004, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.933, REAL:0.577, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.138, REAL:0.139, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.167, REAL:0.812, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.167, REAL:0.812, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.420, REAL:1.020, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2604.9M
[06/26 03:12:54   1457s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.052, REAL:0.053, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.052, REAL:0.053, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.053, REAL:0.053, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.005, REAL:0.005, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2604.9M
[06/26 03:12:55   1458s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2604.9M
[06/26 03:12:55   1458s] # 6 diode(s) added
[06/26 03:12:55   1458s] # 5 old filler cell(s) deleted
[06/26 03:12:55   1458s] # 7 new filler cell(s) added
[06/26 03:12:55   1458s] #
[06/26 03:13:01   1474s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2162.15 (MB), peak = 2363.87 (MB)
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1474s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:13:01   1474s] #Total wire length = 1194578 um.
[06/26 03:13:01   1474s] #Total half perimeter of net bounding box = 1076040 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met1 = 361292 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met2 = 446491 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met3 = 217078 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met4 = 154892 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met5 = 14329 um.
[06/26 03:13:01   1474s] #Total number of vias = 88934
[06/26 03:13:01   1474s] #Up-Via Summary (total 88934):
[06/26 03:13:01   1474s] #           
[06/26 03:13:01   1474s] #-----------------------
[06/26 03:13:01   1474s] # li1             36007
[06/26 03:13:01   1474s] # met1            41954
[06/26 03:13:01   1474s] # met2             6704
[06/26 03:13:01   1474s] # met3             3365
[06/26 03:13:01   1474s] # met4              904
[06/26 03:13:01   1474s] #-----------------------
[06/26 03:13:01   1474s] #                 88934 
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1474s] #Total number of DRC violations = 16
[06/26 03:13:01   1474s] #Total number of net violated process antenna rule = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER li1 = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER met1 = 1
[06/26 03:13:01   1474s] #Total number of violations on LAYER met2 = 6
[06/26 03:13:01   1474s] #Total number of violations on LAYER met3 = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER met4 = 9
[06/26 03:13:01   1474s] #Total number of violations on LAYER met5 = 0
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1474s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:13:01   1474s] #Total wire length = 1194578 um.
[06/26 03:13:01   1474s] #Total half perimeter of net bounding box = 1076040 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met1 = 361292 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met2 = 446491 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met3 = 217078 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met4 = 154892 um.
[06/26 03:13:01   1474s] #Total wire length on LAYER met5 = 14329 um.
[06/26 03:13:01   1474s] #Total number of vias = 88934
[06/26 03:13:01   1474s] #Up-Via Summary (total 88934):
[06/26 03:13:01   1474s] #           
[06/26 03:13:01   1474s] #-----------------------
[06/26 03:13:01   1474s] # li1             36007
[06/26 03:13:01   1474s] # met1            41954
[06/26 03:13:01   1474s] # met2             6704
[06/26 03:13:01   1474s] # met3             3365
[06/26 03:13:01   1474s] # met4              904
[06/26 03:13:01   1474s] #-----------------------
[06/26 03:13:01   1474s] #                 88934 
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1474s] #Total number of DRC violations = 16
[06/26 03:13:01   1474s] #Total number of net violated process antenna rule = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER li1 = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER met1 = 1
[06/26 03:13:01   1474s] #Total number of violations on LAYER met2 = 6
[06/26 03:13:01   1474s] #Total number of violations on LAYER met3 = 0
[06/26 03:13:01   1474s] #Total number of violations on LAYER met4 = 9
[06/26 03:13:01   1474s] #Total number of violations on LAYER met5 = 0
[06/26 03:13:01   1474s] #
[06/26 03:13:01   1475s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[06/26 03:13:01   1475s] #
[06/26 03:13:01   1475s] #Start Post Route wire spreading..
[06/26 03:13:01   1475s] #
[06/26 03:13:01   1475s] #Start data preparation for wire spreading...
[06/26 03:13:01   1475s] #
[06/26 03:13:01   1475s] #Data preparation is done on Wed Jun 26 03:13:01 2024
[06/26 03:13:01   1475s] #
[06/26 03:13:02   1475s] #
[06/26 03:13:02   1475s] #Start Post Route Wire Spread.
[06/26 03:13:04   1479s] #Done with 2029 horizontal wires in 5 hboxes and 2989 vertical wires in 5 hboxes.
[06/26 03:13:04   1479s] #Complete Post Route Wire Spread.
[06/26 03:13:04   1479s] #
[06/26 03:13:04   1479s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:13:04   1479s] #Total wire length = 1196584 um.
[06/26 03:13:04   1479s] #Total half perimeter of net bounding box = 1076040 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met1 = 361838 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met2 = 447713 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met3 = 217230 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met4 = 154979 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met5 = 14329 um.
[06/26 03:13:04   1479s] #Total number of vias = 88934
[06/26 03:13:04   1479s] #Up-Via Summary (total 88934):
[06/26 03:13:04   1479s] #           
[06/26 03:13:04   1479s] #-----------------------
[06/26 03:13:04   1479s] # li1             36007
[06/26 03:13:04   1479s] # met1            41954
[06/26 03:13:04   1479s] # met2             6704
[06/26 03:13:04   1479s] # met3             3365
[06/26 03:13:04   1479s] # met4              904
[06/26 03:13:04   1479s] #-----------------------
[06/26 03:13:04   1479s] #                 88934 
[06/26 03:13:04   1479s] #
[06/26 03:13:04   1479s] #   number of violations = 16
[06/26 03:13:04   1479s] #
[06/26 03:13:04   1479s] #    By Layer and Type :
[06/26 03:13:04   1479s] #	         MetSpc    Short   Totals
[06/26 03:13:04   1479s] #	li1           0        0        0
[06/26 03:13:04   1479s] #	met1          0        1        1
[06/26 03:13:04   1479s] #	met2          5        1        6
[06/26 03:13:04   1479s] #	met3          0        0        0
[06/26 03:13:04   1479s] #	met4          8        1        9
[06/26 03:13:04   1479s] #	Totals       13        3       16
[06/26 03:13:04   1479s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2295.31 (MB), peak = 2363.87 (MB)
[06/26 03:13:04   1479s] #CELL_VIEW riscv_top,init has 16 DRC violations
[06/26 03:13:04   1479s] #Total number of DRC violations = 16
[06/26 03:13:04   1479s] #Total number of net violated process antenna rule = 0
[06/26 03:13:04   1479s] #Total number of violations on LAYER li1 = 0
[06/26 03:13:04   1479s] #Total number of violations on LAYER met1 = 1
[06/26 03:13:04   1479s] #Total number of violations on LAYER met2 = 6
[06/26 03:13:04   1479s] #Total number of violations on LAYER met3 = 0
[06/26 03:13:04   1479s] #Total number of violations on LAYER met4 = 9
[06/26 03:13:04   1479s] #Total number of violations on LAYER met5 = 0
[06/26 03:13:04   1479s] #Post Route wire spread is done.
[06/26 03:13:04   1479s] #Total number of nets with non-default rule or having extra spacing = 309
[06/26 03:13:04   1479s] #Total wire length = 1196584 um.
[06/26 03:13:04   1479s] #Total half perimeter of net bounding box = 1076040 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER li1 = 495 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met1 = 361838 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met2 = 447713 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met3 = 217230 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met4 = 154979 um.
[06/26 03:13:04   1479s] #Total wire length on LAYER met5 = 14329 um.
[06/26 03:13:04   1479s] #Total number of vias = 88934
[06/26 03:13:04   1479s] #Up-Via Summary (total 88934):
[06/26 03:13:04   1479s] #           
[06/26 03:13:04   1479s] #-----------------------
[06/26 03:13:04   1479s] # li1             36007
[06/26 03:13:04   1479s] # met1            41954
[06/26 03:13:04   1479s] # met2             6704
[06/26 03:13:04   1479s] # met3             3365
[06/26 03:13:04   1479s] # met4              904
[06/26 03:13:04   1479s] #-----------------------
[06/26 03:13:04   1479s] #                 88934 
[06/26 03:13:04   1479s] #
[06/26 03:13:04   1480s] #route_detail Statistics:
[06/26 03:13:04   1480s] #Cpu time = 00:01:21
[06/26 03:13:04   1480s] #Elapsed time = 00:00:30
[06/26 03:13:04   1480s] #Increased memory = -113.02 (MB)
[06/26 03:13:04   1480s] #Total memory = 2153.68 (MB)
[06/26 03:13:04   1480s] #Peak memory = 2363.87 (MB)
[06/26 03:13:04   1480s] #Updating routing design signature
[06/26 03:13:04   1480s] #Created 506 library cell signatures
[06/26 03:13:04   1480s] #Created 11520 NETS and 0 SPECIALNETS signatures
[06/26 03:13:05   1480s] #Created 287983 instance signatures
[06/26 03:13:05   1480s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2158.89 (MB), peak = 2363.87 (MB)
[06/26 03:13:05   1481s] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2158.89 (MB), peak = 2363.87 (MB)
[06/26 03:13:06   1482s] #
[06/26 03:13:06   1482s] #route_global_detail statistics:
[06/26 03:13:06   1482s] #Cpu time = 00:01:37
[06/26 03:13:06   1482s] #Elapsed time = 00:00:42
[06/26 03:13:06   1482s] #Increased memory = -55.86 (MB)
[06/26 03:13:06   1482s] #Total memory = 1973.30 (MB)
[06/26 03:13:06   1482s] #Peak memory = 2363.87 (MB)
[06/26 03:13:06   1482s] #Number of warnings = 24
[06/26 03:13:06   1482s] #Total number of warnings = 108
[06/26 03:13:06   1482s] #Number of fails = 0
[06/26 03:13:06   1482s] #Total number of fails = 0
[06/26 03:13:06   1482s] #Complete route_global_detail on Wed Jun 26 03:13:06 2024
[06/26 03:13:06   1482s] #
[06/26 03:13:06   1482s] ### 
[06/26 03:13:06   1482s] ###   Scalability Statistics
[06/26 03:13:06   1482s] ### 
[06/26 03:13:06   1482s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:13:06   1482s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[06/26 03:13:06   1482s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:13:06   1482s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/26 03:13:06   1482s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/26 03:13:06   1482s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/26 03:13:06   1482s] ###   DB Import                     |        00:00:02|        00:00:01|             1.4|
[06/26 03:13:06   1482s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[06/26 03:13:06   1482s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[06/26 03:13:06   1482s] ###   Data Preparation              |        00:00:03|        00:00:02|             1.3|
[06/26 03:13:06   1482s] ###   Global Routing                |        00:00:06|        00:00:03|             2.0|
[06/26 03:13:06   1482s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[06/26 03:13:06   1482s] ###   Detail Routing                |        00:00:35|        00:00:10|             3.5|
[06/26 03:13:06   1482s] ###   Antenna Fixing                |        00:00:18|        00:00:08|             2.1|
[06/26 03:13:06   1482s] ###   Entire Command                |        00:01:37|        00:00:42|             2.3|
[06/26 03:13:06   1482s] ### --------------------------------+----------------+----------------+----------------+
[06/26 03:13:06   1482s] ### 
[06/26 03:13:06   1482s] **opt_design ... cpu = 0:04:21, real = 0:02:33, mem = 1942.8M, totSessionCpu=0:24:42 **
[06/26 03:13:06   1482s] -routeWithEco false                       # bool, default=false, user setting
[06/26 03:13:06   1482s] -routeSelectedNetOnly false               # bool, default=false
[06/26 03:13:06   1482s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/26 03:13:06   1482s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/26 03:13:06   1482s] New Signature Flow (restoreNanoRouteOptions) ....
[06/26 03:13:06   1482s] Extraction called for design 'riscv_top' of instances=287983 and nets=11520 using extraction engine 'post_route' at effort level 'low' .
[06/26 03:13:06   1482s] post_route (extract_rc_effort_level low) RC Extraction called for design riscv_top.
[06/26 03:13:06   1482s] RC Extraction called in multi-corner(2) mode.
[06/26 03:13:06   1482s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:13:06   1482s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:13:06   1482s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/26 03:13:06   1482s] * Layer Id             : 1 - M1
[06/26 03:13:06   1482s]       Thickness        : 0.1
[06/26 03:13:06   1482s]       Min Width        : 0.17
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] * Layer Id             : 2 - M2
[06/26 03:13:06   1482s]       Thickness        : 0.35
[06/26 03:13:06   1482s]       Min Width        : 0.14
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] * Layer Id             : 3 - M3
[06/26 03:13:06   1482s]       Thickness        : 0.35
[06/26 03:13:06   1482s]       Min Width        : 0.14
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] * Layer Id             : 4 - M4
[06/26 03:13:06   1482s]       Thickness        : 0.8
[06/26 03:13:06   1482s]       Min Width        : 0.3
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] * Layer Id             : 5 - M5
[06/26 03:13:06   1482s]       Thickness        : 0.8
[06/26 03:13:06   1482s]       Min Width        : 0.3
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] * Layer Id             : 6 - M6
[06/26 03:13:06   1482s]       Thickness        : 1.2
[06/26 03:13:06   1482s]       Min Width        : 1.6
[06/26 03:13:06   1482s]       Layer Dielectric : 4.1
[06/26 03:13:06   1482s] extractDetailRC Option : -outfile /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d -maxResLength 200  -basic
[06/26 03:13:06   1482s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[06/26 03:13:06   1482s]       RC Corner Indexes            0       1   
[06/26 03:13:06   1482s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:13:06   1482s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/26 03:13:06   1482s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:13:06   1482s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:13:06   1482s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:13:06   1482s] Shrink Factor                : 1.00000
[06/26 03:13:06   1482s] Initializing multi-corner resistance tables ...
[06/26 03:13:06   1482s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2527.1M)
[06/26 03:13:06   1482s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for storing RC.
[06/26 03:13:07   1482s] 2024/06/26 03:13:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:07   1482s] 2024/06/26 03:13:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:07   1482s] Extracted 10.001% (CPU Time= 0:00:00.4  MEM= 2571.1M)
[06/26 03:13:07   1482s] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 2571.1M)
[06/26 03:13:07   1482s] Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 2571.1M)
[06/26 03:13:07   1482s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 2571.1M)
[06/26 03:13:07   1483s] Extracted 50.0008% (CPU Time= 0:00:00.9  MEM= 2571.1M)
[06/26 03:13:07   1483s] Extracted 60.0007% (CPU Time= 0:00:01.2  MEM= 2575.1M)
[06/26 03:13:07   1483s] Extracted 70.0007% (CPU Time= 0:00:01.3  MEM= 2575.1M)
[06/26 03:13:08   1483s] Extracted 80.0006% (CPU Time= 0:00:01.4  MEM= 2575.1M)
[06/26 03:13:08   1483s] Extracted 90.0006% (CPU Time= 0:00:01.6  MEM= 2575.1M)
[06/26 03:13:08   1484s] Extracted 100% (CPU Time= 0:00:02.0  MEM= 2575.1M)
[06/26 03:13:08   1484s] Number of Extracted Resistors     : 297892
[06/26 03:13:08   1484s] Number of Extracted Ground Cap.   : 298885
[06/26 03:13:08   1484s] Number of Extracted Coupling Cap. : 582736
[06/26 03:13:08   1484s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:13:08   1484s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[06/26 03:13:08   1484s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2559.1M)
[06/26 03:13:08   1484s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb_Filter.rcdb.d' for storing RC.
[06/26 03:13:08   1484s] 2024/06/26 03:13:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:08   1484s] 2024/06/26 03:13:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:08   1484s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 10645 times net's RC data read were performed.
[06/26 03:13:08   1484s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2567.070M)
[06/26 03:13:08   1484s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:13:08   1484s] processing rcdb (/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d) for hinst (top) of cell (riscv_top);
[06/26 03:13:09   1484s] 2024/06/26 03:13:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:09   1484s] 2024/06/26 03:13:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:09   1484s] 2024/06/26 03:13:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:09   1484s] 2024/06/26 03:13:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:09   1484s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2567.070M)
[06/26 03:13:09   1484s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 2567.070M)
[06/26 03:13:09   1484s] **opt_design ... cpu = 0:04:24, real = 0:02:36, mem = 1931.3M, totSessionCpu=0:24:45 **
[06/26 03:13:09   1484s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:13:09   1484s] Begin IPO call back ...
[06/26 03:13:09   1485s] End IPO call back ...
[06/26 03:13:10   1485s] #################################################################################
[06/26 03:13:10   1485s] # Design Stage: PostRoute
[06/26 03:13:10   1485s] # Design Name: riscv_top
[06/26 03:13:10   1485s] # Design Mode: 130nm
[06/26 03:13:10   1485s] # Analysis Mode: MMMC OCV 
[06/26 03:13:10   1485s] # Parasitics Mode: SPEF/RCDB
[06/26 03:13:10   1485s] # Signoff Settings: SI On 
[06/26 03:13:10   1485s] #################################################################################
[06/26 03:13:10   1486s] Topological Sorting (REAL = 0:00:00.0, MEM = 2566.5M, InitMEM = 2564.9M)
[06/26 03:13:10   1486s] Setting infinite Tws ...
[06/26 03:13:10   1486s] First Iteration Infinite Tw... 
[06/26 03:13:10   1486s] Calculate early delays in OCV mode...
[06/26 03:13:10   1486s] Calculate late delays in OCV mode...
[06/26 03:13:10   1486s] Start delay calculation (fullDC) (4 T). (MEM=2566.52)
[06/26 03:13:10   1486s] Initializing multi-corner resistance tables ...
[06/26 03:13:10   1486s] End AAE Lib Interpolated Model. (MEM=2582.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:10   1486s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:13:10   1486s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2584.8M)
[06/26 03:13:10   1486s] AAE_INFO: 4 threads acquired from CTE.
[06/26 03:13:12   1493s] Total number of fetched objects 10727
[06/26 03:13:12   1493s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:13:12   1493s] AAE_INFO-618: Total number of nets in the design is 11520,  95.2 percent of the nets selected for SI analysis
[06/26 03:13:12   1493s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:13:12   1493s] End delay calculation. (MEM=2760.91 CPU=0:00:06.9 REAL=0:00:02.0)
[06/26 03:13:12   1493s] End delay calculation (fullDC). (MEM=2760.91 CPU=0:00:07.5 REAL=0:00:02.0)
[06/26 03:13:12   1493s] *** CDM Built up (cpu=0:00:08.2  real=0:00:02.0  mem= 2760.9M) ***
[06/26 03:13:13   1494s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2728.9M)
[06/26 03:13:13   1494s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:13:13   1494s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2760.9M)
[06/26 03:13:13   1494s] Starting SI iteration 2
[06/26 03:13:13   1495s] Calculate early delays in OCV mode...
[06/26 03:13:13   1495s] Calculate late delays in OCV mode...
[06/26 03:13:13   1495s] Start delay calculation (fullDC) (4 T). (MEM=2594.86)
[06/26 03:13:13   1495s] End AAE Lib Interpolated Model. (MEM=2594.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:14   1497s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 43. 
[06/26 03:13:14   1497s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 10727. 
[06/26 03:13:14   1497s] Total number of fetched objects 10727
[06/26 03:13:14   1497s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:13:14   1497s] AAE_INFO-618: Total number of nets in the design is 11520,  15.3 percent of the nets selected for SI analysis
[06/26 03:13:14   1497s] End delay calculation. (MEM=2715.48 CPU=0:00:02.3 REAL=0:00:01.0)
[06/26 03:13:14   1497s] End delay calculation (fullDC). (MEM=2715.48 CPU=0:00:02.4 REAL=0:00:01.0)
[06/26 03:13:14   1497s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 2715.5M) ***
[06/26 03:13:14   1499s] *** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:05.0 totSessionCpu=0:24:59 mem=2715.5M)
[06/26 03:13:14   1499s] ** Profile ** Start :  cpu=0:00:00.0, mem=2715.5M
[06/26 03:13:14   1499s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2715.5M
[06/26 03:13:14   1499s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.028, REAL:0.029, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.043, REAL:0.043, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2715.5M
[06/26 03:13:15   1499s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2715.5M
[06/26 03:13:15   1500s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.905, REAL:0.558, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.911, REAL:0.564, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.004, REAL:0.004, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:1.042, REAL:0.696, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.136, REAL:0.137, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.275, REAL:0.931, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.275, REAL:0.931, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.030, REAL:0.031, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.036, REAL:0.036, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2747.5M
[06/26 03:13:15   1500s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2747.5M
[06/26 03:13:15   1500s] ** Profile ** Other data :  cpu=0:00:01.6, mem=2747.5M
[06/26 03:13:16   1500s] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2747.5M
[06/26 03:13:16   1501s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2747.5M
[06/26 03:13:16   1501s] 
[06/26 03:13:16   1501s] ------------------------------------------------------------
[06/26 03:13:16   1501s]        Post-ecoRoute Summary                             
[06/26 03:13:16   1501s] ------------------------------------------------------------
[06/26 03:13:16   1501s] 
[06/26 03:13:16   1501s] Setup views included:
[06/26 03:13:16   1501s]  ss_100C_1v60.setup_view 
[06/26 03:13:16   1501s] 
[06/26 03:13:16   1501s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:16   1501s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:13:16   1501s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:16   1501s] |           WNS (ns):|  0.055  |  0.064  |  0.055  |  0.485  |
[06/26 03:13:16   1501s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:13:16   1501s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:13:16   1501s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:13:16   1501s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:16   1501s] 
[06/26 03:13:16   1501s] +----------------+-------------------------------+------------------+
[06/26 03:13:16   1501s] |                |              Real             |       Total      |
[06/26 03:13:16   1501s] |    DRVs        +------------------+------------+------------------|
[06/26 03:13:16   1501s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:13:16   1501s] +----------------+------------------+------------+------------------+
[06/26 03:13:16   1501s] |   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
[06/26 03:13:16   1501s] |   max_tran     |    361 (364)     |   -0.332   |    749 (752)     |
[06/26 03:13:16   1501s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:13:16   1501s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:13:16   1501s] +----------------+------------------+------------+------------------+
[06/26 03:13:16   1501s] 
[06/26 03:13:16   1501s] Density: 4.905%
[06/26 03:13:16   1501s]        (100.001% with Fillers)
[06/26 03:13:16   1501s] Total number of glitch violations: 0
[06/26 03:13:16   1501s] ------------------------------------------------------------
[06/26 03:13:16   1501s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2747.5M
[06/26 03:13:16   1501s] **opt_design ... cpu = 0:04:40, real = 0:02:43, mem = 2037.1M, totSessionCpu=0:25:01 **
[06/26 03:13:16   1501s] **opt_design ... cpu = 0:04:40, real = 0:02:43, mem = 2037.1M, totSessionCpu=0:25:01 **
[06/26 03:13:16   1501s] Executing marking Critical Nets1
[06/26 03:13:16   1501s] *** Timing NOT met, worst failing slack is 0.055
[06/26 03:13:16   1501s] *** Check timing (0:00:00.0)
[06/26 03:13:16   1501s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[06/26 03:13:16   1501s] Info: 301 clock nets excluded from IPO operation.
[06/26 03:13:16   1501s] End AAE Lib Interpolated Model. (MEM=2594.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:16   1501s] PhyDesignGrid: maxLocalDensity 1.00
[06/26 03:13:16   1501s] ### Creating PhyDesignMc. totSessionCpu=0:25:01 mem=2594.9M
[06/26 03:13:16   1501s] OPERPROF: Starting DPlace-Init at level 1, MEM:2594.9M
[06/26 03:13:16   1501s] #spOpts: N=130 mergeVia=F cut2cut 
[06/26 03:13:16   1501s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.002, REAL:0.002, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.006, REAL:0.006, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.134, REAL:0.135, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.304, REAL:0.307, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.305, REAL:0.307, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.031, REAL:0.031, MEM:2594.9M
[06/26 03:13:16   1501s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.037, REAL:0.037, MEM:2594.9M
[06/26 03:13:17   1501s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2594.9MB).
[06/26 03:13:17   1501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.586, REAL:0.591, MEM:2594.9M
[06/26 03:13:17   1502s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:03 mem=2594.9M
[06/26 03:13:21   1507s] *info: 301 clock nets excluded
[06/26 03:13:21   1507s] *info: 8 special nets excluded.
[06/26 03:13:21   1507s] *info: 811 no-driver nets excluded.
[06/26 03:13:23   1508s] PathGroup :  reg2cgate  TargetSlack : 0.1 
[06/26 03:13:23   1508s] PathGroup :  reg2reg  TargetSlack : 0.1 
[06/26 03:13:23   1509s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 100.00
[06/26 03:13:23   1509s] Optimizer TNS Opt
[06/26 03:13:23   1509s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2789.9M
[06/26 03:13:23   1509s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.006, REAL:0.005, MEM:2789.9M
[06/26 03:13:24   1509s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[06/26 03:13:24   1509s] Info: End MT loop @oiCellDelayCachingJob.
[06/26 03:13:24   1509s] Active Path Group: reg2cgate reg2reg  
[06/26 03:13:24   1509s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:13:24   1509s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|                     End Point                      |
[06/26 03:13:24   1509s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:13:24   1509s] |   0.055|    0.055|   0.000|    0.000|   100.00%|   0:00:00.0| 2805.9M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:13:24   1509s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:13:24   1509s] |   0.055|    0.055|   0.000|    0.000|   100.00%|   0:00:00.0| 2844.1M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:13:24   1509s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:13:24   1509s] |   0.055|    0.055|   0.000|    0.000|   100.00%|   0:00:00.0| 2844.1M|ss_100C_1v60.setup_view|reg2cgate| mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ |
[06/26 03:13:24   1509s] |        |         |        |         |          |            |        |                       |         | GATE                                               |
[06/26 03:13:24   1509s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+----------------------------------------------------+
[06/26 03:13:24   1509s] 
[06/26 03:13:24   1509s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2844.1M) ***
[06/26 03:13:24   1510s]   Timing Snapshot: (TGT)
[06/26 03:13:24   1510s]      Weighted WNS: -0.041
[06/26 03:13:24   1510s]       All  PG WNS: -0.045
[06/26 03:13:24   1510s]       High PG WNS: -0.045
[06/26 03:13:24   1510s]       All  PG TNS: 0.000
[06/26 03:13:24   1510s]       High PG TNS: 0.000
[06/26 03:13:24   1510s]    Category Slack: { [L, -0.045] [H, -0.045] [H, -0.036] }
[06/26 03:13:24   1510s] 
[06/26 03:13:24   1510s] Checking setup slack degradation ...
[06/26 03:13:24   1510s] 
[06/26 03:13:24   1510s] Recovery Manager:
[06/26 03:13:24   1510s]   Low  Effort WNS Jump: 0.045 (REF: 0.000, TGT: -0.045, Threshold: 0.150) - Skip
[06/26 03:13:24   1510s]   High Effort WNS Jump: 0.045 (REF: { 0.000, 0.000 }, TGT: { -0.045, -0.036 }, Threshold: 0.075) - Skip
[06/26 03:13:24   1510s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/26 03:13:24   1510s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/26 03:13:24   1510s] 
[06/26 03:13:24   1510s] 
[06/26 03:13:24   1510s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2844.1M) ***
[06/26 03:13:24   1510s] **** Begin NDR-Layer Usage Statistics ****
[06/26 03:13:24   1510s] Layer 3 has 301 constrained nets 
[06/26 03:13:24   1510s] **** End NDR-Layer Usage Statistics ****
[06/26 03:13:24   1510s] 
[06/26 03:13:24   1510s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2844.1M) ***
[06/26 03:13:24   1510s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2733.8M
[06/26 03:13:24   1510s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2733.8M
[06/26 03:13:24   1510s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2733.8M
[06/26 03:13:24   1510s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2733.8M
[06/26 03:13:24   1510s] End: GigaOpt Optimization in post-eco TNS mode
[06/26 03:13:24   1510s] Running postRoute recovery in postEcoRoute mode
[06/26 03:13:24   1510s] **opt_design ... cpu = 0:04:49, real = 0:02:51, mem = 2163.4M, totSessionCpu=0:25:10 **
[06/26 03:13:25   1510s]   Timing/DRV Snapshot: (TGT)
[06/26 03:13:25   1510s]      Weighted WNS: -0.041
[06/26 03:13:25   1510s]       All  PG WNS: -0.045
[06/26 03:13:25   1510s]       High PG WNS: -0.045
[06/26 03:13:25   1510s]       All  PG TNS: 0.000
[06/26 03:13:25   1510s]       High PG TNS: 0.000
[06/26 03:13:25   1510s]          Tran DRV: 361
[06/26 03:13:25   1510s]           Cap DRV: 1
[06/26 03:13:25   1510s]        Fanout DRV: 0
[06/26 03:13:25   1510s]            Glitch: 0
[06/26 03:13:25   1510s]    Category Slack: { [L, -0.045] [H, -0.045] [H, -0.036] }
[06/26 03:13:25   1510s] 
[06/26 03:13:25   1510s] Checking setup slack degradation ...
[06/26 03:13:25   1510s] 
[06/26 03:13:25   1510s] Recovery Manager:
[06/26 03:13:25   1510s]   Low  Effort WNS Jump: 0.045 (REF: 0.000, TGT: -0.045, Threshold: 0.150) - Skip
[06/26 03:13:25   1510s]   High Effort WNS Jump: 0.045 (REF: { 0.000, 0.000 }, TGT: { -0.045, -0.036 }, Threshold: 0.075) - Skip
[06/26 03:13:25   1510s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/26 03:13:25   1510s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/26 03:13:25   1510s] 
[06/26 03:13:25   1510s] 
[06/26 03:13:25   1510s] Recovery Manager:
[06/26 03:13:25   1510s]     Tran DRV degradation : 0 (364 -> 361, Margin 20) - Skip
[06/26 03:13:25   1510s]      Cap DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[06/26 03:13:25   1510s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/26 03:13:25   1510s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/26 03:13:25   1510s] 
[06/26 03:13:25   1510s] Checking DRV degradation...
[06/26 03:13:25   1510s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/26 03:13:25   1510s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2638.99M, totSessionCpu=0:25:11).
[06/26 03:13:25   1510s] **opt_design ... cpu = 0:04:50, real = 0:02:52, mem = 2163.5M, totSessionCpu=0:25:11 **
[06/26 03:13:25   1510s] 
[06/26 03:13:33   1518s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:33   1518s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:13:33   1518s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:33   1518s] [hotspot] max/total 0.17/0.17, big hotspot (>10) total 0.00
[06/26 03:13:33   1518s] [hotspot] | normalized |          0.17 |          0.17 |
[06/26 03:13:33   1518s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:33   1518s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[06/26 03:13:33   1518s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:13:33   1518s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:33   1518s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:13:33   1518s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:33   1518s] [hotspot] |  1  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:13:33   1518s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:33   1518s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2642.7M
[06/26 03:13:33   1518s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.011, REAL:0.011, MEM:2642.7M
[06/26 03:13:33   1518s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2642.7M
[06/26 03:13:33   1518s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2642.7M
[06/26 03:13:33   1518s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2642.7M
[06/26 03:13:33   1518s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.199, REAL:0.201, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.200, REAL:0.201, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:2642.7M
[06/26 03:13:33   1519s] 
[06/26 03:13:33   1519s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.033, REAL:0.033, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2642.7M
[06/26 03:13:33   1519s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.038, REAL:0.038, MEM:2642.7M
[06/26 03:13:34   1519s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:13:34   1519s] UM:                                                                   postroute.recovery
[06/26 03:13:34   1519s] Latch borrow mode reset to max_borrow
[06/26 03:13:34   1520s] Set spgFreeCellsHonorFence to 1
[06/26 03:13:34   1520s] cleaningup cpe interface
[06/26 03:13:34   1520s] Reported timing to dir ./timingReports
[06/26 03:13:34   1520s] **opt_design ... cpu = 0:05:00, real = 0:03:01, mem = 2112.9M, totSessionCpu=0:25:21 **
[06/26 03:13:34   1520s] End AAE Lib Interpolated Model. (MEM=2607.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:34   1520s] Begin: glitch net info
[06/26 03:13:34   1520s] glitch slack range: number of glitch nets
[06/26 03:13:34   1520s] glitch slack < -0.32 : 0
[06/26 03:13:34   1520s] -0.32 < glitch slack < -0.28 : 0
[06/26 03:13:34   1520s] -0.28 < glitch slack < -0.24 : 0
[06/26 03:13:34   1520s] -0.24 < glitch slack < -0.2 : 0
[06/26 03:13:34   1520s] -0.2 < glitch slack < -0.16 : 0
[06/26 03:13:34   1520s] -0.16 < glitch slack < -0.12 : 0
[06/26 03:13:34   1520s] -0.12 < glitch slack < -0.08 : 0
[06/26 03:13:34   1520s] -0.08 < glitch slack < -0.04 : 0
[06/26 03:13:34   1520s] -0.04 < glitch slack : 0
[06/26 03:13:34   1520s] End: glitch net info
[06/26 03:13:34   1520s] 2024/06/26 03:13:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:34   1520s] 2024/06/26 03:13:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:34   1520s] ** Profile ** Start :  cpu=0:00:00.0, mem=2607.7M
[06/26 03:13:34   1520s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2607.7M
[06/26 03:13:34   1520s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2607.7M
[06/26 03:13:34   1520s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2607.7M
[06/26 03:13:34   1520s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2607.7M
[06/26 03:13:34   1520s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2607.7M
[06/26 03:13:34   1521s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.032, REAL:0.032, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.050, REAL:0.051, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2607.7M
[06/26 03:13:35   1521s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.088, REAL:0.027, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.094, REAL:0.033, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.006, REAL:0.006, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.240, REAL:0.180, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.007, REAL:0.007, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.154, REAL:0.155, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.505, REAL:0.447, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.505, REAL:0.447, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.034, REAL:0.035, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.041, REAL:0.041, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.006, REAL:0.006, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2639.7M
[06/26 03:13:35   1521s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:35   1521s] ** Profile ** Other data :  cpu=0:00:00.9, mem=2639.7M
[06/26 03:13:35   1521s] End AAE Lib Interpolated Model. (MEM=2639.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:35   1521s]  
[06/26 03:13:35   1521s] **INFO: Starting Blocking QThread with 4 CPU
[06/26 03:13:35   1521s]    ____________________________________________________________________
[06/26 03:13:35   1521s] __/ message from Blocking QThread
[06/26 03:13:35   1521s] Multi-CPU acceleration using 4 CPU(s).
[06/26 03:13:35   1521s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[06/26 03:13:35   1521s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[06/26 03:13:35   1521s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:13:35   1521s] 
[06/26 03:13:35   1521s] Multithreaded Timing Analysis is initialized with 4 threads
[06/26 03:13:35   1521s] 
[06/26 03:13:35   1521s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:13:35   1521s] Begin IPO call back ...
[06/26 03:13:35   1521s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:13:35   1521s] Begin IPO call back ...
[06/26 03:13:35   1521s] End IPO call back ...
[06/26 03:13:36   1521s] End IPO call back ...
[06/26 03:13:35   1521s] #################################################################################
[06/26 03:13:36   1521s] #################################################################################
[06/26 03:13:35   1521s] # Design Stage: PostRoute
[06/26 03:13:35   1521s] # Design Name: riscv_top
[06/26 03:13:35   1521s] # Design Mode: 130nm
[06/26 03:13:35   1521s] # Analysis Mode: [06/26 03:13:36   1521s] # Design Stage: PostRoute
[06/26 03:13:36   1521s] # Design Name: riscv_top
[06/26 03:13:36   1521s] # Design Mode: 130nm
[06/26 03:13:36   1521s] # Analysis Mode: MMMC OCV 
[06/26 03:13:35   1521s] # Parasitics Mode: SPEF/RCDB
MMMC OCV 
[06/26 03:13:36   1521s] # Parasitics Mode: SPEF/RCDB
[06/26 03:13:35   1521s] # Signoff Settings: SI On 
[06/26 03:13:36   1521s] # Signoff Settings: SI On 
[06/26 03:13:35   1521s] #################################################################################
[06/26 03:13:36   1521s] #################################################################################
[06/26 03:13:35   1521s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[06/26 03:13:35   1521s] First Iteration Infinite Tw... 
[06/26 03:13:35   1521s] Calculate late delays in OCV mode...
[06/26 03:13:36   1521s] Calculate late delays in OCV mode...
[06/26 03:13:35   1521s] Calculate early delays in OCV mode...
[06/26 03:13:36   1521s] Calculate early delays in OCV mode...
[06/26 03:13:35   1521s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:13:36   1521s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:13:35   1521s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:13:36   1521s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[06/26 03:13:35   1521s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:35   1521s] Total number of fetched objects 10727
[06/26 03:13:35   1521s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:13:35   1521s] AAE_INFO-618: Total number of nets in the design is 11520,  95.2 percent of the nets selected for SI analysis
[06/26 03:13:38   1521s] Total number of fetched objects 10727
[06/26 03:13:38   1521s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:13:38   1521s] AAE_INFO-618: Total number of nets in the design is 11520,  95.2 percent of the nets selected for SI analysis
[06/26 03:13:35   1521s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:13:35   1521s] End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:01.0)
[06/26 03:13:38   1521s] End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:01.0)
[06/26 03:13:35   1521s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.6 REAL=0:00:02.0)
[06/26 03:13:38   1521s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.6 REAL=0:00:02.0)
[06/26 03:13:35   1521s] *** CDM Built up (cpu=0:00:08.5  real=0:00:02.0  mem= 0.0M) ***
[06/26 03:13:35   1521s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:13:35   1521s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:13:39   1521s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:13:39   1521s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:13:35   1521s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:13:39   1521s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[06/26 03:13:35   1521s] Starting SI iteration 2
[06/26 03:13:39   1521s] Starting SI iteration 2
[06/26 03:13:35   1521s] Calculate late delays in OCV mode...
[06/26 03:13:39   1521s] Calculate late delays in OCV mode...
[06/26 03:13:35   1521s] Calculate early delays in OCV mode...
[06/26 03:13:39   1521s] Calculate early delays in OCV mode...
[06/26 03:13:35   1521s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:13:39   1521s] Start delay calculation (fullDC) (4 T). (MEM=0)
[06/26 03:13:35   1521s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:13:35   1521s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[06/26 03:13:35   1521s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 240. 
[06/26 03:13:39   1521s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[06/26 03:13:39   1521s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 240. 
[06/26 03:13:35   1521s] Total number of fetched objects 10727
[06/26 03:13:35   1521s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [06/26 03:13:39   1521s] Total number of fetched objects 10727
[06/26 03:13:39   1521s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:13:35   1521s] AAE_INFO-618: Total number of nets in the design is 11520,  6.0 percent of the nets selected for SI analysis
0
[06/26 03:13:39   1521s] AAE_INFO-618: Total number of nets in the design is 11520,  6.0 percent of the nets selected for SI analysis
[06/26 03:13:35   1521s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[06/26 03:13:39   1521s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[06/26 03:13:35   1521s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[06/26 03:13:39   1521s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[06/26 03:13:35   1521s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 0.0M) ***
[06/26 03:13:35   1521s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:05.0 totSessionCpu=0:00:54.5 mem=0.0M)
[06/26 03:13:40   1521s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:05.0 totSessionCpu=0:00:54.5 mem=0.0M)
[06/26 03:13:35   1521s] ** Profile ** Overall slacks :  cpu=0:00:12.5, mem=0.0M
[06/26 03:13:40   1521s] ** Profile ** Overall slacks :  cpu=0:00:12.5, mem=0.0M
[06/26 03:13:35   1521s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:40   1521s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:35   1521s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:40   1521s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:35   1521s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:40   1521s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.2, mem=0.0M
[06/26 03:13:35   1521s] *** QThread HoldRpt [finish] : cpu/real = 0:00:13.5/0:00:05.0 (2.7), mem = 0.0M
[06/26 03:13:40   1521s] *** QThread HoldRpt [finish] : cpu/real = 0:00:13.5/0:00:05.0 (2.7), mem = 0.0M
 
[06/26 03:13:40   1533s] _______________________________________________________________________
[06/26 03:13:40   1533s] ** Profile ** Overall slacks :  cpu=0:00:12.3, mem=2711.2M
[06/26 03:13:41   1534s] ** Profile ** ss_100C_1v60.setup_view slacks :  cpu=0:00:00.2, mem=2711.2M
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:41   1534s] 2024/06/26 03:13:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:42   1534s] 2024/06/26 03:13:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:42   1534s] 2024/06/26 03:13:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:42   1534s] 2024/06/26 03:13:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:42   1534s] 2024/06/26 03:13:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:42   1534s] ** Profile ** Total reports :  cpu=0:00:00.8, mem=2693.2M
[06/26 03:13:42   1535s] ** Profile ** ss_100C_1v60.setup_view reports :  cpu=0:00:00.4, mem=2693.2M
[06/26 03:13:42   1535s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2693.2M
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] ------------------------------------------------------------
[06/26 03:13:42   1535s]      opt_design Final SI Timing Summary                             
[06/26 03:13:42   1535s] ------------------------------------------------------------
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] Setup views included:
[06/26 03:13:42   1535s]  ss_100C_1v60.setup_view 
[06/26 03:13:42   1535s] Hold  views included:
[06/26 03:13:42   1535s]  ff_n40C_1v95.hold_view
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |           WNS (ns):|  0.055  |  0.064  |  0.055  |  0.485  |
[06/26 03:13:42   1535s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:13:42   1535s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:13:42   1535s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |ss_100C_1v60.setup_view
[06/26 03:13:42   1535s] |                    |  0.055  |  0.064  |  0.055  |  0.485  |
[06/26 03:13:42   1535s] |                    |  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:13:42   1535s] |                    |    0    |    0    |    0    |    0    |
[06/26 03:13:42   1535s] |                    |  1670   |  1652   |   18    |  1609   |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |     Hold mode      |   all   | reg2reg |reg2cgate| default |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |           WNS (ns):|  0.099  |  0.215  |  0.649  |  0.099  |
[06/26 03:13:42   1535s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:13:42   1535s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[06/26 03:13:42   1535s] |          All Paths:|  1670   |  1652   |   18    |  1609   |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] |ff_n40C_1v95.hold_view
[06/26 03:13:42   1535s] |                    |  0.099  |  0.215  |  0.649  |  0.099  |
[06/26 03:13:42   1535s] |                    |  0.000  |  0.000  |  0.000  |  0.000  |
[06/26 03:13:42   1535s] |                    |    0    |    0    |    0    |    0    |
[06/26 03:13:42   1535s] |                    |  1670   |  1652   |   18    |  1609   |
[06/26 03:13:42   1535s] +--------------------+---------+---------+---------+---------+
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] +----------------+-------------------------------+------------------+
[06/26 03:13:42   1535s] |                |              Real             |       Total      |
[06/26 03:13:42   1535s] |    DRVs        +------------------+------------+------------------|
[06/26 03:13:42   1535s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/26 03:13:42   1535s] +----------------+------------------+------------+------------------+
[06/26 03:13:42   1535s] |   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
[06/26 03:13:42   1535s] |   max_tran     |    361 (364)     |   -0.332   |    749 (752)     |
[06/26 03:13:42   1535s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:13:42   1535s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/26 03:13:42   1535s] +----------------+------------------+------------+------------------+
[06/26 03:13:42   1535s] 
[06/26 03:13:42   1535s] Density: 4.905%
[06/26 03:13:42   1535s]        (100.001% with Fillers)
[06/26 03:13:42   1535s] Total number of glitch violations: 0
[06/26 03:13:42   1535s] ------------------------------------------------------------
[06/26 03:13:42   1535s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2693.2M
*** Final Summary (holdfix) CPU=0:00:14.9, REAL=0:00:08.0, MEM=2693.2M
[06/26 03:13:42   1535s] **opt_design ... cpu = 0:05:15, real = 0:03:09, mem = 2115.9M, totSessionCpu=0:25:36 **
[06/26 03:13:43   1535s]  ReSet Options after AAE Based Opt flow 
[06/26 03:13:43   1535s] Deleting Cell Server ...
[06/26 03:13:43   1535s] Deleting Lib Analyzer.
[06/26 03:13:43   1535s] Opt: RC extraction mode changed to 'detail'
[06/26 03:13:43   1535s] *** Finished opt_design ***
[06/26 03:13:43   1535s] cleaningup cpe interface
[06/26 03:13:43   1535s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:13:43   1535s] UM:                                       0.000 ns          0.055 ns  final
[06/26 03:13:51   1543s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:51   1543s] [hotspot] |            |   max hotspot | total hotspot |
[06/26 03:13:51   1543s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:51   1543s] [hotspot] max/total 0.17/0.17, big hotspot (>10) total 0.00
[06/26 03:13:51   1543s] [hotspot] | normalized |          0.17 |          0.17 |
[06/26 03:13:51   1543s] [hotspot] +------------+---------------+---------------+
[06/26 03:13:51   1543s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[06/26 03:13:51   1543s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/26 03:13:51   1543s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:51   1543s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/26 03:13:51   1543s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:51   1543s] [hotspot] |  1  |  1131.52   826.88  1218.56   913.92 |        0.17   |
[06/26 03:13:51   1543s] [hotspot] +-----+-------------------------------------+---------------+
[06/26 03:13:51   1544s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.011, REAL:0.011, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.002, REAL:0.002, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.006, REAL:0.006, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.131, REAL:0.132, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.131, REAL:0.132, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.028, REAL:0.028, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.033, REAL:0.034, MEM:2639.7M
[06/26 03:13:51   1544s] 
[06/26 03:13:51   1544s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.005, REAL:0.005, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2639.7M
[06/26 03:13:51   1544s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.038, REAL:0.039, MEM:2639.7M
[06/26 03:13:52   1544s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/26 03:13:52   1544s] UM:        336.19            213          0.000 ns          0.055 ns  opt_design_postroute
[06/26 03:13:52   1544s] cleaningup cpe interface
[06/26 03:13:52   1544s] 
[06/26 03:13:52   1544s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:37 real=  0:03:31)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.9 real=0:00:06.3)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.3 real=0:00:07.8)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:        AreaReclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:36.1 real=0:00:22.3)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:13.1 real=0:00:06.8)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:19.3 real=0:00:12.5)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:21.9 real=0:00:18.2)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:39.3 real=0:00:30.9)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.6 real=0:00:02.5)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:40 real=0:00:44.4)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.4 real=0:00:06.9)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:09.1 real=0:00:08.5)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:10.3 real=0:00:09.6)
[06/26 03:13:52   1544s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/26 03:13:52   1544s] Info: pop threads available for lower-level modules during optimization.
[06/26 03:13:52   1544s] Info: Destroy the CCOpt slew target map.
[06/26 03:13:52   1544s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/26 03:13:52   1544s] @file(par.tcl) 216: puts "write_db pre_write_regs" 
[06/26 03:13:52   1544s] write_db pre_write_regs
[06/26 03:13:52   1544s] @file(par.tcl) 217: write_db pre_write_regs
[06/26 03:13:52   1544s] #% Begin write_db save design ... (date=06/26 03:13:52, mem=2131.9M)
[06/26 03:13:52   1544s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:13:52   1544s] The in-memory database contained RC information but was not saved. To save 
[06/26 03:13:52   1544s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[06/26 03:13:52   1544s] so it should only be saved when it is really desired.
[06/26 03:13:52   1544s] % Begin Save ccopt configuration ... (date=06/26 03:13:52, mem=2131.9M)
[06/26 03:13:52   1544s] % End Save ccopt configuration ... (date=06/26 03:13:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2132.5M, current mem=2132.5M)
[06/26 03:13:52   1544s] % Begin Save netlist data ... (date=06/26 03:13:52, mem=2132.5M)
[06/26 03:13:52   1544s] Writing Binary DB to pre_write_regs/riscv_top.v.bin in multi-threaded mode...
[06/26 03:13:52   1545s] % End Save netlist data ... (date=06/26 03:13:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2133.1M, current mem=2133.1M)
[06/26 03:13:52   1545s] Saving symbol-table file in separate thread ...
[06/26 03:13:52   1545s] Saving congestion map file in separate thread ...
[06/26 03:13:52   1545s] Saving congestion map file pre_write_regs/riscv_top.route.congmap.gz ...
[06/26 03:13:52   1545s] % Begin Save AAE data ... (date=06/26 03:13:52, mem=2134.2M)
[06/26 03:13:52   1545s] Saving AAE Data ...
[06/26 03:13:52   1545s] % End Save AAE data ... (date=06/26 03:13:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2134.2M, current mem=2134.2M)
[06/26 03:13:52   1545s] 2024/06/26 03:13:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:52   1545s] 2024/06/26 03:13:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:52   1545s] 2024/06/26 03:13:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:52   1545s] 2024/06/26 03:13:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:52   1545s] % Begin Save clock tree data ... (date=06/26 03:13:52, mem=2134.4M)
[06/26 03:13:52   1545s] % End Save clock tree data ... (date=06/26 03:13:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2134.4M, current mem=2134.4M)
[06/26 03:13:52   1545s] Saving preference file pre_write_regs/gui.pref.tcl ...
[06/26 03:13:53   1545s] Saving mode setting ...
[06/26 03:13:53   1545s] Saving root attributes to be loaded post write_db ...
[06/26 03:13:53   1545s] Saving global file ...
[06/26 03:13:53   1545s] Saving root attributes to be loaded previous write_db ...
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:53   1545s] Saving Drc markers ...
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:53   1545s] ... 16 markers are saved ...
[06/26 03:13:53   1545s] ... 16 geometry drc markers are saved ...
[06/26 03:13:53   1545s] ... 0 antenna drc markers are saved ...
[06/26 03:13:53   1545s] % Begin Save routing data ... (date=06/26 03:13:53, mem=2143.1M)
[06/26 03:13:53   1545s] Saving route file ...
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:53   1545s] 2024/06/26 03:13:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:54   1546s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2639.7M) ***
[06/26 03:13:54   1546s] % End Save routing data ... (date=06/26 03:13:54, total cpu=0:00:00.2, real=0:00:01.0, peak res=2144.1M, current mem=2144.1M)
[06/26 03:13:54   1546s] Saving floorplan file in separate thread ...
[06/26 03:13:54   1546s] Saving PG Conn file in separate thread ...
[06/26 03:13:54   1546s] Saving placement file in separate thread ...
[06/26 03:13:54   1546s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:13:54   1546s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2655.7M) ***
[06/26 03:13:54   1546s] 2024/06/26 03:13:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:54   1546s] 2024/06/26 03:13:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:54   1546s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:54   1546s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:54   1546s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:54   1546s] Saving property file pre_write_regs/riscv_top.prop
[06/26 03:13:54   1546s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2655.7M) ***
[06/26 03:13:54   1546s] #Saving pin access data to file pre_write_regs/riscv_top.apa ...
[06/26 03:13:55   1547s] #
[06/26 03:13:55   1547s] % Begin Save power constraints data ... (date=06/26 03:13:55, mem=2145.1M)
[06/26 03:13:55   1547s] % End Save power constraints data ... (date=06/26 03:13:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2145.1M, current mem=2145.1M)
[06/26 03:13:55   1547s] Saving CPF database ...
[06/26 03:13:55   1547s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:13:57   1548s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:13:57   1548s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:13:57   1548s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:13:57   1548s] Generated self-contained design pre_write_regs
[06/26 03:13:57   1548s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:13:57   1548s] #% End write_db save design ... (date=06/26 03:13:57, total cpu=0:00:03.3, real=0:00:05.0, peak res=2145.1M, current mem=2064.9M)
[06/26 03:13:57   1548s] 
[06/26 03:13:57   1548s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:13:57   1548s] Severity  ID               Count  Summary                                  
[06/26 03:13:57   1548s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:13:57   1548s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:13:57   1548s] 
[06/26 03:13:57   1548s] @file(par.tcl) 218: puts "ln -sfn pre_write_regs latest" 
[06/26 03:13:57   1548s] ln -sfn pre_write_regs latest
[06/26 03:13:57   1548s] @file(par.tcl) 219: ln -sfn pre_write_regs latest
[06/26 03:13:57   1548s] @file(par.tcl) 221: set write_cells_ir "./find_regs_cells.json"
[06/26 03:13:57   1548s] @file(par.tcl) 222: set write_cells_ir [open $write_cells_ir "w"]
[06/26 03:13:57   1548s] @file(par.tcl) 223: puts $write_cells_ir "\["
[06/26 03:13:57   1548s] @file(par.tcl) 225: set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
[06/26 03:13:57   1548s] @file(par.tcl) 227: set len [llength $refs]
[06/26 03:13:57   1548s] @file(par.tcl) 229: for {set i 0} {$i < [llength $refs]} {incr i} {
[06/26 03:13:57   1548s]             if {$i == $len - 1} {
[06/26 03:13:57   1548s]                 puts $write_cells_ir "    \"[lindex $refs $i]\""
[06/26 03:13:57   1548s]             } else {
[06/26 03:13:57   1548s]                 puts $write_cells_ir "    \"[lindex $refs $i]\","
[06/26 03:13:57   1548s]             }
[06/26 03:13:57   1548s]         }
[06/26 03:13:57   1548s] @file(par.tcl) 237: puts $write_cells_ir "\]"
[06/26 03:13:57   1548s] @file(par.tcl) 238: close $write_cells_ir
[06/26 03:13:57   1548s] @file(par.tcl) 239: set write_regs_ir "./find_regs_paths.json"
[06/26 03:13:57   1548s] @file(par.tcl) 240: set write_regs_ir [open $write_regs_ir "w"]
[06/26 03:13:57   1548s] @file(par.tcl) 241: puts $write_regs_ir "\["
[06/26 03:13:57   1548s] @file(par.tcl) 243: set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
[06/26 03:13:57   1548s] @file(par.tcl) 245: set len [llength $regs]
[06/26 03:13:57   1548s] @file(par.tcl) 247: for {set i 0} {$i < [llength $regs]} {incr i} {
[06/26 03:13:57   1548s]             #regsub -all {/} [lindex $regs $i] . myreg
[06/26 03:13:57   1548s]             set myreg [lindex $regs $i]
[06/26 03:13:57   1548s]             if {$i == $len - 1} {
[06/26 03:13:57   1548s]                 puts $write_regs_ir "    \"$myreg\""
[06/26 03:13:57   1548s]             } else {
[06/26 03:13:57   1548s]                 puts $write_regs_ir "    \"$myreg\","
[06/26 03:13:57   1548s]             }
[06/26 03:13:57   1548s]         }
[06/26 03:13:57   1548s] @file(par.tcl) 257: puts $write_regs_ir "\]"
[06/26 03:13:57   1548s] @file(par.tcl) 259: close $write_regs_ir
[06/26 03:13:57   1548s] @file(par.tcl) 261: puts "write_db pre_sky130_connect_nets2" 
[06/26 03:13:57   1548s] write_db pre_sky130_connect_nets2
[06/26 03:13:57   1548s] @file(par.tcl) 262: write_db pre_sky130_connect_nets2
[06/26 03:13:57   1548s] #% Begin write_db save design ... (date=06/26 03:13:57, mem=2065.5M)
[06/26 03:13:57   1548s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:13:57   1548s] The in-memory database contained RC information but was not saved. To save 
[06/26 03:13:57   1548s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[06/26 03:13:57   1548s] so it should only be saved when it is really desired.
[06/26 03:13:57   1548s] % Begin Save ccopt configuration ... (date=06/26 03:13:57, mem=2065.5M)
[06/26 03:13:57   1548s] % End Save ccopt configuration ... (date=06/26 03:13:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2065.5M, current mem=2065.5M)
[06/26 03:13:57   1548s] % Begin Save netlist data ... (date=06/26 03:13:57, mem=2065.5M)
[06/26 03:13:57   1548s] Writing Binary DB to pre_sky130_connect_nets2/riscv_top.v.bin in multi-threaded mode...
[06/26 03:13:57   1548s] % End Save netlist data ... (date=06/26 03:13:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2066.6M, current mem=2066.6M)
[06/26 03:13:57   1548s] Saving symbol-table file in separate thread ...
[06/26 03:13:57   1548s] Saving congestion map file in separate thread ...
[06/26 03:13:57   1548s] Saving congestion map file pre_sky130_connect_nets2/riscv_top.route.congmap.gz ...
[06/26 03:13:57   1548s] % Begin Save AAE data ... (date=06/26 03:13:57, mem=2066.6M)
[06/26 03:13:57   1548s] Saving AAE Data ...
[06/26 03:13:57   1548s] % End Save AAE data ... (date=06/26 03:13:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2066.6M, current mem=2066.6M)
[06/26 03:13:57   1548s] 2024/06/26 03:13:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:57   1548s] 2024/06/26 03:13:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:57   1548s] 2024/06/26 03:13:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:57   1548s] 2024/06/26 03:13:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:57   1548s] % Begin Save clock tree data ... (date=06/26 03:13:57, mem=2066.6M)
[06/26 03:13:57   1548s] % End Save clock tree data ... (date=06/26 03:13:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2066.6M, current mem=2066.6M)
[06/26 03:13:57   1548s] Saving preference file pre_sky130_connect_nets2/gui.pref.tcl ...
[06/26 03:13:58   1549s] Saving mode setting ...
[06/26 03:13:58   1549s] Saving root attributes to be loaded post write_db ...
[06/26 03:13:58   1549s] Saving global file ...
[06/26 03:13:58   1549s] Saving root attributes to be loaded previous write_db ...
[06/26 03:13:58   1549s] 2024/06/26 03:13:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:58   1549s] 2024/06/26 03:13:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:58   1549s] Saving Drc markers ...
[06/26 03:13:58   1549s] 2024/06/26 03:13:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:58   1549s] 2024/06/26 03:13:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:58   1549s] ... 16 markers are saved ...
[06/26 03:13:58   1549s] ... 16 geometry drc markers are saved ...
[06/26 03:13:58   1549s] ... 0 antenna drc markers are saved ...
[06/26 03:13:58   1549s] % Begin Save routing data ... (date=06/26 03:13:58, mem=2073.7M)
[06/26 03:13:58   1549s] Saving route file ...
[06/26 03:13:59   1549s] 2024/06/26 03:13:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:59   1549s] 2024/06/26 03:13:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:59   1549s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2629.0M) ***
[06/26 03:13:59   1549s] % End Save routing data ... (date=06/26 03:13:59, total cpu=0:00:00.2, real=0:00:01.0, peak res=2074.7M, current mem=2074.7M)
[06/26 03:13:59   1549s] Saving floorplan file in separate thread ...
[06/26 03:13:59   1549s] Saving PG Conn file in separate thread ...
[06/26 03:13:59   1549s] Saving placement file in separate thread ...
[06/26 03:13:59   1549s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:13:59   1549s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2645.0M) ***
[06/26 03:13:59   1549s] 2024/06/26 03:13:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:13:59   1549s] 2024/06/26 03:13:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:13:59   1549s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:59   1549s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:59   1549s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:13:59   1549s] Saving property file pre_sky130_connect_nets2/riscv_top.prop
[06/26 03:13:59   1549s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2645.0M) ***
[06/26 03:13:59   1549s] #Saving pin access data to file pre_sky130_connect_nets2/riscv_top.apa ...
[06/26 03:14:00   1550s] #
[06/26 03:14:00   1550s] % Begin Save power constraints data ... (date=06/26 03:14:00, mem=2077.5M)
[06/26 03:14:00   1550s] % End Save power constraints data ... (date=06/26 03:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2077.5M, current mem=2077.5M)
[06/26 03:14:00   1550s] Saving CPF database ...
[06/26 03:14:00   1550s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:14:02   1551s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:02   1551s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:02   1551s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:02   1551s] Generated self-contained design pre_sky130_connect_nets2
[06/26 03:14:02   1551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:02   1551s] #% End write_db save design ... (date=06/26 03:14:02, total cpu=0:00:03.2, real=0:00:05.0, peak res=2077.5M, current mem=2065.7M)
[06/26 03:14:02   1551s] 
[06/26 03:14:02   1551s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:14:02   1551s] Severity  ID               Count  Summary                                  
[06/26 03:14:02   1551s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:14:02   1551s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:14:02   1551s] 
[06/26 03:14:02   1551s] @file(par.tcl) 263: puts "ln -sfn pre_sky130_connect_nets2 latest" 
[06/26 03:14:02   1551s] ln -sfn pre_sky130_connect_nets2 latest
[06/26 03:14:02   1551s] @file(par.tcl) 264: ln -sfn pre_sky130_connect_nets2 latest
[06/26 03:14:02   1551s] @file(par.tcl) 265: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 266: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 267: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 268: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 269: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 270: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 271: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 272: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 273: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 274: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 275: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 276: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[06/26 03:14:02   1551s] @file(par.tcl) 277: puts "write_db pre_write_design" 
[06/26 03:14:02   1551s] write_db pre_write_design
[06/26 03:14:02   1551s] @file(par.tcl) 278: write_db pre_write_design
[06/26 03:14:02   1551s] #% Begin write_db save design ... (date=06/26 03:14:02, mem=2065.8M)
[06/26 03:14:02   1551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:02   1551s] The in-memory database contained RC information but was not saved. To save 
[06/26 03:14:02   1551s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[06/26 03:14:02   1551s] so it should only be saved when it is really desired.
[06/26 03:14:02   1551s] % Begin Save ccopt configuration ... (date=06/26 03:14:02, mem=2065.8M)
[06/26 03:14:02   1551s] % End Save ccopt configuration ... (date=06/26 03:14:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2065.8M, current mem=2065.8M)
[06/26 03:14:02   1551s] % Begin Save netlist data ... (date=06/26 03:14:02, mem=2065.8M)
[06/26 03:14:02   1551s] Writing Binary DB to pre_write_design/riscv_top.v.bin in multi-threaded mode...
[06/26 03:14:02   1551s] % End Save netlist data ... (date=06/26 03:14:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2066.8M, current mem=2066.8M)
[06/26 03:14:02   1551s] Saving symbol-table file in separate thread ...
[06/26 03:14:02   1551s] Saving congestion map file in separate thread ...
[06/26 03:14:02   1551s] Saving congestion map file pre_write_design/riscv_top.route.congmap.gz ...
[06/26 03:14:02   1551s] % Begin Save AAE data ... (date=06/26 03:14:02, mem=2066.8M)
[06/26 03:14:02   1551s] Saving AAE Data ...
[06/26 03:14:02   1551s] % End Save AAE data ... (date=06/26 03:14:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2066.8M, current mem=2066.8M)
[06/26 03:14:02   1552s] 2024/06/26 03:14:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:02   1552s] 2024/06/26 03:14:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:02   1552s] 2024/06/26 03:14:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:02   1552s] 2024/06/26 03:14:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:03   1552s] % Begin Save clock tree data ... (date=06/26 03:14:03, mem=2066.8M)
[06/26 03:14:03   1552s] % End Save clock tree data ... (date=06/26 03:14:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2066.8M, current mem=2066.8M)
[06/26 03:14:03   1552s] Saving preference file pre_write_design/gui.pref.tcl ...
[06/26 03:14:03   1552s] Saving mode setting ...
[06/26 03:14:03   1552s] Saving root attributes to be loaded post write_db ...
[06/26 03:14:03   1552s] Saving global file ...
[06/26 03:14:03   1552s] Saving root attributes to be loaded previous write_db ...
[06/26 03:14:03   1552s] 2024/06/26 03:14:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:03   1552s] 2024/06/26 03:14:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:03   1552s] Saving Drc markers ...
[06/26 03:14:03   1552s] 2024/06/26 03:14:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:03   1552s] 2024/06/26 03:14:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:04   1552s] ... 16 markers are saved ...
[06/26 03:14:04   1552s] ... 16 geometry drc markers are saved ...
[06/26 03:14:04   1552s] ... 0 antenna drc markers are saved ...
[06/26 03:14:04   1552s] % Begin Save routing data ... (date=06/26 03:14:04, mem=2074.0M)
[06/26 03:14:04   1552s] Saving route file ...
[06/26 03:14:04   1552s] 2024/06/26 03:14:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:04   1552s] 2024/06/26 03:14:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:04   1552s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2643.0M) ***
[06/26 03:14:04   1552s] % End Save routing data ... (date=06/26 03:14:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=2075.0M, current mem=2075.0M)
[06/26 03:14:04   1552s] Saving floorplan file in separate thread ...
[06/26 03:14:04   1552s] Saving PG Conn file in separate thread ...
[06/26 03:14:04   1552s] Saving placement file in separate thread ...
[06/26 03:14:04   1552s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:14:04   1553s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2659.0M) ***
[06/26 03:14:04   1553s] 2024/06/26 03:14:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:04   1553s] 2024/06/26 03:14:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:04   1553s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:04   1553s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:04   1553s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:04   1553s] Saving property file pre_write_design/riscv_top.prop
[06/26 03:14:04   1553s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2659.0M) ***
[06/26 03:14:04   1553s] #Saving pin access data to file pre_write_design/riscv_top.apa ...
[06/26 03:14:05   1553s] #
[06/26 03:14:05   1553s] % Begin Save power constraints data ... (date=06/26 03:14:05, mem=2078.0M)
[06/26 03:14:05   1553s] % End Save power constraints data ... (date=06/26 03:14:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2078.0M, current mem=2078.0M)
[06/26 03:14:05   1553s] Saving CPF database ...
[06/26 03:14:05   1553s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:14:07   1554s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:07   1554s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:07   1554s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:07   1554s] Generated self-contained design pre_write_design
[06/26 03:14:07   1554s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:07   1554s] #% End write_db save design ... (date=06/26 03:14:07, total cpu=0:00:03.2, real=0:00:05.0, peak res=2078.0M, current mem=2067.1M)
[06/26 03:14:07   1554s] 
[06/26 03:14:07   1554s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:14:07   1554s] Severity  ID               Count  Summary                                  
[06/26 03:14:07   1554s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:14:07   1554s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:14:07   1554s] 
[06/26 03:14:07   1554s] @file(par.tcl) 279: puts "ln -sfn pre_write_design latest" 
[06/26 03:14:07   1554s] ln -sfn pre_write_design latest
[06/26 03:14:07   1554s] @file(par.tcl) 280: ln -sfn pre_write_design latest
[06/26 03:14:07   1554s] @file(par.tcl) 281: puts "write_db riscv_top_FINAL -def -verilog" 
[06/26 03:14:07   1554s] write_db riscv_top_FINAL -def -verilog
[06/26 03:14:07   1554s] @file(par.tcl) 282: write_db riscv_top_FINAL -def -verilog
[06/26 03:14:07   1554s] #% Begin write_db save design ... (date=06/26 03:14:07, mem=2067.1M)
[06/26 03:14:07   1554s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:07   1554s] The in-memory database contained RC information but was not saved. To save 
[06/26 03:14:07   1554s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[06/26 03:14:07   1554s] so it should only be saved when it is really desired.
[06/26 03:14:07   1554s] % Begin Save ccopt configuration ... (date=06/26 03:14:07, mem=2067.1M)
[06/26 03:14:07   1555s] % End Save ccopt configuration ... (date=06/26 03:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2067.1M, current mem=2067.1M)
[06/26 03:14:07   1555s] % Begin Save netlist data ... (date=06/26 03:14:07, mem=2067.1M)
[06/26 03:14:07   1555s] Writing Binary DB to riscv_top_FINAL/riscv_top.v.bin in multi-threaded mode...
[06/26 03:14:07   1555s] % End Save netlist data ... (date=06/26 03:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2068.2M, current mem=2068.2M)
[06/26 03:14:07   1555s] Writing Netlist "riscv_top_FINAL/riscv_top.v.gz" ...
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:08   1555s] Saving symbol-table file in separate thread ...
[06/26 03:14:08   1555s] Saving congestion map file in separate thread ...
[06/26 03:14:08   1555s] Saving congestion map file riscv_top_FINAL/riscv_top.route.congmap.gz ...
[06/26 03:14:08   1555s] % Begin Save AAE data ... (date=06/26 03:14:08, mem=2068.3M)
[06/26 03:14:08   1555s] Saving AAE Data ...
[06/26 03:14:08   1555s] % End Save AAE data ... (date=06/26 03:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2068.3M, current mem=2068.3M)
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:08   1555s] 2024/06/26 03:14:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:08   1555s] % Begin Save clock tree data ... (date=06/26 03:14:08, mem=2068.3M)
[06/26 03:14:08   1555s] % End Save clock tree data ... (date=06/26 03:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2068.3M, current mem=2068.3M)
[06/26 03:14:08   1555s] Saving preference file riscv_top_FINAL/gui.pref.tcl ...
[06/26 03:14:08   1555s] Saving mode setting ...
[06/26 03:14:08   1555s] Saving root attributes to be loaded post write_db ...
[06/26 03:14:08   1555s] Saving global file ...
[06/26 03:14:08   1555s] Saving root attributes to be loaded previous write_db ...
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:09   1556s] Saving Drc markers ...
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:09   1556s] ... 16 markers are saved ...
[06/26 03:14:09   1556s] ... 16 geometry drc markers are saved ...
[06/26 03:14:09   1556s] ... 0 antenna drc markers are saved ...
[06/26 03:14:09   1556s] % Begin Save routing data ... (date=06/26 03:14:09, mem=2075.5M)
[06/26 03:14:09   1556s] Saving route file ...
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:09   1556s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2663.0M) ***
[06/26 03:14:09   1556s] % End Save routing data ... (date=06/26 03:14:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=2076.5M, current mem=2076.5M)
[06/26 03:14:09   1556s] Saving Def ...
[06/26 03:14:09   1556s] Writing DEF file 'riscv_top_FINAL/riscv_top.def.gz', current time is Wed Jun 26 03:14:09 2024 ...
[06/26 03:14:09   1556s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:09   1556s] 2024/06/26 03:14:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:10   1557s] DEF file 'riscv_top_FINAL/riscv_top.def.gz' is written, current time is Wed Jun 26 03:14:10 2024 ...
[06/26 03:14:10   1557s] Saving floorplan file in separate thread ...
[06/26 03:14:10   1557s] Saving PG Conn file in separate thread ...
[06/26 03:14:10   1557s] Saving placement file in separate thread ...
[06/26 03:14:10   1557s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:14:10   1557s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2679.0M) ***
[06/26 03:14:10   1557s] 2024/06/26 03:14:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:10   1557s] 2024/06/26 03:14:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:11   1557s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[06/26 03:14:11   1557s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:11   1557s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:11   1557s] Saving property file riscv_top_FINAL/riscv_top.prop
[06/26 03:14:11   1557s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2679.0M) ***
[06/26 03:14:11   1557s] #Saving pin access data to file riscv_top_FINAL/riscv_top.apa ...
[06/26 03:14:11   1558s] #
[06/26 03:14:11   1558s] % Begin Save power constraints data ... (date=06/26 03:14:11, mem=2088.1M)
[06/26 03:14:11   1558s] % End Save power constraints data ... (date=06/26 03:14:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2088.1M, current mem=2088.1M)
[06/26 03:14:11   1558s] Saving CPF database ...
[06/26 03:14:11   1558s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:14:13   1559s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:13   1559s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:13   1559s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:13   1559s] Generated self-contained design riscv_top_FINAL
[06/26 03:14:14   1559s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:14   1559s] #% End write_db save design ... (date=06/26 03:14:14, total cpu=0:00:04.2, real=0:00:07.0, peak res=2088.1M, current mem=2073.1M)
[06/26 03:14:14   1559s] 
[06/26 03:14:14   1559s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:14:14   1559s] Severity  ID               Count  Summary                                  
[06/26 03:14:14   1559s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:14:14   1559s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:14:14   1559s] 
[06/26 03:14:14   1559s] @file(par.tcl) 283: puts "set_db write_stream_virtual_connection false" 
[06/26 03:14:14   1559s] set_db write_stream_virtual_connection false
[06/26 03:14:14   1559s] @file(par.tcl) 284: set_db write_stream_virtual_connection false
[06/26 03:14:14   1559s] @file(par.tcl) 285: puts "connect_global_net VDD -type net -net_base_name VPWR" 
[06/26 03:14:14   1559s] connect_global_net VDD -type net -net_base_name VPWR
[06/26 03:14:14   1559s] @file(par.tcl) 286: connect_global_net VDD -type net -net_base_name VPWR
[06/26 03:14:14   1559s] @file(par.tcl) 287: puts "connect_global_net VDD -type net -net_base_name VPB" 
[06/26 03:14:14   1559s] connect_global_net VDD -type net -net_base_name VPB
[06/26 03:14:14   1559s] @file(par.tcl) 288: connect_global_net VDD -type net -net_base_name VPB
[06/26 03:14:14   1559s] @file(par.tcl) 289: puts "connect_global_net VDD -type net -net_base_name vdd" 
[06/26 03:14:14   1559s] connect_global_net VDD -type net -net_base_name vdd
[06/26 03:14:14   1559s] @file(par.tcl) 290: connect_global_net VDD -type net -net_base_name vdd
[06/26 03:14:14   1559s] @file(par.tcl) 291: puts "connect_global_net VSS -type net -net_base_name VGND" 
[06/26 03:14:14   1559s] connect_global_net VSS -type net -net_base_name VGND
[06/26 03:14:14   1559s] @file(par.tcl) 292: connect_global_net VSS -type net -net_base_name VGND
[06/26 03:14:14   1559s] @file(par.tcl) 293: puts "connect_global_net VSS -type net -net_base_name VNB" 
[06/26 03:14:14   1559s] connect_global_net VSS -type net -net_base_name VNB
[06/26 03:14:14   1559s] @file(par.tcl) 294: connect_global_net VSS -type net -net_base_name VNB
[06/26 03:14:14   1559s] @file(par.tcl) 295: puts "connect_global_net VSS -type net -net_base_name vss" 
[06/26 03:14:14   1559s] connect_global_net VSS -type net -net_base_name vss
[06/26 03:14:14   1559s] @file(par.tcl) 296: connect_global_net VSS -type net -net_base_name vss
[06/26 03:14:14   1559s] @file(par.tcl) 297: puts "write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[06/26 03:14:14   1559s] write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[06/26 03:14:14   1559s] @file(par.tcl) 298: write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[06/26 03:14:14   1559s] Writing Netlist "/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.lvs.v" ...
[06/26 03:14:14   1559s] **WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
[06/26 03:14:14   1559s] Pwr name (VDD).
[06/26 03:14:14   1559s] Gnd name (VSS).
[06/26 03:14:14   1559s] 1 Pwr names and 1 Gnd names.
[06/26 03:14:14   1559s] @file(par.tcl) 299: puts "write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[06/26 03:14:14   1559s] write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[06/26 03:14:14   1559s] @file(par.tcl) 300: write_netlist /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[06/26 03:14:14   1559s] Writing Netlist "/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.sim.v" ...
[06/26 03:14:14   1559s] @file(par.tcl) 301: puts "write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.gds" 
[06/26 03:14:14   1559s] write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.gds
[06/26 03:14:14   1559s] @file(par.tcl) 302: write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.gds
[06/26 03:14:14   1559s] Finding the highest version number among the merge files
[06/26 03:14:14   1559s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3
[06/26 03:14:14   1559s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3
[06/26 03:14:14   1559s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3
[06/26 03:14:15   1559s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3
[06/26 03:14:15   1559s] 
[06/26 03:14:15   1559s] Parse map file...
[06/26 03:14:15   1559s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[06/26 03:14:15   1559s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[06/26 03:14:15   1559s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[06/26 03:14:15   1559s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[06/26 03:14:15   1559s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[06/26 03:14:15   1559s] DIEAREA         ALL                                  235   4Writing GDSII file ...
[06/26 03:14:15   1559s] 	****** db unit per micron = 1000 ******
[06/26 03:14:15   1559s] 	****** output gds2 file unit per micron = 1000 ******
[06/26 03:14:15   1559s] 	****** unit scaling factor = 1 ******
[06/26 03:14:15   1559s] Output for instance
[06/26 03:14:15   1560s] Output for bump
[06/26 03:14:15   1560s] Output for physical terminals
[06/26 03:14:15   1560s] Output for logical terminals
[06/26 03:14:15   1560s] Output for regular nets
[06/26 03:14:16   1560s] Output for special nets and metal fills
[06/26 03:14:16   1560s] Output for via structure generation
[06/26 03:14:16   1560s] Statistics for GDS generated (version 3)
[06/26 03:14:16   1560s] ----------------------------------------
[06/26 03:14:16   1560s] Stream Out Layer Mapping Information:
[06/26 03:14:16   1560s] GDS Layer Number          GDS Layer Name
[06/26 03:14:16   1560s] ----------------------------------------
[06/26 03:14:16   1560s]     67                               li1
[06/26 03:14:16   1560s]     67                              mcon
[06/26 03:14:16   1560s]     68                              met1
[06/26 03:14:16   1560s]     68                               via
[06/26 03:14:16   1560s]     69                              met2
[06/26 03:14:16   1560s]     69                              via2
[06/26 03:14:16   1560s]     70                              met3
[06/26 03:14:16   1560s]     70                              via3
[06/26 03:14:16   1560s]     71                              met4
[06/26 03:14:16   1560s]     71                              via4
[06/26 03:14:16   1560s]     72                              met5
[06/26 03:14:16   1560s]     68                              met1
[06/26 03:14:16   1560s]     69                              met2
[06/26 03:14:16   1560s]     70                              met3
[06/26 03:14:16   1560s]     71                              met4
[06/26 03:14:16   1560s]     72                              met5
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Stream Out Information Processed for GDS version 3:
[06/26 03:14:16   1560s] Units: 1000 DBU
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Object                             Count
[06/26 03:14:16   1560s] ----------------------------------------
[06/26 03:14:16   1560s] Instances                         287983
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Ports/Pins                          2446
[06/26 03:14:16   1560s]     metal layer met1                1322
[06/26 03:14:16   1560s]     metal layer met2                 420
[06/26 03:14:16   1560s]     metal layer met4                 280
[06/26 03:14:16   1560s]     metal layer met5                 424
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Nets                              206208
[06/26 03:14:16   1560s]     metal layer li1                  860
[06/26 03:14:16   1560s]     metal layer met1              100175
[06/26 03:14:16   1560s]     metal layer met2               82824
[06/26 03:14:16   1560s]     metal layer met3               14825
[06/26 03:14:16   1560s]     metal layer met4                6894
[06/26 03:14:16   1560s]     metal layer met5                 630
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s]     Via Instances                  88934
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Special Nets                        2095
[06/26 03:14:16   1560s]     metal layer met1                1719
[06/26 03:14:16   1560s]     metal layer met2                  50
[06/26 03:14:16   1560s]     metal layer met3                 174
[06/26 03:14:16   1560s]     metal layer met4                  46
[06/26 03:14:16   1560s]     metal layer met5                 106
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s]     Via Instances                  18109
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Metal Fills                            0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s]     Via Instances                      0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Metal FillOPCs                         0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s]     Via Instances                      0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Metal FillDRCs                         0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s]     Via Instances                      0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Text                                1223
[06/26 03:14:16   1560s]     metal layer met1                 661
[06/26 03:14:16   1560s]     metal layer met2                 210
[06/26 03:14:16   1560s]     metal layer met4                 140
[06/26 03:14:16   1560s]     metal layer met5                 212
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Blockages                              0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Custom Text                            0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Custom Box                             0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Trim Metal                             0
[06/26 03:14:16   1560s] 
[06/26 03:14:16   1560s] Merging with GDS libraries
[06/26 03:14:16   1560s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds to register cell name ......
[06/26 03:14:16   1560s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds to register cell name ......
[06/26 03:14:16   1560s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds to register cell name ......
[06/26 03:14:16   1560s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds to register cell name ......
[06/26 03:14:19   1563s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds to register cell name ......
[06/26 03:14:19   1564s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds to register cell name ......
[06/26 03:14:20   1564s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds to register cell name ......
[06/26 03:14:21   1565s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds to register cell name ......
[06/26 03:14:21   1566s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds to register cell name ......
[06/26 03:14:22   1567s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds to register cell name ......
[06/26 03:14:23   1567s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds to register cell name ......
[06/26 03:14:25   1569s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds to register cell name ......
[06/26 03:14:25   1569s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds to register cell name ......
[06/26 03:14:25   1569s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds to register cell name ......
[06/26 03:14:27   1571s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds to register cell name ......
[06/26 03:14:27   1571s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds to register cell name ......
[06/26 03:14:28   1572s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds to register cell name ......
[06/26 03:14:28   1572s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds ......
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3.
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has units: 1000 per micron.
[06/26 03:14:28   1572s] 	****** unit scaling factor = 1 ******
[06/26 03:14:28   1572s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds ......
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3.
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has units: 1000 per micron.
[06/26 03:14:28   1572s] 	****** unit scaling factor = 1 ******
[06/26 03:14:28   1572s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds ......
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3.
[06/26 03:14:28   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has units: 1000 per micron.
[06/26 03:14:28   1572s] 	****** unit scaling factor = 1 ******
[06/26 03:14:29   1572s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds ......
[06/26 03:14:29   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3.
[06/26 03:14:29   1572s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has units: 1000 per micron.
[06/26 03:14:29   1572s] 	****** unit scaling factor = 1 ******
[06/26 03:14:29   1573s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds ......
[06/26 03:14:29   1573s]     There are 6 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds
[06/26 03:14:29   1573s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3.
[06/26 03:14:29   1573s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has units: 1000 per micron.
[06/26 03:14:29   1573s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1573s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds ......
[06/26 03:14:30   1573s]     There are 6 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds
[06/26 03:14:30   1573s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3.
[06/26 03:14:30   1573s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.gds has units: 1000 per micron.
[06/26 03:14:30   1573s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1574s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds ......
[06/26 03:14:30   1574s]     There are 3942 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3.
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has units: 1000 per micron.
[06/26 03:14:30   1574s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1574s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds ......
[06/26 03:14:30   1574s]     There are 4012 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3.
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.gds has units: 1000 per micron.
[06/26 03:14:30   1574s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1574s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds ......
[06/26 03:14:30   1574s]     There are 3995 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3.
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has units: 1000 per micron.
[06/26 03:14:30   1574s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1574s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds ......
[06/26 03:14:30   1574s]     There are 4012 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3.
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.gds has units: 1000 per micron.
[06/26 03:14:30   1574s] 	****** unit scaling factor = 1 ******
[06/26 03:14:30   1574s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds ......
[06/26 03:14:30   1574s]     There are 3853 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3.
[06/26 03:14:30   1574s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has units: 1000 per micron.
[06/26 03:14:30   1574s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds ......
[06/26 03:14:31   1575s]     There are 2886 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds ......
[06/26 03:14:31   1575s]     There are 4111 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds ......
[06/26 03:14:31   1575s]     There are 5867 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds ......
[06/26 03:14:31   1575s]     There are 4200 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds ......
[06/26 03:14:31   1575s]     There are 3818 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds ......
[06/26 03:14:31   1575s]     There are 6028 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3.
[06/26 03:14:31   1575s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.gds has units: 1000 per micron.
[06/26 03:14:31   1575s] 	****** unit scaling factor = 1 ******
[06/26 03:14:31   1575s] ######Streamout is finished!
[06/26 03:14:31   1575s] @file(par.tcl) 303: puts "write_sdf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.par.sdf" 
[06/26 03:14:31   1575s] write_sdf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.par.sdf
[06/26 03:14:31   1575s] @file(par.tcl) 304: write_sdf /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.par.sdf
[06/26 03:14:32   1575s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[06/26 03:14:32   1576s] Starting SI iteration 1 using Infinite Timing Windows
[06/26 03:14:32   1576s] Begin IPO call back ...
[06/26 03:14:32   1576s] End IPO call back ...
[06/26 03:14:32   1576s] #################################################################################
[06/26 03:14:32   1576s] # Design Stage: PostRoute
[06/26 03:14:32   1576s] # Design Name: riscv_top
[06/26 03:14:32   1576s] # Design Mode: 130nm
[06/26 03:14:32   1576s] # Analysis Mode: MMMC OCV 
[06/26 03:14:32   1576s] # Parasitics Mode: SPEF/RCDB
[06/26 03:14:32   1576s] # Signoff Settings: SI On 
[06/26 03:14:32   1576s] #################################################################################
[06/26 03:14:32   1577s] Topological Sorting (REAL = 0:00:00.0, MEM = 2636.7M, InitMEM = 2636.7M)
[06/26 03:14:32   1577s] Setting infinite Tws ...
[06/26 03:14:32   1577s] First Iteration Infinite Tw... 
[06/26 03:14:32   1577s] Calculate early delays in OCV mode...
[06/26 03:14:32   1577s] Calculate late delays in OCV mode...
[06/26 03:14:32   1577s] Calculate late delays in OCV mode...
[06/26 03:14:32   1577s] Calculate early delays in OCV mode...
[06/26 03:14:32   1577s] Start delay calculation (fullDC) (4 T). (MEM=2636.68)
[06/26 03:14:33   1577s] End AAE Lib Interpolated Model. (MEM=2653.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:14:34   1584s] Total number of fetched objects 10727
[06/26 03:14:34   1584s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:14:34   1584s] AAE_INFO-618: Total number of nets in the design is 11520,  95.2 percent of the nets selected for SI analysis
[06/26 03:14:36   1590s] Total number of fetched objects 10727
[06/26 03:14:36   1590s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:14:36   1590s] AAE_INFO-618: Total number of nets in the design is 11520,  95.2 percent of the nets selected for SI analysis
[06/26 03:14:36   1590s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/26 03:14:36   1590s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/26 03:14:36   1590s] End delay calculation. (MEM=2748.41 CPU=0:00:13.0 REAL=0:00:03.0)
[06/26 03:14:36   1590s] End delay calculation (fullDC). (MEM=2748.41 CPU=0:00:13.7 REAL=0:00:04.0)
[06/26 03:14:36   1590s] *** CDM Built up (cpu=0:00:14.4  real=0:00:04.0  mem= 2748.4M) ***
[06/26 03:14:37   1592s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2716.4M)
[06/26 03:14:37   1592s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/26 03:14:37   1592s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2748.4M)
[06/26 03:14:37   1592s] Starting SI iteration 2
[06/26 03:14:37   1592s] Calculate early delays in OCV mode...
[06/26 03:14:37   1592s] Calculate late delays in OCV mode...
[06/26 03:14:37   1592s] Calculate late delays in OCV mode...
[06/26 03:14:37   1592s] Calculate early delays in OCV mode...
[06/26 03:14:37   1592s] Start delay calculation (fullDC) (4 T). (MEM=2664.08)
[06/26 03:14:37   1592s] End AAE Lib Interpolated Model. (MEM=2664.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/26 03:14:38   1595s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 0. 
[06/26 03:14:38   1595s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 0. 
[06/26 03:14:38   1595s] Total number of fetched objects 10727
[06/26 03:14:38   1595s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:14:38   1595s] AAE_INFO-618: Total number of nets in the design is 11520,  15.3 percent of the nets selected for SI analysis
[06/26 03:14:38   1595s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[06/26 03:14:38   1595s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 240. 
[06/26 03:14:38   1595s] Total number of fetched objects 10727
[06/26 03:14:38   1595s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[06/26 03:14:38   1595s] AAE_INFO-618: Total number of nets in the design is 11520,  7.4 percent of the nets selected for SI analysis
[06/26 03:14:38   1595s] End delay calculation. (MEM=2784.7 CPU=0:00:03.1 REAL=0:00:01.0)
[06/26 03:14:38   1595s] End delay calculation (fullDC). (MEM=2784.7 CPU=0:00:03.2 REAL=0:00:01.0)
[06/26 03:14:38   1595s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 2784.7M) ***
[06/26 03:14:38   1596s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin mem/dcache/flush_done_reg/DE is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[06/26 03:14:38   1596s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin mem/dcache/store_write_req_reg/DE is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[06/26 03:14:38   1596s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin mem/icache/flush_done_reg/DE is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[06/26 03:14:38   1596s] @file(par.tcl) 305: puts "set_db extract_rc_coupled true" 
[06/26 03:14:38   1596s] set_db extract_rc_coupled true
[06/26 03:14:38   1596s] @file(par.tcl) 306: set_db extract_rc_coupled true
[06/26 03:14:38   1596s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 41978 times net's RC data read were performed.
[06/26 03:14:38   1596s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/26 03:14:38   1596s] Type 'man IMPEXT-3493' for more detail.
[06/26 03:14:38   1596s] @file(par.tcl) 307: puts "extract_rc" 
[06/26 03:14:38   1596s] extract_rc
[06/26 03:14:38   1596s] @file(par.tcl) 308: extract_rc
[06/26 03:14:38   1596s] Extraction called for design 'riscv_top' of instances=287983 and nets=11520 using extraction engine 'post_route' at effort level 'low' .
[06/26 03:14:38   1596s] post_route (extract_rc_effort_level low) RC Extraction called for design riscv_top.
[06/26 03:14:38   1596s] RC Extraction called in multi-corner(2) mode.
[06/26 03:14:38   1596s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/26 03:14:38   1596s] Type 'man IMPEXT-6197' for more detail.
[06/26 03:14:38   1596s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[06/26 03:14:38   1596s] * Layer Id             : 1 - M1
[06/26 03:14:38   1596s]       Thickness        : 0.1
[06/26 03:14:38   1596s]       Min Width        : 0.17
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] * Layer Id             : 2 - M2
[06/26 03:14:38   1596s]       Thickness        : 0.35
[06/26 03:14:38   1596s]       Min Width        : 0.14
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] * Layer Id             : 3 - M3
[06/26 03:14:38   1596s]       Thickness        : 0.35
[06/26 03:14:38   1596s]       Min Width        : 0.14
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] * Layer Id             : 4 - M4
[06/26 03:14:38   1596s]       Thickness        : 0.8
[06/26 03:14:38   1596s]       Min Width        : 0.3
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] * Layer Id             : 5 - M5
[06/26 03:14:38   1596s]       Thickness        : 0.8
[06/26 03:14:38   1596s]       Min Width        : 0.3
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] * Layer Id             : 6 - M6
[06/26 03:14:38   1596s]       Thickness        : 1.2
[06/26 03:14:38   1596s]       Min Width        : 1.6
[06/26 03:14:38   1596s]       Layer Dielectric : 4.1
[06/26 03:14:38   1596s] extractDetailRC Option : -outfile /tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d -maxResLength 200  -basic
[06/26 03:14:38   1596s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[06/26 03:14:38   1596s]       RC Corner Indexes            0       1   
[06/26 03:14:38   1596s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/26 03:14:38   1596s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/26 03:14:38   1596s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/26 03:14:38   1596s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/26 03:14:38   1596s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/26 03:14:38   1596s] Shrink Factor                : 1.00000
[06/26 03:14:39   1596s] Initializing multi-corner resistance tables ...
[06/26 03:14:39   1597s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2770.3M)
[06/26 03:14:39   1597s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for storing RC.
[06/26 03:14:39   1597s] 2024/06/26 03:14:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:39   1597s] 2024/06/26 03:14:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:39   1597s] Extracted 10.001% (CPU Time= 0:00:00.4  MEM= 2818.3M)
[06/26 03:14:39   1597s] Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 2818.3M)
[06/26 03:14:39   1597s] Extracted 30.0009% (CPU Time= 0:00:00.5  MEM= 2818.3M)
[06/26 03:14:39   1597s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 2818.3M)
[06/26 03:14:39   1597s] Extracted 50.0008% (CPU Time= 0:00:00.8  MEM= 2818.3M)
[06/26 03:14:40   1597s] Extracted 60.0007% (CPU Time= 0:00:01.1  MEM= 2818.3M)
[06/26 03:14:40   1598s] Extracted 70.0007% (CPU Time= 0:00:01.2  MEM= 2818.3M)
[06/26 03:14:40   1598s] Extracted 80.0006% (CPU Time= 0:00:01.2  MEM= 2818.3M)
[06/26 03:14:40   1598s] Extracted 90.0006% (CPU Time= 0:00:01.5  MEM= 2818.3M)
[06/26 03:14:40   1598s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 2818.3M)
[06/26 03:14:40   1598s] Number of Extracted Resistors     : 297892
[06/26 03:14:40   1598s] Number of Extracted Ground Cap.   : 298885
[06/26 03:14:40   1598s] Number of Extracted Coupling Cap. : 582736
[06/26 03:14:40   1598s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:14:40   1598s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[06/26 03:14:40   1598s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2794.3M)
[06/26 03:14:40   1598s] Creating parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb_Filter.rcdb.d' for storing RC.
[06/26 03:14:41   1598s] 2024/06/26 03:14:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:41   1598s] 2024/06/26 03:14:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:41   1599s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 10645 times net's RC data read were performed.
[06/26 03:14:41   1599s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2794.297M)
[06/26 03:14:41   1599s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:14:41   1599s] processing rcdb (/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d) for hinst (top) of cell (riscv_top);
[06/26 03:14:41   1599s] 2024/06/26 03:14:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:41   1599s] 2024/06/26 03:14:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:41   1599s] 2024/06/26 03:14:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:41   1599s] 2024/06/26 03:14:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:41   1599s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2794.297M)
[06/26 03:14:41   1599s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 2794.297M)
[06/26 03:14:41   1599s] @file(par.tcl) 309: puts "write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc" 
[06/26 03:14:41   1599s] write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[06/26 03:14:41   1599s] @file(par.tcl) 310: write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[06/26 03:14:41   1599s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:14:41   1599s] RC Out has the following PVT Info:
[06/26 03:14:41   1599s]    RC:ss_100C_1v60.setup_rc, Operating temperature 100 C
[06/26 03:14:41   1599s] Dumping Spef file.....
[06/26 03:14:41   1599s] Printing D_NET...
[06/26 03:14:41   1599s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 70 % rcOut completed:: 80 % rcOut completed:: 90 % 
[06/26 03:14:42   1600s] RC Out from RCDB Completed (CPU Time= 0:00:01.0  MEM= 2794.3M)
[06/26 03:14:42   1600s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 10645 times net's RC data read were performed.
[06/26 03:14:42   1600s] @file(par.tcl) 311: puts "write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc" 
[06/26 03:14:42   1600s] write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[06/26 03:14:42   1600s] @file(par.tcl) 312: write_parasitics -spef_file /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/par-rundir/riscv_top.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[06/26 03:14:42   1600s] Opening parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d' for reading.
[06/26 03:14:42   1600s] RC Out has the following PVT Info:
[06/26 03:14:42   1600s]    RC:ff_n40C_1v95.hold_rc, Operating temperature -40 C
[06/26 03:14:42   1600s] Dumping Spef file.....
[06/26 03:14:42   1600s] Printing D_NET...
[06/26 03:14:42   1600s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 70 % rcOut completed:: 80 % rcOut completed:: 90 % 
[06/26 03:14:43   1601s] RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 2794.3M)
[06/26 03:14:43   1601s] Closing parasitic data file '/tmp/innovus_temp_1064931_eda-4.EECS.Berkeley.EDU_cs199-aly_Syn2J8/riscv_top_1064931_9nLw3t.rcdb.d'. 10645 times net's RC data read were performed.
[06/26 03:14:43   1601s] @file(par.tcl) 313: puts "write_db post_write_design" 
[06/26 03:14:43   1601s] write_db post_write_design
[06/26 03:14:43   1601s] @file(par.tcl) 314: write_db post_write_design
[06/26 03:14:43   1601s] #% Begin write_db save design ... (date=06/26 03:14:43, mem=2136.7M)
[06/26 03:14:43   1601s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:43   1601s] The in-memory database contained RC information but was not saved. To save 
[06/26 03:14:43   1601s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[06/26 03:14:43   1601s] so it should only be saved when it is really desired.
[06/26 03:14:43   1601s] % Begin Save ccopt configuration ... (date=06/26 03:14:43, mem=2136.7M)
[06/26 03:14:43   1601s] % End Save ccopt configuration ... (date=06/26 03:14:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2136.7M, current mem=2136.7M)
[06/26 03:14:43   1601s] % Begin Save netlist data ... (date=06/26 03:14:43, mem=2136.7M)
[06/26 03:14:43   1601s] Writing Binary DB to post_write_design/riscv_top.v.bin in multi-threaded mode...
[06/26 03:14:43   1601s] % End Save netlist data ... (date=06/26 03:14:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2136.9M, current mem=2136.9M)
[06/26 03:14:43   1601s] Saving symbol-table file in separate thread ...
[06/26 03:14:43   1601s] Saving congestion map file in separate thread ...
[06/26 03:14:43   1601s] Saving congestion map file post_write_design/riscv_top.route.congmap.gz ...
[06/26 03:14:43   1601s] % Begin Save AAE data ... (date=06/26 03:14:43, mem=2136.9M)
[06/26 03:14:43   1601s] Saving AAE Data ...
[06/26 03:14:43   1601s] % End Save AAE data ... (date=06/26 03:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2136.9M, current mem=2136.9M)
[06/26 03:14:43   1601s] 2024/06/26 03:14:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:43   1601s] 2024/06/26 03:14:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:43   1601s] 2024/06/26 03:14:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:43   1601s] 2024/06/26 03:14:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:43   1601s] % Begin Save clock tree data ... (date=06/26 03:14:43, mem=2137.3M)
[06/26 03:14:44   1601s] % End Save clock tree data ... (date=06/26 03:14:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=2137.4M, current mem=2137.4M)
[06/26 03:14:44   1601s] Saving preference file post_write_design/gui.pref.tcl ...
[06/26 03:14:44   1601s] Saving mode setting ...
[06/26 03:14:44   1601s] Saving root attributes to be loaded post write_db ...
[06/26 03:14:44   1602s] Saving global file ...
[06/26 03:14:44   1602s] Saving root attributes to be loaded previous write_db ...
[06/26 03:14:44   1602s] 2024/06/26 03:14:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:44   1602s] 2024/06/26 03:14:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:44   1602s] Saving Drc markers ...
[06/26 03:14:44   1602s] 2024/06/26 03:14:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:44   1602s] 2024/06/26 03:14:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:45   1602s] ... 16 markers are saved ...
[06/26 03:14:45   1602s] ... 16 geometry drc markers are saved ...
[06/26 03:14:45   1602s] ... 0 antenna drc markers are saved ...
[06/26 03:14:45   1602s] % Begin Save routing data ... (date=06/26 03:14:45, mem=2145.1M)
[06/26 03:14:45   1602s] Saving route file ...
[06/26 03:14:45   1602s] 2024/06/26 03:14:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:45   1602s] 2024/06/26 03:14:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:45   1602s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2794.3M) ***
[06/26 03:14:45   1602s] % End Save routing data ... (date=06/26 03:14:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=2145.1M, current mem=2145.1M)
[06/26 03:14:45   1602s] Saving floorplan file in separate thread ...
[06/26 03:14:45   1602s] Saving PG Conn file in separate thread ...
[06/26 03:14:45   1602s] Saving placement file in separate thread ...
[06/26 03:14:45   1602s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/26 03:14:45   1602s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2802.3M) ***
[06/26 03:14:45   1602s] 2024/06/26 03:14:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[06/26 03:14:45   1602s] 2024/06/26 03:14:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[06/26 03:14:45   1602s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:45   1602s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:45   1602s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/26 03:14:45   1602s] Saving property file post_write_design/riscv_top.prop
[06/26 03:14:45   1602s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2810.3M) ***
[06/26 03:14:45   1602s] #Saving pin access data to file post_write_design/riscv_top.apa ...
[06/26 03:14:46   1603s] #
[06/26 03:14:46   1603s] % Begin Save power constraints data ... (date=06/26 03:14:46, mem=2146.2M)
[06/26 03:14:46   1603s] % End Save power constraints data ... (date=06/26 03:14:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2146.2M, current mem=2146.2M)
[06/26 03:14:46   1603s] Saving CPF database ...
[06/26 03:14:46   1603s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[06/26 03:14:48   1604s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:48   1604s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:48   1604s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/26 03:14:48   1604s] Generated self-contained design post_write_design
[06/26 03:14:48   1604s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/26 03:14:48   1604s] #% End write_db save design ... (date=06/26 03:14:48, total cpu=0:00:03.3, real=0:00:05.0, peak res=2146.2M, current mem=1979.3M)
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:14:48   1604s] Severity  ID               Count  Summary                                  
[06/26 03:14:48   1604s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[06/26 03:14:48   1604s] *** Message Summary: 3 warning(s), 0 error(s)
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] @file(par.tcl) 315: puts "ln -sfn post_write_design latest" 
[06/26 03:14:48   1604s] ln -sfn post_write_design latest
[06/26 03:14:48   1604s] @file(par.tcl) 316: ln -sfn post_write_design latest
[06/26 03:14:48   1604s] @file(par.tcl) 317: puts "exit" 
[06/26 03:14:48   1604s] exit
[06/26 03:14:48   1604s] @file(par.tcl) 318: exit
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] --------------------------------------------------------------------------------
[06/26 03:14:48   1604s] Exiting Innovus on Wed Jun 26 03:14:48 2024
[06/26 03:14:48   1604s]   Total CPU time:     0:28:10
[06/26 03:14:48   1604s]   Total real time:    0:16:36
[06/26 03:14:48   1604s]   Peak memory (main): 2326.80MB
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] *** Memory Usage v#1 (Current mem = 2648.516M, initial mem = 274.562M) ***
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] *** Summary of all messages that are not suppressed in this session:
[06/26 03:14:48   1604s] Severity  ID               Count  Summary                                  
[06/26 03:14:48   1604s] ERROR     IMPLF-24             2  Pin '%s' defined multiple times in same ...
[06/26 03:14:48   1604s] WARNING   IMPLF-200          709  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/26 03:14:48   1604s] WARNING   IMPLF-201          509  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/26 03:14:48   1604s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[06/26 03:14:48   1604s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/26 03:14:48   1604s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[06/26 03:14:48   1604s] ERROR     IMPMSMV-3502         3  Power net %s is not associated with any ...
[06/26 03:14:48   1604s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[06/26 03:14:48   1604s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[06/26 03:14:48   1604s] WARNING   IMPTS-419          113  Timing arc(s) mismatch found in cell '%s...
[06/26 03:14:48   1604s] WARNING   IMPOGDS-392          5  Unknown layer %s                         
[06/26 03:14:48   1604s] WARNING   IMPEXT-6197         13  The Cap table file is not specified. Thi...
[06/26 03:14:48   1604s] WARNING   IMPEXT-2766         12  The sheet resistance for layer %s is not...
[06/26 03:14:48   1604s] WARNING   IMPEXT-2773         12  The via resistance between layers %s and...
[06/26 03:14:48   1604s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[06/26 03:14:48   1604s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[06/26 03:14:48   1604s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[06/26 03:14:48   1604s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/26 03:14:48   1604s] WARNING   IMPVL-535            1  -topModuleFirst is not supported for sav...
[06/26 03:14:48   1604s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[06/26 03:14:48   1604s] WARNING   IMPPP-133        115922  The block boundary of instance '%s' was ...
[06/26 03:14:48   1604s] WARNING   IMPPP-358           16  The %s edge of the area you specified is...
[06/26 03:14:48   1604s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[06/26 03:14:48   1604s] ERROR     IMPSP-9022           3  Command '%s' completed with some error(s...
[06/26 03:14:48   1604s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[06/26 03:14:48   1604s] ERROR     IMPSP-2002           3  Density too high (%.1f%%), stopping deta...
[06/26 03:14:48   1604s] WARNING   IMPSP-510            2  There is no SAMEMASK rule defined in the...
[06/26 03:14:48   1604s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/26 03:14:48   1604s] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[06/26 03:14:48   1604s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[06/26 03:14:48   1604s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[06/26 03:14:48   1604s] WARNING   IMPCCOPT-1183        3  The library has no usable balanced %ss f...
[06/26 03:14:48   1604s] WARNING   IMPCCOPT-1261       44  The skew target of %s for %s is too smal...
[06/26 03:14:48   1604s] WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
[06/26 03:14:48   1604s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[06/26 03:14:48   1604s] WARNING   IMPUDM-33           30  Global variable "%s" is obsolete and wil...
[06/26 03:14:48   1604s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[06/26 03:14:48   1604s] WARNING   SDF-802              3  The sum of the Setup and Hold sides of t...
[06/26 03:14:48   1604s] WARNING   SDF-808              1  The software is currently operating in a...
[06/26 03:14:48   1604s] WARNING   TCLCMD-958           2  Previously defined source objects for cl...
[06/26 03:14:48   1604s] ERROR     TCLCMD-979          20  Cannot apply the '%s' command to port '%...
[06/26 03:14:48   1604s] WARNING   TCLCMD-1086          2  Clock group '%s' has already been define...
[06/26 03:14:48   1604s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/26 03:14:48   1604s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[06/26 03:14:48   1604s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/26 03:14:48   1604s] ERROR     TECHLIB-702         12  No pg_pin with name '%s' has been read i...
[06/26 03:14:48   1604s] WARNING   TECHLIB-905         14  Found a function attribute specified on ...
[06/26 03:14:48   1604s] WARNING   TECHLIB-1161         6  The library level attribute %s on line %...
[06/26 03:14:48   1604s] WARNING   TECHLIB-1320         4  The user-defined attribute '%s' is not p...
[06/26 03:14:48   1604s] WARNING   TECHLIB-1334        20  The group '%s' is not specified in the '...
[06/26 03:14:48   1604s] WARNING   TECHLIB-9153         6  Duplicate definition for attribute '%s' ...
[06/26 03:14:48   1604s] *** Message Summary: 117550 warning(s), 44 error(s)
[06/26 03:14:48   1604s] 
[06/26 03:14:48   1604s] --- Ending "Innovus" (totcpu=0:26:44, real=0:16:26, mem=2648.5M) ---
