<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='53' type='static unsigned int llvm::SIRegisterInfo::getSubRegFromChannel(unsigned int Channel, unsigned int NumRegs = 1)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='51'>/// \returns the sub reg enum value for the given \p Channel
  /// (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='667' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectBuildVectorEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='678' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectBuildVectorEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='475' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='708' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='150' u='c' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3576' u='c' c='_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='634' u='c' c='_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4710' u='c' c='_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4719' u='c' c='_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4840' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4844' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4864' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4886' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='188' ll='195' type='static unsigned int llvm::SIRegisterInfo::getSubRegFromChannel(unsigned int Channel, unsigned int NumRegs = 1)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='897' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='917' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='948' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='425' u='c' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='427' u='c' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
