[2025-09-18 06:03:30] START suite=qualcomm_srv trace=srv143_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv143_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3332815 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6174040 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6174040 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6174041 heartbeat IPC: 3.52 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11976095 heartbeat IPC: 1.724 cumulative IPC: 1.724 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18201109 heartbeat IPC: 1.606 cumulative IPC: 1.663 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 24100901 heartbeat IPC: 1.695 cumulative IPC: 1.673 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 29879636 heartbeat IPC: 1.73 cumulative IPC: 1.687 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 35862587 heartbeat IPC: 1.671 cumulative IPC: 1.684 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 41564846 heartbeat IPC: 1.754 cumulative IPC: 1.695 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 47266720 heartbeat IPC: 1.754 cumulative IPC: 1.703 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 53094232 heartbeat IPC: 1.716 cumulative IPC: 1.705 (Simulation time: 00 hr 08 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv143_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000019 cycles: 58872586 heartbeat IPC: 1.731 cumulative IPC: 1.708 (Simulation time: 00 hr 09 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 58326778 cumulative IPC: 1.714 (Simulation time: 00 hr 10 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 58326778 cumulative IPC: 1.714 (Simulation time: 00 hr 10 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv143_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.714 instructions: 100000002 cycles: 58326778
CPU 0 Branch Prediction Accuracy: 96.94% MPKI: 5.592 Average ROB Occupancy at Mispredict: 85.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00126
BRANCH_INDIRECT: 0.00689
BRANCH_CONDITIONAL: 5.577
BRANCH_DIRECT_CALL: 0.00325
BRANCH_INDIRECT_CALL: 0.00152
BRANCH_RETURN: 0.00203


====Backend Stall Breakdown====
ROB_STALL: 741110
LQ_STALL: 0
SQ_STALL: 1190910


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.62624
REPLAY_LOAD: 93.6473
NON_REPLAY_LOAD: 26.695944

== Total ==
ADDR_TRANS: 199624
REPLAY_LOAD: 135414
NON_REPLAY_LOAD: 406072

== Counts ==
ADDR_TRANS: 1220
REPLAY_LOAD: 1446
NON_REPLAY_LOAD: 15211

cpu0->cpu0_STLB TOTAL        ACCESS:     940468 HIT:     897866 MISS:      42602 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     940468 HIT:     897866 MISS:      42602 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     775982 HIT:     382726 MISS:     393256 MSHR_MERGE:      74992
cpu0->cpu0_L2C LOAD         ACCESS:     437292 HIT:     269573 MISS:     167719 MSHR_MERGE:      19286
cpu0->cpu0_L2C RFO          ACCESS:      56058 HIT:       5697 MISS:      50361 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     108562 HIT:      12653 MISS:      95909 MSHR_MERGE:      55706
cpu0->cpu0_L2C WRITE        ACCESS:      78056 HIT:      77546 MISS:        510 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96014 HIT:      17257 MISS:      78757 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      94738 ISSUED:      94382 USEFUL:      20223 USELESS:       2353
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15023853 HIT:   14644553 MISS:     379300 MSHR_MERGE:     118193
cpu0->cpu0_L1I LOAD         ACCESS:   15023853 HIT:   14644553 MISS:     379300 MSHR_MERGE:     118193
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27890897 HIT:   27095155 MISS:     795742 MSHR_MERGE:     453027
cpu0->cpu0_L1D LOAD         ACCESS:   15169124 HIT:   14807792 MISS:     361332 MSHR_MERGE:     185144
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     592782 HIT:     555115 MISS:      37667 MSHR_MERGE:      23214
cpu0->cpu0_L1D WRITE        ACCESS:   12026447 HIT:   11725975 MISS:     300472 MSHR_MERGE:     244412
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102544 HIT:       6273 MISS:      96271 MSHR_MERGE:        257
cpu0->cpu0_L1D PREFETCH REQUESTED:    3433130 ISSUED:     592774 USEFUL:       2328 USELESS:       1530
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12835280 HIT:   12737289 MISS:      97991 MSHR_MERGE:      56488
cpu0->cpu0_ITLB LOAD         ACCESS:   12835280 HIT:   12737289 MISS:      97991 MSHR_MERGE:      56488
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.78 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25179221 HIT:   23859937 MISS:    1319284 MSHR_MERGE:     420319
cpu0->cpu0_DTLB LOAD         ACCESS:   25179221 HIT:   23859937 MISS:    1319284 MSHR_MERGE:     420319
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.99 cycles
cpu0->LLC TOTAL        ACCESS:     386785 HIT:     159371 MISS:     227414 MSHR_MERGE:      10489
cpu0->LLC LOAD         ACCESS:     148433 HIT:      40223 MISS:     108210 MSHR_MERGE:       1643
cpu0->LLC RFO          ACCESS:      50361 HIT:      14104 MISS:      36257 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40202 HIT:       6778 MISS:      33424 MSHR_MERGE:       8846
cpu0->LLC WRITE        ACCESS:      69032 HIT:      68821 MISS:        211 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78757 HIT:      29445 MISS:      49312 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6108
  ROW_BUFFER_MISS:     210573
  AVG DBUS CONGESTED CYCLE: 6.289
Channel 0 WQ ROW_BUFFER_HIT:       9569
  ROW_BUFFER_MISS:      40694
  FULL:          0
Channel 0 REFRESHES ISSUED:       4861

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1030450        10137         7176        25261
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          259          394         2956         7742
  STLB miss resolved @ L2C                0          568         2541         5534        21957
  STLB miss resolved @ LLC                0          859         4421         5486        25243
  STLB miss resolved @ MEM                0         1214         7734        17109        45270

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27714         1927        46897         2673         1296
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            7           72          615          297
  STLB miss resolved @ L2C               17           35           35          152           58
  STLB miss resolved @ LLC               56           28          156         1758          477
  STLB miss resolved @ MEM               34            8           81          943          863
[2025-09-18 06:14:02] END   suite=qualcomm_srv trace=srv143_ap (rc=0)
