URL: http://www-cad.eecs.berkeley.edu/~gms/pub/gmsPhdThesis.ps.Z
Refering-URL: http://www-cad.eecs.berkeley.edu:80/~gms/projects/research.html
Root-URL: http://www.cs.berkeley.edu
Title: Incremental Methods for Formal Verification and Logic Synthesis  
Author: by Gitanjali Meher Swamy 
Degree: B.Tech (Indian Institute of Technology, Kanpur) 1991 M.S. (University of California, Berkeley) 1993 A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy in Engineering-Electrical Engineering and Computer Sciences in the GRADUATE DIVISION of the UNIVERSITY of CALIFORNIA, BERKELEY Committee in charge: Professor Robert K. Brayton, Chair Professor A. Sangiovanni-Vincentelli Professor Alice Agogino  
Date: Fall 1996  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> D. Thomas and P. Moorby, </author> <title> "The Verilog Hardware Description Language," (Nowell, </title> <address> MA), </address> <publisher> Kluwer Academic Publishers, </publisher> <year> 1991. </year>
Reference: [2] <author> B. Kernighan and D. Ritchie, </author> <title> The C Programming Language. </title> <publisher> Prentice Hall, </publisher> <year> 1978. </year> <title> [3] "IEEE Standarad VHDL Language Reference Manual," </title> <booktitle> vol. </booktitle> <address> Std 1076-1993, </address> <publisher> IEEE, </publisher> <year> 1993. </year>
Reference: [4] <author> R. A. Walker and R. Camposano, </author> <title> A Survey of High Level Synthesis Systems. </title> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, </address> <year> 1991. </year>
Reference: [5] <author> E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, </author> <title> "SIS: A System for Sequential Circuit Synthesis," </title> <type> Tech. Rep. </type> <institution> UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, </institution> <address> CA 94720, </address> <month> May </month> <year> 1992. </year>
Reference: [6] <author> R. K. Brayton et al., </author> <title> "VIS: A System for Verification and Synthesis," </title> <booktitle> in Proc. of the Conf. on Computer-Aided Verification, </booktitle> <pages> pp. 428-432, </pages> <year> 1996. </year>
Reference: [7] <author> M. A. Breuer and A. D. Friedman, </author> <title> Diagnosis and Reliable Design of Digital Systems. </title> <publisher> Computer Science Press, </publisher> <year> 1976. </year>
Reference: [8] <author> J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill, </author> <title> "Symbolic Model Checking: 10 20 States and Beyond," </title> <journal> Information and Computation, </journal> <volume> vol. 98, no. 2, </volume> <pages> pp. 142-170, </pages> <year> 1992. </year>
Reference: [9] <author> K. L. McMillan, </author> <title> Symbolic Model Checking. </title> <publisher> Kluwer Academic Publishers, </publisher> <year> 1993. </year> <month> 156 </month>
Reference: [10] <author> R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, </author> <title> "Multilevel Logic Synthesis," </title> <booktitle> Proceedings of the IEEE, </booktitle> <volume> vol. 78, </volume> <pages> pp. 264-300, </pages> <month> Feb. </month> <year> 1990. </year>
Reference: [11] <author> H. Touati, C. Moon, R. K. Brayton, and A. Wang, </author> <title> "Performance-Oriented Technology Mapping," </title> <booktitle> in Proc. sixth MIT VLSI Conf., </booktitle> <pages> pp. 79-97, </pages> <month> Apr. </month> <year> 1990. </year>
Reference: [12] <author> B. Preas and M. Lorenzetti, </author> <title> Physical Design Automation of VLSI Systems. </title> <publisher> Benjamin Cummings Publishing, </publisher> <year> 1988. </year>
Reference: [13] <author> F. Balarin, </author> <title> "Iterative Methods for Formal Verification of Digital Systems," </title> <type> Tech. Rep. Doctoral Thesis, </type> <institution> UCB/ERL M94/ , Electronics Research Lab, Univ. of California, Berkeley, </institution> <address> CA 94720, </address> <year> 1994. </year>
Reference: [14] <author> H. Touati, R. K. Brayton, and R. P. Kurshan, </author> <title> "Checking Language Containment using BDDs," </title> <booktitle> in Proc. of Intl. Workshop on Formal Methods in VLSI Design, </booktitle> <address> (Miami, FL), </address> <month> Jan. </month> <year> 1990. </year>
Reference: [15] <author> R. Hojati, T. R. Shiple, R. K. Brayton, and R. P. Kurshan, </author> <title> "A Unified Environment for Language Containment and Fair CTL Model Checking," </title> <booktitle> in Proc. of the Design Automation Conf., </booktitle> <address> (Dallas, Texas), </address> <pages> pp. 475-481, </pages> <month> June </month> <year> 1993. </year>
Reference: [16] <author> R. P. Kurshan, </author> <title> Automata-Theoretic Verification of Coordinating Processes. </title> <publisher> Princeton University Press, </publisher> <year> 1993. </year>
Reference: [17] <author> W. Thomas, </author> <title> "Automata on Infinite Objects," in Formal Models and Semantics (J. </title> <editor> van Leeuwen, ed.), </editor> <volume> vol. </volume> <booktitle> B of Handbook of Theoretical Computer Science, </booktitle> <pages> pp. 133-191, </pages> <address> El-sevier Science, </address> <year> 1990. </year>
Reference: [18] <author> Z. Har'El and R. P. Kurshan, </author> <title> "Software for Analytical Development of Communication Protocols," </title> <journal> AT&T Technical Journal, </journal> <pages> pp. 45-59, </pages> <month> Jan. </month> <year> 1990. </year>
Reference: [19] <author> E. M. Clarke, E. A. Emerson, and A. P. Sistla, </author> <title> "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," </title> <journal> ACM Trans. Programming Languages and Systems, </journal> <volume> vol. 8, no. 2, </volume> <pages> pp. 244-263, </pages> <year> 1986. </year>
Reference: [20] <author> O. Coudert and J. C. Madre, </author> <title> "A Unified Framework for the Formal Verification of Sequential Circuits," </title> <booktitle> in Proc. Intl. Conf. on Computer-Aided Design, </booktitle> <pages> pp. 126-129, </pages> <month> Nov. </month> <year> 1990. </year> <month> 157 </month>
Reference: [21] <author> A. Aziz, </author> <title> "Formal Methods in VLSI System Design," </title> <type> Tech. Rep. Doctoral Thesis, </type> <institution> UCB/ERL , Electronics Research Lab, Univ. of California, Berkeley, </institution> <address> CA 94720, </address> <year> 1996. </year>
Reference: [22] <author> E. A. Emerson and C. L. Lei, </author> <title> "Modalities for Model Checking: Branching Time Strikes Back," </title> <booktitle> in Proc. ACM Symposium on Principles of Programming Languages, </booktitle> <pages> pp. 84-96, </pages> <year> 1985. </year>
Reference: [23] <author> R. K. Brayton, R. Rudell, A. L. Sangiovanni-Vincentelli, and A. R. Wang, </author> <note> "MIS: </note>
References-found: 22

