---------------------------------------------------------------------------------------------------------
MODE : normal
debug_config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/normal/debug_config.h
config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/normal/config.h
input elf: input_elf
###########################################process debug_config.h#######################################
#define PATCH_DEBUG 0
###########################################process config.h######################################
#define TCP_TIME_OUT 1
#define REDIRECT_HOST "192.168.10.141"
#define REDIRECT_PORT 20000
#define SHELL_PASSWD "!Huawei12#$"
#define USE_LOCAL_FILE_INSTEAD_OF_UDP 1
#define IO_REDIRECT_PATH "/tmp/"
#define USE_IO_INLINE_REDIRECT 1
#define SHELL_CODE_DEFENSE 1
---------------------------------------------------------------------------------------------------------
MODE : sandbox
debug_config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/sandbox/debug_config.h
config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/sandbox/config.h
input elf: input_elf
###########################################process debug_config.h#######################################
#define PATCH_DEBUG 0
###########################################process sandbox_config.h######################################
#define TCP_TIME_OUT 1
#define SANDBOX_HOST "192.168.10.141"
#define SANDBOX_PORT 20003
#define SHELL_CODE_DEFENSE 1
---------------------------------------------------------------------------------------------------------
MODE : normal
stage_one: /home/runshine/HookUtilV3/awd/..//out/normal/stage_one
stage_two: /home/runshine/HookUtilV3/awd/..//out/normal/stage_two
stage_three: /home/runshine/HookUtilV3/awd/..//out/normal/stage_three
target_dir: out
check /home/runshine/HookUtilV3/awd/..//out/normal/stage_two start
check /home/runshine/HookUtilV3/awd/..//out/normal/stage_two end
generate normal_data_file:/home/runshine/HookUtilV3/awd/..//out/normal/normal.datafile
libloader_stage_two TLV structure values:
	length:                     0x224
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x5836
	length:                           0x18d80
	analysis_server_ip:               192.168.10.141
	analysis_server_port:             20000
	sandbox_server_ip:                0.0.0.0
	sandbox_server_port:              0
---------------------------------------------------------------------------------------------------------
MODE : sandbox
stage_one: /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_one
stage_two: /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_two
stage_three: /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_three
target_dir: out
check /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_two start
check /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_two end
generate sandbox_data_file:/home/runshine/HookUtilV3/awd/..//out/sandbox/sandbox.datafile
libloader_stage_two TLV structure values:
	length:                     0x224
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x22eb
	length:                           0xcc38
	analysis_server_ip:               0.0.0.0
	analysis_server_port:             0
	sandbox_server_ip:                192.168.10.141
	sandbox_server_port:              20003
---------------------------------------------------------------------------------------------------------
MODE : normal
stage_one_normal_config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/normal/stage_one_config.h
data_file:/home/runshine/HookUtilV3/awd/..//out/normal/normal.datafile
input_elf: /home/runshine/HookUtilV3/awd/..//out/input_elf
#define IS_PIE 1
0x8a0:	xor		ebp, ebp
0x8a2:	mov		r9, rdx
0x8a5:	pop		rsi
0x8a6:	mov		rdx, rsp
0x8a9:	and		rsp, 0xfffffffffffffff0
0x8ad:	push		rax
0x8ae:	push		rsp
0x8af:	lea		r8, [rip + 0x31a]
0x8b6:	lea		rcx, [rip + 0x2a3]
0x8bd:	lea		rdi, [rip + 0xe6]
0x8c4:	call		qword ptr [rip + 0x201716]
find start call libc_start_main
identify libc_start_main_addr_type : ptr
identify libc_start_main_addr              : 0x201fe0
identify libc_start_main_start_call_offset : 0x8c4
identify libc_start_main_start_call_vaddr  : 0x8c4
#define LIBC_START_MAIN_ADDR_TYPE PTR
#define LIB_C_START_MAIN_ADDR 0x201fe0
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:               0	file_offset:               0	file_size:             d78	mem_size:             d78
vaddr:          201d70	file_offset:            1d70	file_size:             2a0	mem_size:             2e0
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:          203000	file_offset:          203000
#define FIRST_ENTRY_OFFSET 0x204000
#define CONFIG_LOADER_TYPE LOAD_FROM_SOCKET
#define PATCH_DATA_SOCKET_SERVER_IP 2366286016
#define PATCH_DATA_SOCKET_SERVER_PORT 9806
#define PATCH_DATA_MMAP_FILE_SIZE 0x19044
---------------------------------------------------------------------------------------------------------
MODE : sandbox
stage_one_normal_config.h: /home/runshine/HookUtilV3/awd/..//src/auto_generate/sandbox/stage_one_config.h
data_file:/home/runshine/HookUtilV3/awd/..//out/sandbox/sandbox.datafile
input_elf: /home/runshine/HookUtilV3/awd/..//out/input_elf
#define IS_PIE 1
0x8a0:	xor		ebp, ebp
0x8a2:	mov		r9, rdx
0x8a5:	pop		rsi
0x8a6:	mov		rdx, rsp
0x8a9:	and		rsp, 0xfffffffffffffff0
0x8ad:	push		rax
0x8ae:	push		rsp
0x8af:	lea		r8, [rip + 0x31a]
0x8b6:	lea		rcx, [rip + 0x2a3]
0x8bd:	lea		rdi, [rip + 0xe6]
0x8c4:	call		qword ptr [rip + 0x201716]
find start call libc_start_main
identify libc_start_main_addr_type : ptr
identify libc_start_main_addr              : 0x201fe0
identify libc_start_main_start_call_offset : 0x8c4
identify libc_start_main_start_call_vaddr  : 0x8c4
#define LIBC_START_MAIN_ADDR_TYPE PTR
#define LIB_C_START_MAIN_ADDR 0x201fe0
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:               0	file_offset:               0	file_size:             d78	mem_size:             d78
vaddr:          201d70	file_offset:            1d70	file_size:             2a0	mem_size:             2e0
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:          203000	file_offset:          203000
#define FIRST_ENTRY_OFFSET 0x204000
#define CONFIG_LOADER_TYPE LOAD_FROM_SOCKET
#define PATCH_DATA_SOCKET_SERVER_IP 2366286016
#define PATCH_DATA_SOCKET_SERVER_PORT 10062
#define PATCH_DATA_MMAP_FILE_SIZE 0xcefc
---------------------------------------------------------------------------------------------------------
MODE : normal
data_file:/home/runshine/HookUtilV3/awd/..//out/normal/normal.datafile
input_elf: /home/runshine/HookUtilV3/awd/..//out/input_elf
stage_one: /home/runshine/HookUtilV3/awd/..//out/normal/stage_one
check /home/runshine/HookUtilV3/awd/..//out/normal/stage_one start
check /home/runshine/HookUtilV3/awd/..//out/normal/stage_one end
0x8a0:	xor		ebp, ebp
0x8a2:	mov		r9, rdx
0x8a5:	pop		rsi
0x8a6:	mov		rdx, rsp
0x8a9:	and		rsp, 0xfffffffffffffff0
0x8ad:	push		rax
0x8ae:	push		rsp
0x8af:	lea		r8, [rip + 0x31a]
0x8b6:	lea		rcx, [rip + 0x2a3]
0x8bd:	lea		rdi, [rip + 0xe6]
0x8c4:	call		qword ptr [rip + 0x201716]
find start call libc_start_main
identify libc_start_main_addr_type : ptr
identify libc_start_main_addr              : 0x201fe0
identify libc_start_main_start_call_offset : 0x8c4
identify libc_start_main_start_call_vaddr  : 0x8c4
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:               0	file_offset:               0	file_size:             d78	mem_size:             d78
vaddr:          201d70	file_offset:            1d70	file_size:             2a0	mem_size:             2e0
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:          203000	file_offset:          203000
generate done
-------------------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------------
MODE : sandbox
data_file:/home/runshine/HookUtilV3/awd/..//out/sandbox/sandbox.datafile
input_elf: /home/runshine/HookUtilV3/awd/..//out/input_elf
stage_one: /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_one
check /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_one start
check /home/runshine/HookUtilV3/awd/..//out/sandbox/stage_one end
0x8a0:	xor		ebp, ebp
0x8a2:	mov		r9, rdx
0x8a5:	pop		rsi
0x8a6:	mov		rdx, rsp
0x8a9:	and		rsp, 0xfffffffffffffff0
0x8ad:	push		rax
0x8ae:	push		rsp
0x8af:	lea		r8, [rip + 0x31a]
0x8b6:	lea		rcx, [rip + 0x2a3]
0x8bd:	lea		rdi, [rip + 0xe6]
0x8c4:	call		qword ptr [rip + 0x201716]
find start call libc_start_main
identify libc_start_main_addr_type : ptr
identify libc_start_main_addr              : 0x201fe0
identify libc_start_main_start_call_offset : 0x8c4
identify libc_start_main_start_call_vaddr  : 0x8c4
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:               0	file_offset:               0	file_size:             d78	mem_size:             d78
vaddr:          201d70	file_offset:            1d70	file_size:             2a0	mem_size:             2e0
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:          203000	file_offset:          203000
generate done
-------------------------------------------------------------------------------------------------------------
