

================================================================
== Vivado HLS Report for 'add_bias_pre_L1'
================================================================
* Date:           Sat Oct 26 22:26:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.266|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1201|  1201|  1201|  1201|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- fill    |  1200|  1200|         3|          -|          -|   400|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      31|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|      41|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      41|      96|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_3_fu_75_p2     |     +    |      0|  0|  16|           9|           1|
    |tmp_fu_69_p2     |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  31|          19|          10|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |i_reg_58           |   9|          2|    9|         18|
    |result_V_address0  |  13|          3|    9|         27|
    |result_V_d0        |  13|          3|   18|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  65|         15|   38|        106|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_3_reg_93            |   9|   0|    9|          0|
    |i_reg_58              |   9|   0|    9|          0|
    |input_V_load_reg_104  |  18|   0|   18|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  41|   0|   41|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|input_V_address0   | out |    9|  ap_memory |     input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V     |     array    |
|result_V_address0  | out |    9|  ap_memory |     result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |     result_V    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [401 x i18]* %result_V, i64 0, i64 0"   --->   Operation 5 'getelementptr' 'result_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.26ns)   --->   "store i18 65536, i18* %result_V_addr, align 4" [../src/mlp.cpp:53]   --->   Operation 6 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 7 [1/1] (0.87ns)   --->   "br label %1" [../src/mlp.cpp:54]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.98ns)   --->   "%tmp = icmp eq i9 %i, -112" [../src/mlp.cpp:54]   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.35ns)   --->   "%i_3 = add i9 %i, 1" [../src/mlp.cpp:56]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../src/mlp.cpp:54]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_18 = zext i9 %i to i64" [../src/mlp.cpp:56]   --->   Operation 13 'zext' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [400 x i18]* %input_V, i64 0, i64 %tmp_18" [../src/mlp.cpp:56]   --->   Operation 14 'getelementptr' 'input_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 15 'load' 'input_V_load' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [../src/mlp.cpp:58]   --->   Operation 16 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 17 [1/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 17 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind" [../src/mlp.cpp:55]   --->   Operation 18 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %i_3 to i64" [../src/mlp.cpp:56]   --->   Operation 19 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%result_V_addr_3 = getelementptr [401 x i18]* %result_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:56]   --->   Operation 20 'getelementptr' 'result_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.26ns)   --->   "store i18 %input_V_load, i18* %result_V_addr_3, align 4" [../src/mlp.cpp:56]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [../src/mlp.cpp:54]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V_addr   (getelementptr    ) [ 00000]
StgValue_6      (store            ) [ 00000]
StgValue_7      (br               ) [ 01111]
i               (phi              ) [ 00100]
tmp             (icmp             ) [ 00111]
empty           (speclooptripcount) [ 00000]
i_3             (add              ) [ 01111]
StgValue_12     (br               ) [ 00000]
tmp_18          (zext             ) [ 00000]
input_V_addr    (getelementptr    ) [ 00010]
StgValue_16     (ret              ) [ 00000]
input_V_load    (load             ) [ 00001]
StgValue_18     (specloopname     ) [ 00000]
tmp_s           (zext             ) [ 00000]
result_V_addr_3 (getelementptr    ) [ 00000]
StgValue_21     (store            ) [ 00000]
StgValue_22     (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="result_V_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="18" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="1" slack="0"/>
<pin id="26" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_access_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="9" slack="0"/>
<pin id="32" dir="0" index="1" bw="18" slack="0"/>
<pin id="33" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="34" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 StgValue_21/4 "/>
</bind>
</comp>

<comp id="37" class="1004" name="input_V_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="18" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="9" slack="0"/>
<pin id="41" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="9" slack="0"/>
<pin id="46" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="result_V_addr_3_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="9" slack="0"/>
<pin id="54" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr_3/4 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="1"/>
<pin id="60" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="0"/>
<pin id="71" dir="0" index="1" bw="9" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_3_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_18_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="2"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_3_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="input_V_addr_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="1"/>
<pin id="101" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="104" class="1005" name="input_V_load_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="1"/>
<pin id="106" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="36"><net_src comp="22" pin="3"/><net_sink comp="30" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="50" pin="3"/><net_sink comp="30" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="62" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="62" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="62" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="89"><net_src comp="86" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="96"><net_src comp="75" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="102"><net_src comp="37" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="107"><net_src comp="44" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: result_V | {1 4 }
 - Input state : 
	Port: add_bias_pre_L1 : input_V | {2 3 }
  - Chain level:
	State 1
		StgValue_6 : 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_12 : 2
		tmp_18 : 1
		input_V_addr : 2
		input_V_load : 3
	State 3
	State 4
		result_V_addr_3 : 1
		StgValue_21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_3_fu_75   |    0    |    16   |
|----------|----------------|---------|---------|
|   icmp   |    tmp_fu_69   |    0    |    13   |
|----------|----------------|---------|---------|
|   zext   |  tmp_18_fu_81  |    0    |    0    |
|          |   tmp_s_fu_86  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    29   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_3_reg_93     |    9   |
|      i_reg_58      |    9   |
| input_V_addr_reg_99|    9   |
|input_V_load_reg_104|   18   |
+--------------------+--------+
|        Total       |   45   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_30 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_30 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_44 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  2.616  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   45   |   56   |
+-----------+--------+--------+--------+
