(PCB apogey_cart
 (parser
  (host_cad ARES)
  (host_version 7.7 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -47.09160 29.21000 9.98220 77.72400))
  (boundary (path signal 0.20320 -46.99000 31.75000 8.89000 31.75000 8.89000 77.47000
   -46.99000 77.47000 -46.99000 31.75000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  2.54000)
  (grid wire 2.54000)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
    PS6
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-DIL31_X1" (place X1 -43.30700 73.02500 front 0))
  (component DIL16_D1 (place D1 -1.27000 58.42000 front -90))
  (component 1206_C1 (place C1 -1.27000 63.50000 back -180))
  (component PLCC32/R_D2 (place D2 -25.40000 46.35500 front -180))
  (component CAP20_C2 (place C2 3.81000 35.56000 front -180))
 )
 (library
  (image "CONN-DIL31_X1" (side front)
   (outline (rect TOP -3.17500 -3.42900 51.94300 3.42900))
   (pin PS0 (rotate 180) 0 0.00000 0.00000)
   (pin PS0 (rotate 180) 1 3.42900 0.00000)
   (pin PS0 (rotate 180) 2 6.98500 0.00000)
   (pin PS0 (rotate 180) 3 10.41400 0.00000)
   (pin PS0 (rotate 180) 4 13.97000 0.00000)
   (pin PS0 (rotate 180) 5 17.39900 0.00000)
   (pin PS0 (rotate 180) 6 20.95500 0.00000)
   (pin PS0 (rotate 180) 7 24.25700 0.00000)
   (pin PS0 (rotate 180) 8 27.81300 0.00000)
   (pin PS0 (rotate 180) 9 31.36900 0.00000)
   (pin PS0 (rotate 180) 10 34.92500 0.00000)
   (pin PS0 (rotate 180) 11 38.22700 0.00000)
   (pin PS0 (rotate 180) 12 41.91000 0.00000)
   (pin PS0 (rotate 180) 13 45.33900 0.00000)
   (pin PS0 (rotate 180) 14 48.89500 0.00000)
   (pin PS1 (rotate 180) 15 -1.90500 0.00000)
   (pin PS1 (rotate 180) 16 1.77800 0.00000)
   (pin PS1 (rotate 180) 17 5.20700 0.00000)
   (pin PS1 (rotate 180) 18 8.89000 0.00000)
   (pin PS1 (rotate 180) 19 12.19200 0.00000)
   (pin PS1 (rotate 180) 20 15.74800 0.00000)
   (pin PS1 (rotate 180) 21 19.30400 0.00000)
   (pin PS1 (rotate 180) 22 22.86000 0.00000)
   (pin PS1 (rotate 180) 23 26.16200 0.00000)
   (pin PS1 (rotate 180) 24 29.71800 0.00000)
   (pin PS1 (rotate 180) 25 33.14700 0.00000)
   (pin PS1 (rotate 180) 26 36.70300 0.00000)
   (pin PS1 (rotate 180) 27 40.13200 0.00000)
   (pin PS1 (rotate 180) 28 43.68800 0.00000)
   (pin PS1 (rotate 180) 29 47.11700 0.00000)
   (pin PS1 (rotate 180) 30 50.67300 0.00000)
  )
  (image DIL16_D1 (side front)
   (outline (rect TOP -1.37160 -1.27000 19.15160 8.89000))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
   (pin PS3 (rotate 0) 16 0.00000 7.62000)
   (pin PS3 (rotate 0) 17 2.54000 7.62000)
   (pin PS3 (rotate 0) 18 5.08000 7.62000)
   (pin PS3 (rotate 0) 19 7.62000 7.62000)
   (pin PS3 (rotate 0) 20 10.16000 7.62000)
   (pin PS3 (rotate 0) 21 12.70000 7.62000)
   (pin PS3 (rotate 0) 22 15.24000 7.62000)
   (pin PS3 (rotate 0) 23 17.78000 7.62000)
   (pin PS3 (rotate 0) 24 17.78000 0.00000)
   (pin PS3 (rotate 0) 25 15.24000 0.00000)
   (pin PS3 (rotate 0) 26 12.70000 0.00000)
   (pin PS3 (rotate 0) 27 10.16000 0.00000)
   (pin PS3 (rotate 0) 28 7.62000 0.00000)
   (pin PS3 (rotate 0) 29 5.08000 0.00000)
   (pin PS3 (rotate 0) 30 2.54000 0.00000)
   (pin PS3 (rotate 0) 31 0.00000 0.00000)
  )
  (image 1206_C1 (side back)
   (outline (rect TOP -0.50800 -0.83820 3.65760 0.83820))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 3.14960 0.00000)
  )
  (image PLCC32/R_D2 (side front)
   (outline (rect TOP -11.62050 -10.79500 11.62050 10.66800))
   (pin PS5 (rotate 90) 0 -10.09650 0.00000)
   (pin PS5 (rotate 90) 1 -10.09650 -1.27000)
   (pin PS5 (rotate 90) 2 -10.09650 -2.54000)
   (pin PS5 (rotate 90) 3 -10.09650 -3.81000)
   (pin PS5 (rotate 180) 4 -5.08000 -9.27100)
   (pin PS5 (rotate 180) 5 -3.81000 -9.27100)
   (pin PS5 (rotate 180) 6 -2.54000 -9.27100)
   (pin PS5 (rotate 180) 7 -1.27000 -9.27100)
   (pin PS5 (rotate 180) 8 0.00000 -9.27100)
   (pin PS5 (rotate 180) 9 1.27000 -9.27100)
   (pin PS5 (rotate 180) 10 2.54000 -9.27100)
   (pin PS5 (rotate 180) 11 3.81000 -9.27100)
   (pin PS5 (rotate 180) 12 5.08000 -9.27100)
   (pin PS5 (rotate -90) 13 10.09650 -3.81000)
   (pin PS5 (rotate -90) 14 10.09650 -2.54000)
   (pin PS5 (rotate -90) 15 10.09650 -1.27000)
   (pin PS5 (rotate -90) 16 10.09650 0.00000)
   (pin PS5 (rotate -90) 17 10.09650 1.27000)
   (pin PS5 (rotate -90) 18 10.09650 2.54000)
   (pin PS5 (rotate -90) 19 10.09650 3.81000)
   (pin PS5 (rotate 0) 20 5.08000 9.14400)
   (pin PS5 (rotate 0) 21 3.81000 9.14400)
   (pin PS5 (rotate 0) 22 2.54000 9.14400)
   (pin PS5 (rotate 0) 23 1.27000 9.14400)
   (pin PS5 (rotate 0) 24 0.00000 9.14400)
   (pin PS5 (rotate 0) 25 -1.27000 9.14400)
   (pin PS5 (rotate 0) 26 -2.54000 9.14400)
   (pin PS5 (rotate 0) 27 -3.81000 9.14400)
   (pin PS5 (rotate 0) 28 -5.08000 9.14400)
   (pin PS5 (rotate 90) 29 -10.09650 3.81000)
   (pin PS5 (rotate 90) 30 -10.09650 2.54000)
   (pin PS5 (rotate 90) 31 -10.09650 1.27000)
  )
  (image CAP20_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS7 (rotate 0) 0 0.00000 0.00000)
   (pin PS7 (rotate 0) 1 5.08000 0.00000)
   (pin PS8 (rotate 0) 2 0.00000 0.00000)
   (pin PS8 (rotate 0) 3 5.08000 0.00000)
  )
  (padstack PS0 (absolute on) (shape (rect BOT -1.27000 -3.42900 1.27000 3.42900)))
  (padstack PS1 (absolute on) (shape (rect TOP -1.27000 -3.42900 1.27000 3.42900)))
  (padstack PS2 (absolute on) (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000)))
  (padstack PS3 (absolute on) (shape (rect TOP -0.76200 -1.01600 0.76200 1.01600)))
  (padstack PS4 (absolute on) (shape (rect BOT -0.50800 -0.76200 0.50800 0.76200)))
  (padstack PS5 (absolute on) (shape (rect TOP -0.44450 -1.52400 0.44450 1.52400)))
  (padstack PS6 (absolute on) (shape (rect TOP -0.38100 -0.38100 0.38100 0.38100)))
  (padstack PS7 (absolute on) (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600)))
  (padstack PS8 (absolute on) (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600)))
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-9 D1-2 D2-11)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-10 D1-3 D2-10)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-7 D2-22)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-8 D2-24)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-5 D2-3)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-20 D2-27)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-4 D2-28)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-19 D1-8 C2-2)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-11 D1-5 D2-9)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-26 D1-10 D2-8)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-25 D2-7)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-24 D2-6)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-23 D2-5)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-22 D2-4)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-21 D2-26)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-6 D2-25)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-1 D2-12)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-16 D2-13)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-0 D2-14)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-15 D2-16)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-17 D2-17)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-2 D2-18)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-18 D2-19)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins X1-3 D2-20)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins X1-30 D1-7 D1-12 D1-13 C1-1 D2-15 D2-21 D2-23 C2-3)
  )
  (net "S1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-1 D2-2)
  )
  (net "S2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-4 D2-1)
  )
  (net "S3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-6 D2-29)
  )
  (net "S4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-9 D2-0)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins X1-13 D1-0 D1-15 C1-0 D2-30 D2-31)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "S1"
   "S2"
   "S3"
   "S4"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (via PS6 -33.02000 53.34000 (net {NC}) (type protect))
  (via PS6 -33.02000 50.80000 (net {NC}) (type protect))
  (via PS6 -33.02000 48.26000 (net {NC}) (type protect))
  (via PS6 -30.48000 48.26000 (net {NC}) (type protect))
  (via PS6 -30.48000 50.80000 (net {NC}) (type protect))
  (via PS6 -30.48000 53.34000 (net {NC}) (type protect))
  (via PS6 -27.94000 53.34000 (net {NC}) (type protect))
  (via PS6 -27.94000 50.80000 (net {NC}) (type protect))
  (via PS6 -27.94000 48.26000 (net {NC}) (type protect))
  (via PS6 -25.40000 53.34000 (net {NC}) (type protect))
  (via PS6 -25.40000 50.80000 (net {NC}) (type protect))
  (via PS6 -25.40000 48.26000 (net {NC}) (type protect))
  (via PS6 -22.86000 48.26000 (net {NC}) (type protect))
  (via PS6 -22.86000 50.80000 (net {NC}) (type protect))
  (via PS6 -22.86000 53.34000 (net {NC}) (type protect))
  (via PS6 -20.32000 53.34000 (net {NC}) (type protect))
  (via PS6 -20.32000 50.80000 (net {NC}) (type protect))
  (via PS6 -20.32000 48.26000 (net {NC}) (type protect))
  (via PS6 -33.02000 45.72000 (net {NC}) (type protect))
  (via PS6 -33.02000 43.18000 (net {NC}) (type protect))
  (via PS6 -33.02000 40.64000 (net {NC}) (type protect))
  (via PS6 -30.48000 40.64000 (net {NC}) (type protect))
  (via PS6 -30.48000 43.18000 (net {NC}) (type protect))
  (via PS6 -30.48000 45.72000 (net {NC}) (type protect))
  (via PS6 -27.94000 45.72000 (net {NC}) (type protect))
  (via PS6 -27.94000 43.18000 (net {NC}) (type protect))
  (via PS6 -27.94000 40.64000 (net {NC}) (type protect))
  (via PS6 -25.40000 45.72000 (net {NC}) (type protect))
  (via PS6 -25.40000 43.18000 (net {NC}) (type protect))
  (via PS6 -25.40000 40.64000 (net {NC}) (type protect))
  (via PS6 -22.86000 40.64000 (net {NC}) (type protect))
  (via PS6 -22.86000 43.18000 (net {NC}) (type protect))
  (via PS6 -22.86000 45.72000 (net {NC}) (type protect))
  (via PS6 -20.32000 45.72000 (net {NC}) (type protect))
  (via PS6 -20.32000 43.18000 (net {NC}) (type protect))
  (via PS6 -20.32000 40.64000 (net {NC}) (type protect))
  (via PS6 -17.78000 53.34000 (net {NC}) (type protect))
  (via PS6 -17.78000 50.80000 (net {NC}) (type protect))
  (via PS6 -17.78000 48.26000 (net {NC}) (type protect))
  (via PS6 -17.78000 45.72000 (net {NC}) (type protect))
  (via PS6 -17.78000 43.18000 (net {NC}) (type protect))
  (via PS6 -17.78000 40.64000 (net {NC}) (type protect))
  (via PS6 -35.56000 53.34000 (net {NC}) (type protect))
  (via PS6 -35.56000 55.88000 (net {NC}) (type protect))
  (via PS6 -33.02000 55.88000 (net {NC}) (type protect))
  (via PS6 -33.02000 38.10000 (net {NC}) (type protect))
  (via PS6 -35.56000 38.10000 (net {NC}) (type protect))
  (via PS6 -35.56000 40.64000 (net {NC}) (type protect))
  (via PS6 -17.78000 38.10000 (net {NC}) (type protect))
  (via PS6 -15.24000 38.10000 (net {NC}) (type protect))
  (via PS6 -15.24000 40.64000 (net {NC}) (type protect))
  (via PS6 -17.78000 55.88000 (net {NC}) (type protect))
  (via PS6 -15.24000 55.88000 (net {NC}) (type protect))
  (via PS6 -15.24000 53.34000 (net {NC}) (type protect))
 )
)
