// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Friday July 15, 2022 - 03:46:31 pm, from:
//
//     Map file     - C:\Users\franc\hydro_spartan_7\hydro_spartan_7.srcs\sources_1\bd\mb_system\mb_system.bmm
//     Data file(s) - c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/data/mb_bootloop_le.elf
//
// Address space 'FPGA_system_mb_system_i_microblaze_0.FPGA_system_mb_system_i_microblaze_0_local_memory_lmb_bram_128K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
