Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Oct 27 16:11:46 2016
| Host         : dmlab05 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_utilization -file /home/shomeb/u/ulrichji/Documents/dmpro/makefile-project/reports/place_util.rpt -hierarchical
| Design       : sw_btn_led
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
|  Instance  | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| sw_btn_led |  (top) |          4 |          4 |       0 |    0 |   0 |      0 |      0 |            0 |
+------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


