<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jun  6 19:57:12 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k325t" NAME="top" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="7" NAME="RS_Out_0" RIGHT="0" SIGIS="undef" SIGNAME="RS_Enc_0_RS_Out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_Out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ce_out_0" SIGIS="undef" SIGNAME="RS_Enc_0_ce_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS_Enc_0" PORT="ce_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/DataSource_Scrambler_0" HWVERSION="1.0" INSTANCE="DataSource_Scrambler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataSource_Scrambler" VLNV="xilinx.com:module_ref:DataSource_Scrambler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_DataSource_Scrambler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="BinEn" SIGIS="undef"/>
        <PORT DIR="O" NAME="DataGenEn" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_DataGenEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="Trigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ScramblerOut" RIGHT="0" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ScramblerOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simEN" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_VLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simEnd" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_End"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simStart" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simStart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_Start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RS_Enc_0" HWVERSION="1.0" INSTANCE="RS_Enc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RS_Enc" VLNV="xilinx.com:module_ref:RS_Enc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_RS_Enc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RS_End" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="RS_In" RIGHT="0" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ScramblerOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="ScramblerOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="RS_Out" RIGHT="0" SIGIS="undef" SIGNAME="RS_Enc_0_RS_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RS_Out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RS_Start" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simStart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simStart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RS_VLD" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Trigger" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_DataGenEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="DataGenEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="RS_Enc_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ce_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_sim_clk_gen_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="clk"/>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
