
Gateway_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c98  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007da8  08007da8  00017da8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081ec  080081ec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080081ec  080081ec  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080081ec  080081ec  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081ec  080081ec  000181ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081f0  080081f0  000181f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080081f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  200001d4  080083c8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080083c8  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d797  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000226c  00000000  00000000  0002d9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d28  00000000  00000000  0002fc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a3c  00000000  00000000  00030970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001891a  00000000  00000000  000313ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010448  00000000  00000000  00049cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008874d  00000000  00000000  0005a10e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000047ac  00000000  00000000  000e285c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000e7008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007d90 	.word	0x08007d90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007d90 	.word	0x08007d90

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000a88:	b4b0      	push	{r4, r5, r7}
 8000a8a:	b08f      	sub	sp, #60	; 0x3c
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000a90:	f240 13b1 	movw	r3, #433	; 0x1b1
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000a96:	2307      	movs	r3, #7
 8000a98:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000a9c:	2307      	movs	r3, #7
 8000a9e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8000aa8:	23ff      	movs	r3, #255	; 0xff
 8000aaa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000aae:	2364      	movs	r3, #100	; 0x64
 8000ab0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8000ab4:	2308      	movs	r3, #8
 8000ab6:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	461d      	mov	r5, r3
 8000abc:	f107 040c 	add.w	r4, r7, #12
 8000ac0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ac2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ac4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ac6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ac8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000acc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	373c      	adds	r7, #60	; 0x3c
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bcb0      	pop	{r4, r5, r7}
 8000ad8:	4770      	bx	lr

08000ada <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b084      	sub	sp, #16
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f000 f9ff 	bl	8000eea <LoRa_read>
 8000aec:	4603      	mov	r3, r0
 8000aee:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000af0:	7bbb      	ldrb	r3, [r7, #14]
 8000af2:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d107      	bne.n	8000b0a <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000afa:	7bbb      	ldrb	r3, [r7, #14]
 8000afc:	f023 0307 	bic.w	r3, r3, #7
 8000b00:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
 8000b08:	e03e      	b.n	8000b88 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d10c      	bne.n	8000b2a <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000b10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b14:	f023 0307 	bic.w	r3, r3, #7
 8000b18:	b25b      	sxtb	r3, r3
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	b25b      	sxtb	r3, r3
 8000b20:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2201      	movs	r2, #1
 8000b26:	61da      	str	r2, [r3, #28]
 8000b28:	e02e      	b.n	8000b88 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b03      	cmp	r3, #3
 8000b2e:	d10c      	bne.n	8000b4a <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000b30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b34:	f023 0307 	bic.w	r3, r3, #7
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	f043 0303 	orr.w	r3, r3, #3
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2203      	movs	r2, #3
 8000b46:	61da      	str	r2, [r3, #28]
 8000b48:	e01e      	b.n	8000b88 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	2b05      	cmp	r3, #5
 8000b4e:	d10c      	bne.n	8000b6a <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000b50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b54:	f023 0307 	bic.w	r3, r3, #7
 8000b58:	b25b      	sxtb	r3, r3
 8000b5a:	f043 0305 	orr.w	r3, r3, #5
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2205      	movs	r2, #5
 8000b66:	61da      	str	r2, [r3, #28]
 8000b68:	e00e      	b.n	8000b88 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	2b06      	cmp	r3, #6
 8000b6e:	d10b      	bne.n	8000b88 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000b70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b74:	f023 0307 	bic.w	r3, r3, #7
 8000b78:	b25b      	sxtb	r3, r3
 8000b7a:	f043 0306 	orr.w	r3, r3, #6
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2206      	movs	r2, #6
 8000b86:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000b88:	7bfb      	ldrb	r3, [r7, #15]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f000 f9c5 	bl	8000f1e <LoRa_write>
	//HAL_Delay(10);
}
 8000b94:	bf00      	nop
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	603b      	str	r3, [r7, #0]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	6818      	ldr	r0, [r3, #0]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	889b      	ldrh	r3, [r3, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f001 fe42 	bl	8002840 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	6998      	ldr	r0, [r3, #24]
 8000bc0:	88fa      	ldrh	r2, [r7, #6]
 8000bc2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000bc6:	68b9      	ldr	r1, [r7, #8]
 8000bc8:	f002 ff9a 	bl	8003b00 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000bcc:	bf00      	nop
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	699b      	ldr	r3, [r3, #24]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f003 fb9a 	bl	800430c <HAL_SPI_GetState>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d1f7      	bne.n	8000bce <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	6998      	ldr	r0, [r3, #24]
 8000be2:	8b3a      	ldrh	r2, [r7, #24]
 8000be4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000be8:	6839      	ldr	r1, [r7, #0]
 8000bea:	f003 f8cd 	bl	8003d88 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000bee:	bf00      	nop
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f003 fb89 	bl	800430c <HAL_SPI_GetState>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d1f7      	bne.n	8000bf0 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	6818      	ldr	r0, [r3, #0]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	889b      	ldrh	r3, [r3, #4]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f001 fe18 	bl	8002840 <HAL_GPIO_WritePin>
}
 8000c10:	bf00      	nop
 8000c12:	3710      	adds	r7, #16
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	4613      	mov	r3, r2
 8000c26:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	6818      	ldr	r0, [r3, #0]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	889b      	ldrh	r3, [r3, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	4619      	mov	r1, r3
 8000c34:	f001 fe04 	bl	8002840 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	6998      	ldr	r0, [r3, #24]
 8000c3c:	88fa      	ldrh	r2, [r7, #6]
 8000c3e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000c42:	68b9      	ldr	r1, [r7, #8]
 8000c44:	f002 ff5c 	bl	8003b00 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000c48:	bf00      	nop
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f003 fb5c 	bl	800430c <HAL_SPI_GetState>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d1f7      	bne.n	8000c4a <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	6998      	ldr	r0, [r3, #24]
 8000c5e:	8b3a      	ldrh	r2, [r7, #24]
 8000c60:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000c64:	6839      	ldr	r1, [r7, #0]
 8000c66:	f002 ff4b 	bl	8003b00 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000c6a:	bf00      	nop
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f003 fb4b 	bl	800430c <HAL_SPI_GetState>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d1f7      	bne.n	8000c6c <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	6818      	ldr	r0, [r3, #0]
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	889b      	ldrh	r3, [r3, #4]
 8000c84:	2201      	movs	r2, #1
 8000c86:	4619      	mov	r1, r3
 8000c88:	f001 fdda 	bl	8002840 <HAL_GPIO_WritePin>
}
 8000c8c:	bf00      	nop
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000ca0:	2126      	movs	r1, #38	; 0x26
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 f921 	bl	8000eea <LoRa_read>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	73bb      	strb	r3, [r7, #14]

	if(value)
 8000cac:	78fb      	ldrb	r3, [r7, #3]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d004      	beq.n	8000cbc <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000cb2:	7bbb      	ldrb	r3, [r7, #14]
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e003      	b.n	8000cc4 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000cbc:	7bbb      	ldrb	r3, [r7, #14]
 8000cbe:	f023 0308 	bic.w	r3, r3, #8
 8000cc2:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	2126      	movs	r1, #38	; 0x26
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f000 f927 	bl	8000f1e <LoRa_write>
	HAL_Delay(10);
 8000cd0:	200a      	movs	r0, #10
 8000cd2:	f001 fa4d 	bl	8002170 <HAL_Delay>
}
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b096      	sub	sp, #88	; 0x58
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000ce8:	4a17      	ldr	r2, [pc, #92]	; (8000d48 <LoRa_setAutoLDO+0x68>)
 8000cea:	f107 0308 	add.w	r3, r7, #8
 8000cee:	4611      	mov	r1, r2
 8000cf0:	2250      	movs	r2, #80	; 0x50
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f004 fff1 	bl	8005cda <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000cfe:	461a      	mov	r2, r3
 8000d00:	2301      	movs	r3, #1
 8000d02:	4093      	lsls	r3, r2
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fb7d 	bl	8000404 <__aeabi_i2d>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	3358      	adds	r3, #88	; 0x58
 8000d14:	443b      	add	r3, r7
 8000d16:	3b50      	subs	r3, #80	; 0x50
 8000d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1c:	f7ff fd06 	bl	800072c <__aeabi_ddiv>
 8000d20:	4602      	mov	r2, r0
 8000d22:	460b      	mov	r3, r1
 8000d24:	4610      	mov	r0, r2
 8000d26:	4619      	mov	r1, r3
 8000d28:	f7ff fe86 	bl	8000a38 <__aeabi_d2iz>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b10      	cmp	r3, #16
 8000d30:	bfcc      	ite	gt
 8000d32:	2301      	movgt	r3, #1
 8000d34:	2300      	movle	r3, #0
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4619      	mov	r1, r3
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f7ff ffaa 	bl	8000c94 <LoRa_setLowDaraRateOptimization>
}
 8000d40:	bf00      	nop
 8000d42:	3758      	adds	r7, #88	; 0x58
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	08007da8 	.word	0x08007da8

08000d4c <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	04db      	lsls	r3, r3, #19
 8000d5a:	115b      	asrs	r3, r3, #5
 8000d5c:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	0c1b      	lsrs	r3, r3, #16
 8000d62:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000d64:	7afb      	ldrb	r3, [r7, #11]
 8000d66:	461a      	mov	r2, r3
 8000d68:	2106      	movs	r1, #6
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f000 f8d7 	bl	8000f1e <LoRa_write>
	HAL_Delay(5);
 8000d70:	2005      	movs	r0, #5
 8000d72:	f001 f9fd 	bl	8002170 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000d7c:	7afb      	ldrb	r3, [r7, #11]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	2107      	movs	r1, #7
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 f8cb 	bl	8000f1e <LoRa_write>
	HAL_Delay(5);
 8000d88:	2005      	movs	r0, #5
 8000d8a:	f001 f9f1 	bl	8002170 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000d92:	7afb      	ldrb	r3, [r7, #11]
 8000d94:	461a      	mov	r2, r3
 8000d96:	2108      	movs	r1, #8
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f000 f8c0 	bl	8000f1e <LoRa_write>
	HAL_Delay(5);
 8000d9e:	2005      	movs	r0, #5
 8000da0:	f001 f9e6 	bl	8002170 <HAL_Delay>
}
 8000da4:	bf00      	nop
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	2b0c      	cmp	r3, #12
 8000dba:	dd01      	ble.n	8000dc0 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000dbc:	230c      	movs	r3, #12
 8000dbe:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	dc01      	bgt.n	8000dca <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000dc6:	2307      	movs	r3, #7
 8000dc8:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000dca:	211e      	movs	r1, #30
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f000 f88c 	bl	8000eea <LoRa_read>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f001 f9ca 	bl	8002170 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	011b      	lsls	r3, r3, #4
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	f003 030f 	and.w	r3, r3, #15
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	4413      	add	r3, r2
 8000dee:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	461a      	mov	r2, r3
 8000df4:	211e      	movs	r1, #30
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f000 f891 	bl	8000f1e <LoRa_write>
	HAL_Delay(10);
 8000dfc:	200a      	movs	r0, #10
 8000dfe:	f001 f9b7 	bl	8002170 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ff6c 	bl	8000ce0 <LoRa_setAutoLDO>
}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000e1c:	78fb      	ldrb	r3, [r7, #3]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2109      	movs	r1, #9
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 f87b 	bl	8000f1e <LoRa_write>
	HAL_Delay(10);
 8000e28:	200a      	movs	r0, #10
 8000e2a:	f001 f9a1 	bl	8002170 <HAL_Delay>
}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000e48:	78fb      	ldrb	r3, [r7, #3]
 8000e4a:	2b2c      	cmp	r3, #44	; 0x2c
 8000e4c:	d801      	bhi.n	8000e52 <LoRa_setOCP+0x1a>
		current = 45;
 8000e4e:	232d      	movs	r3, #45	; 0x2d
 8000e50:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000e52:	78fb      	ldrb	r3, [r7, #3]
 8000e54:	2bf0      	cmp	r3, #240	; 0xf0
 8000e56:	d901      	bls.n	8000e5c <LoRa_setOCP+0x24>
		current = 240;
 8000e58:	23f0      	movs	r3, #240	; 0xf0
 8000e5a:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b78      	cmp	r3, #120	; 0x78
 8000e60:	d809      	bhi.n	8000e76 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000e62:	78fb      	ldrb	r3, [r7, #3]
 8000e64:	3b2d      	subs	r3, #45	; 0x2d
 8000e66:	4a12      	ldr	r2, [pc, #72]	; (8000eb0 <LoRa_setOCP+0x78>)
 8000e68:	fb82 1203 	smull	r1, r2, r2, r3
 8000e6c:	1052      	asrs	r2, r2, #1
 8000e6e:	17db      	asrs	r3, r3, #31
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	e00b      	b.n	8000e8e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	2bf0      	cmp	r3, #240	; 0xf0
 8000e7a:	d808      	bhi.n	8000e8e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000e7c:	78fb      	ldrb	r3, [r7, #3]
 8000e7e:	331e      	adds	r3, #30
 8000e80:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <LoRa_setOCP+0x78>)
 8000e82:	fb82 1203 	smull	r1, r2, r2, r3
 8000e86:	1092      	asrs	r2, r2, #2
 8000e88:	17db      	asrs	r3, r3, #31
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
 8000e90:	3320      	adds	r3, #32
 8000e92:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	461a      	mov	r2, r3
 8000e98:	210b      	movs	r1, #11
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 f83f 	bl	8000f1e <LoRa_write>
	HAL_Delay(10);
 8000ea0:	200a      	movs	r0, #10
 8000ea2:	f001 f965 	bl	8002170 <HAL_Delay>
}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	66666667 	.word	0x66666667

08000eb4 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000ebc:	211e      	movs	r1, #30
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f000 f813 	bl	8000eea <LoRa_read>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	f043 0307 	orr.w	r3, r3, #7
 8000ece:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8000ed0:	7bbb      	ldrb	r3, [r7, #14]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	211e      	movs	r1, #30
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 f821 	bl	8000f1e <LoRa_write>
	HAL_Delay(10);
 8000edc:	200a      	movs	r0, #10
 8000ede:	f001 f947 	bl	8002170 <HAL_Delay>
}
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b086      	sub	sp, #24
 8000eee:	af02      	add	r7, sp, #8
 8000ef0:	6078      	str	r0, [r7, #4]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8000ef6:	78fb      	ldrb	r3, [r7, #3]
 8000ef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000f00:	f107 030f 	add.w	r3, r7, #15
 8000f04:	f107 010e 	add.w	r1, r7, #14
 8000f08:	2201      	movs	r2, #1
 8000f0a:	9200      	str	r2, [sp, #0]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff fe44 	bl	8000b9c <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af02      	add	r7, sp, #8
 8000f24:	6078      	str	r0, [r7, #4]
 8000f26:	460b      	mov	r3, r1
 8000f28:	70fb      	strb	r3, [r7, #3]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8000f2e:	78fb      	ldrb	r3, [r7, #3]
 8000f30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	73bb      	strb	r3, [r7, #14]
	data = value;
 8000f38:	78bb      	ldrb	r3, [r7, #2]
 8000f3a:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000f3c:	f107 030f 	add.w	r3, r7, #15
 8000f40:	f107 010e 	add.w	r1, r7, #14
 8000f44:	2201      	movs	r2, #1
 8000f46:	9200      	str	r2, [sp, #0]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff fe64 	bl	8000c18 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8000f50:	bf00      	nop
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	607a      	str	r2, [r7, #4]
 8000f62:	461a      	mov	r2, r3
 8000f64:	460b      	mov	r3, r1
 8000f66:	72fb      	strb	r3, [r7, #11]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8000f6c:	7afb      	ldrb	r3, [r7, #11]
 8000f6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	889b      	ldrh	r3, [r3, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	4619      	mov	r1, r3
 8000f82:	f001 fc5d 	bl	8002840 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	6998      	ldr	r0, [r3, #24]
 8000f8a:	f107 0117 	add.w	r1, r7, #23
 8000f8e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f92:	2201      	movs	r2, #1
 8000f94:	f002 fdb4 	bl	8003b00 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f98:	bf00      	nop
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 f9b4 	bl	800430c <HAL_SPI_GetState>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d1f7      	bne.n	8000f9a <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6998      	ldr	r0, [r3, #24]
 8000fae:	7abb      	ldrb	r3, [r7, #10]
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	f002 fda2 	bl	8003b00 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000fbc:	bf00      	nop
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f003 f9a2 	bl	800430c <HAL_SPI_GetState>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d1f7      	bne.n	8000fbe <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	6818      	ldr	r0, [r3, #0]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	889b      	ldrh	r3, [r3, #4]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f001 fc31 	bl	8002840 <HAL_GPIO_WritePin>
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]

	return 1;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr

08000ffa <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b086      	sub	sp, #24
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	60f8      	str	r0, [r7, #12]
 8001002:	60b9      	str	r1, [r7, #8]
 8001004:	4611      	mov	r1, r2
 8001006:	461a      	mov	r2, r3
 8001008:	460b      	mov	r3, r1
 800100a:	71fb      	strb	r3, [r7, #7]
 800100c:	4613      	mov	r3, r2
 800100e:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	69db      	ldr	r3, [r3, #28]
 8001014:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001016:	2101      	movs	r1, #1
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff fd5e 	bl	8000ada <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 800101e:	210e      	movs	r1, #14
 8001020:	68f8      	ldr	r0, [r7, #12]
 8001022:	f7ff ff62 	bl	8000eea <LoRa_read>
 8001026:	4603      	mov	r3, r0
 8001028:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800102a:	7cfb      	ldrb	r3, [r7, #19]
 800102c:	461a      	mov	r2, r3
 800102e:	210d      	movs	r1, #13
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	f7ff ff74 	bl	8000f1e <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	461a      	mov	r2, r3
 800103a:	2122      	movs	r1, #34	; 0x22
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f7ff ff6e 	bl	8000f1e <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	2100      	movs	r1, #0
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff ff85 	bl	8000f58 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 800104e:	2103      	movs	r1, #3
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f7ff fd42 	bl	8000ada <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001056:	2112      	movs	r1, #18
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f7ff ff46 	bl	8000eea <LoRa_read>
 800105e:	4603      	mov	r3, r0
 8001060:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8001062:	7cfb      	ldrb	r3, [r7, #19]
 8001064:	f003 0308 	and.w	r3, r3, #8
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00a      	beq.n	8001082 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800106c:	22ff      	movs	r2, #255	; 0xff
 800106e:	2112      	movs	r1, #18
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f7ff ff54 	bl	8000f1e <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001076:	6979      	ldr	r1, [r7, #20]
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f7ff fd2e 	bl	8000ada <LoRa_gotoMode>
			return 1;
 800107e:	2301      	movs	r3, #1
 8001080:	e00f      	b.n	80010a2 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8001082:	88bb      	ldrh	r3, [r7, #4]
 8001084:	3b01      	subs	r3, #1
 8001086:	80bb      	strh	r3, [r7, #4]
 8001088:	88bb      	ldrh	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d105      	bne.n	800109a <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 800108e:	6979      	ldr	r1, [r7, #20]
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f7ff fd22 	bl	8000ada <LoRa_gotoMode>
				return 0;
 8001096:	2300      	movs	r3, #0
 8001098:	e003      	b.n	80010a2 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f001 f868 	bl	8002170 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80010a0:	e7d9      	b.n	8001056 <LoRa_transmit+0x5c>
	}
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80010b2:	2105      	movs	r1, #5
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff fd10 	bl	8000ada <LoRa_gotoMode>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80010c2:	b590      	push	{r4, r7, lr}
 80010c4:	b089      	sub	sp, #36	; 0x24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	4613      	mov	r3, r2
 80010ce:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	61bb      	str	r3, [r7, #24]
 80010d8:	e007      	b.n	80010ea <LoRa_receive+0x28>
		data[i]=0;
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	4413      	add	r3, r2
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	3301      	adds	r3, #1
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	dbf3      	blt.n	80010da <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80010f2:	2101      	movs	r1, #1
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f7ff fcf0 	bl	8000ada <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 80010fa:	2112      	movs	r1, #18
 80010fc:	68f8      	ldr	r0, [r7, #12]
 80010fe:	f7ff fef4 	bl	8000eea <LoRa_read>
 8001102:	4603      	mov	r3, r0
 8001104:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 8001106:	7cfb      	ldrb	r3, [r7, #19]
 8001108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800110c:	2b00      	cmp	r3, #0
 800110e:	d02f      	beq.n	8001170 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001110:	22ff      	movs	r2, #255	; 0xff
 8001112:	2112      	movs	r1, #18
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ff02 	bl	8000f1e <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 800111a:	2113      	movs	r1, #19
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff fee4 	bl	8000eea <LoRa_read>
 8001122:	4603      	mov	r3, r0
 8001124:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001126:	2110      	movs	r1, #16
 8001128:	68f8      	ldr	r0, [r7, #12]
 800112a:	f7ff fede 	bl	8000eea <LoRa_read>
 800112e:	4603      	mov	r3, r0
 8001130:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001132:	7cfb      	ldrb	r3, [r7, #19]
 8001134:	461a      	mov	r2, r3
 8001136:	210d      	movs	r1, #13
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f7ff fef0 	bl	8000f1e <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 800113e:	7cba      	ldrb	r2, [r7, #18]
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4293      	cmp	r3, r2
 8001144:	bf28      	it	cs
 8001146:	4613      	movcs	r3, r2
 8001148:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	e00b      	b.n	8001168 <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	18d4      	adds	r4, r2, r3
 8001156:	2100      	movs	r1, #0
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f7ff fec6 	bl	8000eea <LoRa_read>
 800115e:	4603      	mov	r3, r0
 8001160:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	3301      	adds	r3, #1
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	7ffb      	ldrb	r3, [r7, #31]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	429a      	cmp	r2, r3
 800116e:	dbef      	blt.n	8001150 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001170:	2105      	movs	r1, #5
 8001172:	68f8      	ldr	r0, [r7, #12]
 8001174:	f7ff fcb1 	bl	8000ada <LoRa_gotoMode>
    return min;
 8001178:	7ffb      	ldrb	r3, [r7, #31]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3724      	adds	r7, #36	; 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}

08001182 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001182:	b580      	push	{r7, lr}
 8001184:	b084      	sub	sp, #16
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ff2b 	bl	8000fe6 <LoRa_isvalid>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	f000 8096 	beq.w	80012c4 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001198:	2100      	movs	r1, #0
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff fc9d 	bl	8000ada <LoRa_gotoMode>
			HAL_Delay(10);
 80011a0:	200a      	movs	r0, #10
 80011a2:	f000 ffe5 	bl	8002170 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80011a6:	2101      	movs	r1, #1
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff fe9e 	bl	8000eea <LoRa_read>
 80011ae:	4603      	mov	r3, r0
 80011b0:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80011b2:	200a      	movs	r0, #10
 80011b4:	f000 ffdc 	bl	8002170 <HAL_Delay>
			data = read | 0x80;
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011be:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	461a      	mov	r2, r3
 80011c4:	2101      	movs	r1, #1
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff fea9 	bl	8000f1e <LoRa_write>
			HAL_Delay(100);
 80011cc:	2064      	movs	r0, #100	; 0x64
 80011ce:	f000 ffcf 	bl	8002170 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	4619      	mov	r1, r3
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff fdb7 	bl	8000d4c <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80011e4:	4619      	mov	r1, r3
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff fe12 	bl	8000e10 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80011f2:	4619      	mov	r1, r3
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff fe1f 	bl	8000e38 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80011fa:	2223      	movs	r2, #35	; 0x23
 80011fc:	210c      	movs	r1, #12
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff fe8d 	bl	8000f1e <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff fe55 	bl	8000eb4 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001210:	4619      	mov	r1, r3
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fdca 	bl	8000dac <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001218:	22ff      	movs	r2, #255	; 0xff
 800121a:	211f      	movs	r1, #31
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff fe7e 	bl	8000f1e <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	b2da      	uxtb	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4413      	add	r3, r2
 800123c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 800123e:	7bbb      	ldrb	r3, [r7, #14]
 8001240:	461a      	mov	r2, r3
 8001242:	211d      	movs	r1, #29
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fe6a 	bl	8000f1e <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff fd48 	bl	8000ce0 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001254:	0a1b      	lsrs	r3, r3, #8
 8001256:	b29b      	uxth	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	461a      	mov	r2, r3
 800125c:	2120      	movs	r1, #32
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff fe5d 	bl	8000f1e <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001268:	b2db      	uxtb	r3, r3
 800126a:	461a      	mov	r2, r3
 800126c:	2121      	movs	r1, #33	; 0x21
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fe55 	bl	8000f1e <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001274:	2140      	movs	r1, #64	; 0x40
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fe37 	bl	8000eea <LoRa_read>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001286:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001288:	7bbb      	ldrb	r3, [r7, #14]
 800128a:	461a      	mov	r2, r3
 800128c:	2140      	movs	r1, #64	; 0x40
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fe45 	bl	8000f1e <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001294:	2101      	movs	r1, #1
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fc1f 	bl	8000ada <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2201      	movs	r2, #1
 80012a0:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80012a2:	200a      	movs	r0, #10
 80012a4:	f000 ff64 	bl	8002170 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80012a8:	2142      	movs	r1, #66	; 0x42
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff fe1d 	bl	8000eea <LoRa_read>
 80012b0:	4603      	mov	r3, r0
 80012b2:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	2b12      	cmp	r3, #18
 80012b8:	d101      	bne.n	80012be <LoRa_init+0x13c>
				return LORA_OK;
 80012ba:	23c8      	movs	r3, #200	; 0xc8
 80012bc:	e004      	b.n	80012c8 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80012be:	f44f 73ca 	mov.w	r3, #404	; 0x194
 80012c2:	e001      	b.n	80012c8 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80012c4:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	f023 030f 	bic.w	r3, r3, #15
 80012e0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	f043 030c 	orr.w	r3, r3, #12
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	f043 0308 	orr.w	r3, r3, #8
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 80012fc:	7bbb      	ldrb	r3, [r7, #14]
 80012fe:	f043 030c 	orr.w	r3, r3, #12
 8001302:	b2db      	uxtb	r3, r3
 8001304:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8001306:	7bbb      	ldrb	r3, [r7, #14]
 8001308:	f043 0308 	orr.w	r3, r3, #8
 800130c:	b2db      	uxtb	r3, r3
 800130e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001310:	f107 0208 	add.w	r2, r7, #8
 8001314:	2364      	movs	r3, #100	; 0x64
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2304      	movs	r3, #4
 800131a:	214e      	movs	r1, #78	; 0x4e
 800131c:	4803      	ldr	r0, [pc, #12]	; (800132c <lcd_send_cmd+0x5c>)
 800131e:	f001 fc03 	bl	8002b28 <HAL_I2C_Master_Transmit>
}
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200002bc 	.word	0x200002bc

08001330 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af02      	add	r7, sp, #8
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f023 030f 	bic.w	r3, r3, #15
 8001340:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	f043 030d 	orr.w	r3, r3, #13
 800134e:	b2db      	uxtb	r3, r3
 8001350:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	f043 0309 	orr.w	r3, r3, #9
 8001358:	b2db      	uxtb	r3, r3
 800135a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	f043 030d 	orr.w	r3, r3, #13
 8001362:	b2db      	uxtb	r3, r3
 8001364:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	f043 0309 	orr.w	r3, r3, #9
 800136c:	b2db      	uxtb	r3, r3
 800136e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001370:	f107 0208 	add.w	r2, r7, #8
 8001374:	2364      	movs	r3, #100	; 0x64
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	2304      	movs	r3, #4
 800137a:	214e      	movs	r1, #78	; 0x4e
 800137c:	4803      	ldr	r0, [pc, #12]	; (800138c <lcd_send_data+0x5c>)
 800137e:	f001 fbd3 	bl	8002b28 <HAL_I2C_Master_Transmit>
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200002bc 	.word	0x200002bc

08001390 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
    switch (row)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2b03      	cmp	r3, #3
 800139e:	d81f      	bhi.n	80013e0 <lcd_put_cur+0x50>
 80013a0:	a201      	add	r2, pc, #4	; (adr r2, 80013a8 <lcd_put_cur+0x18>)
 80013a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a6:	bf00      	nop
 80013a8:	080013b9 	.word	0x080013b9
 80013ac:	080013c3 	.word	0x080013c3
 80013b0:	080013cd 	.word	0x080013cd
 80013b4:	080013d7 	.word	0x080013d7
    {
        case 0:
            col |= 0x80;  // Dng 1
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013be:	603b      	str	r3, [r7, #0]
            break;
 80013c0:	e00e      	b.n	80013e0 <lcd_put_cur+0x50>
        case 1:
            col |= 0xC0;  // Dng 2
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80013c8:	603b      	str	r3, [r7, #0]
            break;
 80013ca:	e009      	b.n	80013e0 <lcd_put_cur+0x50>
        case 2:
            col |= 0x94;  // Dng 3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	f043 0394 	orr.w	r3, r3, #148	; 0x94
 80013d2:	603b      	str	r3, [r7, #0]
            break;
 80013d4:	e004      	b.n	80013e0 <lcd_put_cur+0x50>
        case 3:
            col |= 0xD4;  // Dng 4
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	f043 03d4 	orr.w	r3, r3, #212	; 0xd4
 80013dc:	603b      	str	r3, [r7, #0]
            break;
 80013de:	bf00      	nop
    }

    lcd_send_cmd (col);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff73 	bl	80012d0 <lcd_send_cmd>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop

080013f4 <lcd_init>:


void lcd_init (void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80013f8:	2032      	movs	r0, #50	; 0x32
 80013fa:	f000 feb9 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x30);
 80013fe:	2030      	movs	r0, #48	; 0x30
 8001400:	f7ff ff66 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001404:	2005      	movs	r0, #5
 8001406:	f000 feb3 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x30);
 800140a:	2030      	movs	r0, #48	; 0x30
 800140c:	f7ff ff60 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001410:	2001      	movs	r0, #1
 8001412:	f000 fead 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001416:	2030      	movs	r0, #48	; 0x30
 8001418:	f7ff ff5a 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(10);
 800141c:	200a      	movs	r0, #10
 800141e:	f000 fea7 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001422:	2020      	movs	r0, #32
 8001424:	f7ff ff54 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(10);
 8001428:	200a      	movs	r0, #10
 800142a:	f000 fea1 	bl	8002170 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800142e:	2028      	movs	r0, #40	; 0x28
 8001430:	f7ff ff4e 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(1);
 8001434:	2001      	movs	r0, #1
 8001436:	f000 fe9b 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800143a:	2008      	movs	r0, #8
 800143c:	f7ff ff48 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f000 fe95 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001446:	2001      	movs	r0, #1
 8001448:	f7ff ff42 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(1);
 800144c:	2001      	movs	r0, #1
 800144e:	f000 fe8f 	bl	8002170 <HAL_Delay>
	HAL_Delay(1);
 8001452:	2001      	movs	r0, #1
 8001454:	f000 fe8c 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001458:	2006      	movs	r0, #6
 800145a:	f7ff ff39 	bl	80012d0 <lcd_send_cmd>
	HAL_Delay(1);
 800145e:	2001      	movs	r0, #1
 8001460:	f000 fe86 	bl	8002170 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001464:	200c      	movs	r0, #12
 8001466:	f7ff ff33 	bl	80012d0 <lcd_send_cmd>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}

0800146e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b082      	sub	sp, #8
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001476:	e006      	b.n	8001486 <lcd_send_string+0x18>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	607a      	str	r2, [r7, #4]
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff55 	bl	8001330 <lcd_send_data>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f4      	bne.n	8001478 <lcd_send_string+0xa>
}
 800148e:	bf00      	nop
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b5b0      	push	{r4, r5, r7, lr}
 800149a:	b08c      	sub	sp, #48	; 0x30
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149e:	f000 fe05 	bl	80020ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a2:	f000 f867 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a6:	f000 f939 	bl	800171c <MX_GPIO_Init>
  MX_SPI1_Init();
 80014aa:	f000 f8d7 	bl	800165c <MX_SPI1_Init>
  MX_I2C1_Init();
 80014ae:	f000 f8a7 	bl	8001600 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80014b2:	f000 f909 	bl	80016c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80014b6:	f7ff ff9d 	bl	80013f4 <lcd_init>
//  lcd_clear();
  myLoRa = newLoRa();
 80014ba:	4c28      	ldr	r4, [pc, #160]	; (800155c <main+0xc4>)
 80014bc:	463b      	mov	r3, r7
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fae2 	bl	8000a88 <newLoRa>
 80014c4:	4625      	mov	r5, r4
 80014c6:	463c      	mov	r4, r7
 80014c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80014d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  myLoRa.CS_port         = NSS_GPIO_Port;
 80014d8:	4b20      	ldr	r3, [pc, #128]	; (800155c <main+0xc4>)
 80014da:	4a21      	ldr	r2, [pc, #132]	; (8001560 <main+0xc8>)
 80014dc:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 80014de:	4b1f      	ldr	r3, [pc, #124]	; (800155c <main+0xc4>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 80014e4:	4b1d      	ldr	r3, [pc, #116]	; (800155c <main+0xc4>)
 80014e6:	4a1e      	ldr	r2, [pc, #120]	; (8001560 <main+0xc8>)
 80014e8:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 80014ea:	4b1c      	ldr	r3, [pc, #112]	; (800155c <main+0xc4>)
 80014ec:	2202      	movs	r2, #2
 80014ee:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	; (800155c <main+0xc4>)
 80014f2:	4a1b      	ldr	r2, [pc, #108]	; (8001560 <main+0xc8>)
 80014f4:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <main+0xc4>)
 80014f8:	2204      	movs	r2, #4
 80014fa:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 80014fc:	4b17      	ldr	r3, [pc, #92]	; (800155c <main+0xc4>)
 80014fe:	4a19      	ldr	r2, [pc, #100]	; (8001564 <main+0xcc>)
 8001500:	619a      	str	r2, [r3, #24]

  myLoRa.frequency             = 440;             // default = 433 MHz
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <main+0xc4>)
 8001504:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8001508:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 800150a:	4b14      	ldr	r3, [pc, #80]	; (800155c <main+0xc4>)
 800150c:	2207      	movs	r2, #7
 800150e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  myLoRa.bandWidth             = BW_31_25KHz;       // default = BW_125KHz
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <main+0xc4>)
 8001514:	2204      	movs	r2, #4
 8001516:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <main+0xc4>)
 800151c:	2201      	movs	r2, #1
 800151e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <main+0xc4>)
 8001524:	22ff      	movs	r2, #255	; 0xff
 8001526:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  myLoRa.overCurrentProtection = 130;             // default = 100 mA
 800152a:	4b0c      	ldr	r3, [pc, #48]	; (800155c <main+0xc4>)
 800152c:	2282      	movs	r2, #130	; 0x82
 800152e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  myLoRa.preamble              = 9;              // default = 8;
 8001532:	4b0a      	ldr	r3, [pc, #40]	; (800155c <main+0xc4>)
 8001534:	2209      	movs	r2, #9
 8001536:	851a      	strh	r2, [r3, #40]	; 0x28

  if (LoRa_init(&myLoRa) == LORA_OK){
 8001538:	4808      	ldr	r0, [pc, #32]	; (800155c <main+0xc4>)
 800153a:	f7ff fe22 	bl	8001182 <LoRa_init>
 800153e:	4603      	mov	r3, r0
 8001540:	2bc8      	cmp	r3, #200	; 0xc8
 8001542:	d102      	bne.n	800154a <main+0xb2>
	  LoRa_Status = 1;
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <main+0xd0>)
 8001546:	2201      	movs	r2, #1
 8001548:	801a      	strh	r2, [r3, #0]
  }
  LoRa_startReceiving(&myLoRa);
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <main+0xc4>)
 800154c:	f7ff fdad 	bl	80010aa <LoRa_startReceiving>
  HAL_UART_Receive_IT(&huart1, &ESP_rx_data, 1);
 8001550:	2201      	movs	r2, #1
 8001552:	4906      	ldr	r1, [pc, #24]	; (800156c <main+0xd4>)
 8001554:	4806      	ldr	r0, [pc, #24]	; (8001570 <main+0xd8>)
 8001556:	f003 f877 	bl	8004648 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800155a:	e7fe      	b.n	800155a <main+0xc2>
 800155c:	200001f0 	.word	0x200001f0
 8001560:	40010c00 	.word	0x40010c00
 8001564:	20000310 	.word	0x20000310
 8001568:	2000021c 	.word	0x2000021c
 800156c:	200002ba 	.word	0x200002ba
 8001570:	20000368 	.word	0x20000368

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b090      	sub	sp, #64	; 0x40
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0318 	add.w	r3, r7, #24
 800157e:	2228      	movs	r2, #40	; 0x28
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f004 fb1b 	bl	8005bbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
 8001594:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800159a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a4:	2301      	movs	r3, #1
 80015a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a8:	2302      	movs	r3, #2
 80015aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b8:	f107 0318 	add.w	r3, r7, #24
 80015bc:	4618      	mov	r0, r3
 80015be:	f001 fe0b 	bl	80031d8 <HAL_RCC_OscConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015c8:	f000 fb38 	bl	8001c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015cc:	230f      	movs	r3, #15
 80015ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d0:	2302      	movs	r3, #2
 80015d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2102      	movs	r1, #2
 80015e6:	4618      	mov	r0, r3
 80015e8:	f002 f878 	bl	80036dc <HAL_RCC_ClockConfig>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015f2:	f000 fb23 	bl	8001c3c <Error_Handler>
  }
}
 80015f6:	bf00      	nop
 80015f8:	3740      	adds	r7, #64	; 0x40
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_I2C1_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	; (8001654 <MX_I2C1_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_I2C1_Init+0x50>)
 800160c:	4a12      	ldr	r2, [pc, #72]	; (8001658 <MX_I2C1_Init+0x58>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001610:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001616:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161c:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_I2C1_Init+0x50>)
 800161e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_I2C1_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_I2C1_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_I2C1_Init+0x50>)
 800163e:	f001 f92f 	bl	80028a0 <HAL_I2C_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 faf8 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200002bc 	.word	0x200002bc
 8001654:	40005400 	.word	0x40005400
 8001658:	00061a80 	.word	0x00061a80

0800165c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001660:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001662:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <MX_SPI1_Init+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001666:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001668:	f44f 7282 	mov.w	r2, #260	; 0x104
 800166c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800166e:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001674:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_SPI1_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800168c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001690:	2210      	movs	r2, #16
 8001692:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001694:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_SPI1_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016ae:	f002 f9a3 	bl	80039f8 <HAL_SPI_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016b8:	f000 fac0 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000310 	.word	0x20000310
 80016c4:	40013000 	.word	0x40013000

080016c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016ce:	4a12      	ldr	r2, [pc, #72]	; (8001718 <MX_USART1_UART_Init+0x50>)
 80016d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016ee:	220c      	movs	r2, #12
 80016f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_USART1_UART_Init+0x4c>)
 8001700:	f002 ff1d 	bl	800453e <HAL_UART_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800170a:	f000 fa97 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000368 	.word	0x20000368
 8001718:	40013800 	.word	0x40013800

0800171c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001722:	f107 0310 	add.w	r3, r7, #16
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001730:	4b3e      	ldr	r3, [pc, #248]	; (800182c <MX_GPIO_Init+0x110>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	4a3d      	ldr	r2, [pc, #244]	; (800182c <MX_GPIO_Init+0x110>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6193      	str	r3, [r2, #24]
 800173c:	4b3b      	ldr	r3, [pc, #236]	; (800182c <MX_GPIO_Init+0x110>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	f003 0310 	and.w	r3, r3, #16
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001748:	4b38      	ldr	r3, [pc, #224]	; (800182c <MX_GPIO_Init+0x110>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a37      	ldr	r2, [pc, #220]	; (800182c <MX_GPIO_Init+0x110>)
 800174e:	f043 0320 	orr.w	r3, r3, #32
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b35      	ldr	r3, [pc, #212]	; (800182c <MX_GPIO_Init+0x110>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0320 	and.w	r3, r3, #32
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001760:	4b32      	ldr	r3, [pc, #200]	; (800182c <MX_GPIO_Init+0x110>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4a31      	ldr	r2, [pc, #196]	; (800182c <MX_GPIO_Init+0x110>)
 8001766:	f043 0304 	orr.w	r3, r3, #4
 800176a:	6193      	str	r3, [r2, #24]
 800176c:	4b2f      	ldr	r3, [pc, #188]	; (800182c <MX_GPIO_Init+0x110>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001778:	4b2c      	ldr	r3, [pc, #176]	; (800182c <MX_GPIO_Init+0x110>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a2b      	ldr	r2, [pc, #172]	; (800182c <MX_GPIO_Init+0x110>)
 800177e:	f043 0308 	orr.w	r3, r3, #8
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b29      	ldr	r3, [pc, #164]	; (800182c <MX_GPIO_Init+0x110>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0308 	and.w	r3, r3, #8
 800178c:	603b      	str	r3, [r7, #0]
 800178e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001790:	2200      	movs	r2, #0
 8001792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001796:	4826      	ldr	r0, [pc, #152]	; (8001830 <MX_GPIO_Init+0x114>)
 8001798:	f001 f852 	bl	8002840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 800179c:	2201      	movs	r2, #1
 800179e:	2103      	movs	r1, #3
 80017a0:	4824      	ldr	r0, [pc, #144]	; (8001834 <MX_GPIO_Init+0x118>)
 80017a2:	f001 f84d 	bl	8002840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2302      	movs	r3, #2
 80017b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	4619      	mov	r1, r3
 80017be:	481c      	ldr	r0, [pc, #112]	; (8001830 <MX_GPIO_Init+0x114>)
 80017c0:	f000 feba 	bl	8002538 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 80017c4:	2303      	movs	r3, #3
 80017c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c8:	2301      	movs	r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2302      	movs	r3, #2
 80017d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d4:	f107 0310 	add.w	r3, r7, #16
 80017d8:	4619      	mov	r1, r3
 80017da:	4816      	ldr	r0, [pc, #88]	; (8001834 <MX_GPIO_Init+0x118>)
 80017dc:	f000 feac 	bl	8002538 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80017e0:	2304      	movs	r3, #4
 80017e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017e4:	4b14      	ldr	r3, [pc, #80]	; (8001838 <MX_GPIO_Init+0x11c>)
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	4619      	mov	r1, r3
 80017f2:	4810      	ldr	r0, [pc, #64]	; (8001834 <MX_GPIO_Init+0x118>)
 80017f4:	f000 fea0 	bl	8002538 <HAL_GPIO_Init>

  /*Configure GPIO pins : Fan_SW_Pin Next_State_Pin Prev_State_Pin Manual_Pin
                           Water_pump_Pin Light_SW_Pin */
  GPIO_InitStruct.Pin = Fan_SW_Pin|Next_State_Pin|Prev_State_Pin|Manual_Pin
 80017f8:	f24f 0318 	movw	r3, #61464	; 0xf018
 80017fc:	613b      	str	r3, [r7, #16]
                          |Water_pump_Pin|Light_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001806:	f107 0310 	add.w	r3, r7, #16
 800180a:	4619      	mov	r1, r3
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <MX_GPIO_Init+0x118>)
 800180e:	f000 fe93 	bl	8002538 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	2008      	movs	r0, #8
 8001818:	f000 fda5 	bl	8002366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800181c:	2008      	movs	r0, #8
 800181e:	f000 fdbe 	bl	800239e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40021000 	.word	0x40021000
 8001830:	40011000 	.word	0x40011000
 8001834:	40010c00 	.word	0x40010c00
 8001838:	10110000 	.word	0x10110000

0800183c <LCD_Display>:

/* USER CODE BEGIN 4 */
void LCD_Display(SensorData_t *sensorData)
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b089      	sub	sp, #36	; 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
    char buffer[20];
    lcd_put_cur(0, 0);
 8001844:	2100      	movs	r1, #0
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff fda2 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "ID:0x%X", sensorData->Check_ID);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	496e      	ldr	r1, [pc, #440]	; (8001a10 <LCD_Display+0x1d4>)
 8001858:	4618      	mov	r0, r3
 800185a:	f004 f94d 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fe03 	bl	800146e <lcd_send_string>
//
    // Hin th  m t
    lcd_put_cur(2, 9);
 8001868:	2109      	movs	r1, #9
 800186a:	2002      	movs	r0, #2
 800186c:	f7ff fd90 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "Mois:%d.%d%%", sensorData->soil_Moisture / 10, sensorData->soil_Moisture % 10);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	899b      	ldrh	r3, [r3, #12]
 8001874:	4a67      	ldr	r2, [pc, #412]	; (8001a14 <LCD_Display+0x1d8>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	08db      	lsrs	r3, r3, #3
 800187c:	b29b      	uxth	r3, r3
 800187e:	461c      	mov	r4, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	899a      	ldrh	r2, [r3, #12]
 8001884:	4b63      	ldr	r3, [pc, #396]	; (8001a14 <LCD_Display+0x1d8>)
 8001886:	fba3 1302 	umull	r1, r3, r3, r2
 800188a:	08d9      	lsrs	r1, r3, #3
 800188c:	460b      	mov	r3, r1
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	b29b      	uxth	r3, r3
 8001898:	f107 000c 	add.w	r0, r7, #12
 800189c:	4622      	mov	r2, r4
 800189e:	495e      	ldr	r1, [pc, #376]	; (8001a18 <LCD_Display+0x1dc>)
 80018a0:	f004 f92a 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fde0 	bl	800146e <lcd_send_string>
//
    // Hin th nhit 
    lcd_put_cur(1, 0);
 80018ae:	2100      	movs	r1, #0
 80018b0:	2001      	movs	r0, #1
 80018b2:	f7ff fd6d 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "Temp:%d.%dC", sensorData->Temperature / 10, sensorData->Temperature % 10);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	889b      	ldrh	r3, [r3, #4]
 80018ba:	4a56      	ldr	r2, [pc, #344]	; (8001a14 <LCD_Display+0x1d8>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	08db      	lsrs	r3, r3, #3
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	461c      	mov	r4, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	889a      	ldrh	r2, [r3, #4]
 80018ca:	4b52      	ldr	r3, [pc, #328]	; (8001a14 <LCD_Display+0x1d8>)
 80018cc:	fba3 1302 	umull	r1, r3, r3, r2
 80018d0:	08d9      	lsrs	r1, r3, #3
 80018d2:	460b      	mov	r3, r1
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	440b      	add	r3, r1
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	b29b      	uxth	r3, r3
 80018de:	f107 000c 	add.w	r0, r7, #12
 80018e2:	4622      	mov	r2, r4
 80018e4:	494d      	ldr	r1, [pc, #308]	; (8001a1c <LCD_Display+0x1e0>)
 80018e6:	f004 f907 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fdbd 	bl	800146e <lcd_send_string>
//
    // Hin th nh sng
    lcd_put_cur(2, 0);
 80018f4:	2100      	movs	r1, #0
 80018f6:	2002      	movs	r0, #2
 80018f8:	f7ff fd4a 	bl	8001390 <lcd_put_cur>
    lcd_send_string("         "); // Clear vng Lux
 80018fc:	4848      	ldr	r0, [pc, #288]	; (8001a20 <LCD_Display+0x1e4>)
 80018fe:	f7ff fdb6 	bl	800146e <lcd_send_string>
    lcd_put_cur(2, 0);
 8001902:	2100      	movs	r1, #0
 8001904:	2002      	movs	r0, #2
 8001906:	f7ff fd43 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "Lux:%d.%d", sensorData->LUX / 10, sensorData->LUX % 10);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	88db      	ldrh	r3, [r3, #6]
 800190e:	4a41      	ldr	r2, [pc, #260]	; (8001a14 <LCD_Display+0x1d8>)
 8001910:	fba2 2303 	umull	r2, r3, r2, r3
 8001914:	08db      	lsrs	r3, r3, #3
 8001916:	b29b      	uxth	r3, r3
 8001918:	461c      	mov	r4, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	88da      	ldrh	r2, [r3, #6]
 800191e:	4b3d      	ldr	r3, [pc, #244]	; (8001a14 <LCD_Display+0x1d8>)
 8001920:	fba3 1302 	umull	r1, r3, r3, r2
 8001924:	08d9      	lsrs	r1, r3, #3
 8001926:	460b      	mov	r3, r1
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	440b      	add	r3, r1
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b29b      	uxth	r3, r3
 8001932:	f107 000c 	add.w	r0, r7, #12
 8001936:	4622      	mov	r2, r4
 8001938:	493a      	ldr	r1, [pc, #232]	; (8001a24 <LCD_Display+0x1e8>)
 800193a:	f004 f8dd 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fd93 	bl	800146e <lcd_send_string>
//
    // Hin th  m khng kh
    lcd_put_cur(1, 11);
 8001948:	210b      	movs	r1, #11
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fd20 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "Hum:%d.%d%%", sensorData->Humidity / 10, sensorData->Humidity % 10);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	885b      	ldrh	r3, [r3, #2]
 8001954:	4a2f      	ldr	r2, [pc, #188]	; (8001a14 <LCD_Display+0x1d8>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	08db      	lsrs	r3, r3, #3
 800195c:	b29b      	uxth	r3, r3
 800195e:	461c      	mov	r4, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	885a      	ldrh	r2, [r3, #2]
 8001964:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <LCD_Display+0x1d8>)
 8001966:	fba3 1302 	umull	r1, r3, r3, r2
 800196a:	08d9      	lsrs	r1, r3, #3
 800196c:	460b      	mov	r3, r1
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	b29b      	uxth	r3, r3
 8001978:	f107 000c 	add.w	r0, r7, #12
 800197c:	4622      	mov	r2, r4
 800197e:	492a      	ldr	r1, [pc, #168]	; (8001a28 <LCD_Display+0x1ec>)
 8001980:	f004 f8ba 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fd70 	bl	800146e <lcd_send_string>
//
    // Hin th MQ135
    lcd_put_cur(3, 0);
 800198e:	2100      	movs	r1, #0
 8001990:	2003      	movs	r0, #3
 8001992:	f7ff fcfd 	bl	8001390 <lcd_put_cur>
    lcd_send_string("         "); // Clear vng MQ
 8001996:	4822      	ldr	r0, [pc, #136]	; (8001a20 <LCD_Display+0x1e4>)
 8001998:	f7ff fd69 	bl	800146e <lcd_send_string>
    lcd_put_cur(3, 0);
 800199c:	2100      	movs	r1, #0
 800199e:	2003      	movs	r0, #3
 80019a0:	f7ff fcf6 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "MQ:%d", sensorData->Data_MQ135);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	891b      	ldrh	r3, [r3, #8]
 80019a8:	461a      	mov	r2, r3
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	491f      	ldr	r1, [pc, #124]	; (8001a2c <LCD_Display+0x1f0>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f004 f8a1 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fd57 	bl	800146e <lcd_send_string>
//
    // Hin th nhit  t
    lcd_put_cur(3, 8);
 80019c0:	2108      	movs	r1, #8
 80019c2:	2003      	movs	r0, #3
 80019c4:	f7ff fce4 	bl	8001390 <lcd_put_cur>
    sprintf(buffer, "Soil:%d.%dC", sensorData->soil_Temp / 10, sensorData->soil_Temp % 10);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	895b      	ldrh	r3, [r3, #10]
 80019cc:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <LCD_Display+0x1d8>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	08db      	lsrs	r3, r3, #3
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	461c      	mov	r4, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	895a      	ldrh	r2, [r3, #10]
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <LCD_Display+0x1d8>)
 80019de:	fba3 1302 	umull	r1, r3, r3, r2
 80019e2:	08d9      	lsrs	r1, r3, #3
 80019e4:	460b      	mov	r3, r1
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	440b      	add	r3, r1
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	f107 000c 	add.w	r0, r7, #12
 80019f4:	4622      	mov	r2, r4
 80019f6:	490e      	ldr	r1, [pc, #56]	; (8001a30 <LCD_Display+0x1f4>)
 80019f8:	f004 f87e 	bl	8005af8 <siprintf>
    lcd_send_string(buffer);
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fd34 	bl	800146e <lcd_send_string>
}
 8001a06:	bf00      	nop
 8001a08:	3724      	adds	r7, #36	; 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd90      	pop	{r4, r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	08007df8 	.word	0x08007df8
 8001a14:	cccccccd 	.word	0xcccccccd
 8001a18:	08007e00 	.word	0x08007e00
 8001a1c:	08007e10 	.word	0x08007e10
 8001a20:	08007e1c 	.word	0x08007e1c
 8001a24:	08007e28 	.word	0x08007e28
 8001a28:	08007e34 	.word	0x08007e34
 8001a2c:	08007e40 	.word	0x08007e40
 8001a30:	08007e48 	.word	0x08007e48

08001a34 <Received_Data_Handler>:

void Received_Data_Handler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	//Received_Data ang c 10 byte, compress v chia li thnh data c  ngha + gi ACK nu check ID ng
	if(Received_Data[0] == 0xA1)
 8001a38:	4b37      	ldr	r3, [pc, #220]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2ba1      	cmp	r3, #161	; 0xa1
 8001a3e:	d13e      	bne.n	8001abe <Received_Data_Handler+0x8a>
	{
		TxBuffer[0] = 0x01; //ACK Data send back from Gateway to Sensor node
 8001a40:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <Received_Data_Handler+0xe8>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
		LoRa_transmit(&myLoRa, TxBuffer, 1, 500);
 8001a46:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	4933      	ldr	r1, [pc, #204]	; (8001b1c <Received_Data_Handler+0xe8>)
 8001a4e:	4834      	ldr	r0, [pc, #208]	; (8001b20 <Received_Data_Handler+0xec>)
 8001a50:	f7ff fad3 	bl	8000ffa <LoRa_transmit>
		sensorData.Check_ID    = Received_Data[0];
 8001a54:	4b30      	ldr	r3, [pc, #192]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a56:	781a      	ldrb	r2, [r3, #0]
 8001a58:	4b32      	ldr	r3, [pc, #200]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001a5a:	701a      	strb	r2, [r3, #0]
		sensorData.Humidity    = Received_Data[2] | (Received_Data[1] << 8);
 8001a5c:	4b2e      	ldr	r3, [pc, #184]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a5e:	789b      	ldrb	r3, [r3, #2]
 8001a60:	b21a      	sxth	r2, r3
 8001a62:	4b2d      	ldr	r3, [pc, #180]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a64:	785b      	ldrb	r3, [r3, #1]
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001a72:	805a      	strh	r2, [r3, #2]
		sensorData.Temperature = Received_Data[4] | (Received_Data[3] << 8);
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a76:	791b      	ldrb	r3, [r3, #4]
 8001a78:	b21a      	sxth	r2, r3
 8001a7a:	4b27      	ldr	r3, [pc, #156]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a7c:	78db      	ldrb	r3, [r3, #3]
 8001a7e:	021b      	lsls	r3, r3, #8
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4313      	orrs	r3, r2
 8001a84:	b21b      	sxth	r3, r3
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	4b26      	ldr	r3, [pc, #152]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001a8a:	809a      	strh	r2, [r3, #4]
		sensorData.LUX         = Received_Data[6] | (Received_Data[5] << 8);
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a8e:	799b      	ldrb	r3, [r3, #6]
 8001a90:	b21a      	sxth	r2, r3
 8001a92:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001a94:	795b      	ldrb	r3, [r3, #5]
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	b21b      	sxth	r3, r3
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	b21b      	sxth	r3, r3
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	4b20      	ldr	r3, [pc, #128]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001aa2:	80da      	strh	r2, [r3, #6]
		sensorData.Data_MQ135  = Received_Data[8] | (Received_Data[7] << 8);
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001aa6:	7a1b      	ldrb	r3, [r3, #8]
 8001aa8:	b21a      	sxth	r2, r3
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001aac:	79db      	ldrb	r3, [r3, #7]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	b21b      	sxth	r3, r3
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001aba:	811a      	strh	r2, [r3, #8]
		LoRa_transmit(&myLoRa, TxBuffer, 1, 500);
		sensorData.Check_ID    = Received_Data[0];
	    sensorData.soil_Temp = Received_Data[2] | (Received_Data[1] << 8);
	    sensorData.soil_Moisture = Received_Data[4] | (Received_Data[3] << 8);
	}
}
 8001abc:	e029      	b.n	8001b12 <Received_Data_Handler+0xde>
	else if(Received_Data[0] == 0xA2)
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2ba2      	cmp	r3, #162	; 0xa2
 8001ac4:	d125      	bne.n	8001b12 <Received_Data_Handler+0xde>
		TxBuffer[0] = 0x02; //ACK Data send back from Gateway to Sensor node
 8001ac6:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <Received_Data_Handler+0xe8>)
 8001ac8:	2202      	movs	r2, #2
 8001aca:	701a      	strb	r2, [r3, #0]
		LoRa_transmit(&myLoRa, TxBuffer, 1, 500);
 8001acc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4912      	ldr	r1, [pc, #72]	; (8001b1c <Received_Data_Handler+0xe8>)
 8001ad4:	4812      	ldr	r0, [pc, #72]	; (8001b20 <Received_Data_Handler+0xec>)
 8001ad6:	f7ff fa90 	bl	8000ffa <LoRa_transmit>
		sensorData.Check_ID    = Received_Data[0];
 8001ada:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001adc:	781a      	ldrb	r2, [r3, #0]
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001ae0:	701a      	strb	r2, [r3, #0]
	    sensorData.soil_Temp = Received_Data[2] | (Received_Data[1] << 8);
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001ae4:	789b      	ldrb	r3, [r3, #2]
 8001ae6:	b21a      	sxth	r2, r3
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001aea:	785b      	ldrb	r3, [r3, #1]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b21b      	sxth	r3, r3
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	4b0b      	ldr	r3, [pc, #44]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001af8:	815a      	strh	r2, [r3, #10]
	    sensorData.soil_Moisture = Received_Data[4] | (Received_Data[3] << 8);
 8001afa:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001afc:	791b      	ldrb	r3, [r3, #4]
 8001afe:	b21a      	sxth	r2, r3
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <Received_Data_Handler+0xe4>)
 8001b02:	78db      	ldrb	r3, [r3, #3]
 8001b04:	021b      	lsls	r3, r3, #8
 8001b06:	b21b      	sxth	r3, r3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <Received_Data_Handler+0xf0>)
 8001b10:	819a      	strh	r2, [r3, #12]
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	200002a0 	.word	0x200002a0
 8001b1c:	20000220 	.word	0x20000220
 8001b20:	200001f0 	.word	0x200001f0
 8001b24:	200002ac 	.word	0x200002ac

08001b28 <Sendto_ESP_UART>:

void Sendto_ESP_UART(SensorData_t *data)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[14]; // 1 byte ID + 6*2 bytes = 13 bytes. C th thm 1-2 byte header nu cn.

    buffer[0]  = data->Check_ID;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	723b      	strb	r3, [r7, #8]

    buffer[1]  = (uint8_t)(data->Humidity >> 8);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	885b      	ldrh	r3, [r3, #2]
 8001b3a:	0a1b      	lsrs	r3, r3, #8
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	727b      	strb	r3, [r7, #9]
    buffer[2]  = (uint8_t)(data->Humidity & 0xFF);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	885b      	ldrh	r3, [r3, #2]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	72bb      	strb	r3, [r7, #10]

    buffer[3]  = (uint8_t)(data->Temperature >> 8);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	889b      	ldrh	r3, [r3, #4]
 8001b4e:	0a1b      	lsrs	r3, r3, #8
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	72fb      	strb	r3, [r7, #11]
    buffer[4]  = (uint8_t)(data->Temperature & 0xFF);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	889b      	ldrh	r3, [r3, #4]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	733b      	strb	r3, [r7, #12]

    buffer[5]  = (uint8_t)(data->LUX >> 8);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	88db      	ldrh	r3, [r3, #6]
 8001b62:	0a1b      	lsrs	r3, r3, #8
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	737b      	strb	r3, [r7, #13]
    buffer[6]  = (uint8_t)(data->LUX & 0xFF);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	88db      	ldrh	r3, [r3, #6]
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	73bb      	strb	r3, [r7, #14]

    buffer[7]  = (uint8_t)(data->Data_MQ135 >> 8);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	891b      	ldrh	r3, [r3, #8]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	73fb      	strb	r3, [r7, #15]
    buffer[8]  = (uint8_t)(data->Data_MQ135 & 0xFF);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	891b      	ldrh	r3, [r3, #8]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	743b      	strb	r3, [r7, #16]

    buffer[9]  = (uint8_t)(data->soil_Temp >> 8);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	895b      	ldrh	r3, [r3, #10]
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	747b      	strb	r3, [r7, #17]
    buffer[10] = (uint8_t)(data->soil_Temp & 0xFF);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	895b      	ldrh	r3, [r3, #10]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	74bb      	strb	r3, [r7, #18]

    buffer[11] = (uint8_t)(data->soil_Moisture >> 8);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	899b      	ldrh	r3, [r3, #12]
 8001b9e:	0a1b      	lsrs	r3, r3, #8
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	74fb      	strb	r3, [r7, #19]
    buffer[12] = (uint8_t)(data->soil_Moisture & 0xFF);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	899b      	ldrh	r3, [r3, #12]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	753b      	strb	r3, [r7, #20]

    // Byte cn li l trng thi ca 3 Relay ti node control
    buffer[13] = 0x0A;
 8001bae:	230a      	movs	r3, #10
 8001bb0:	757b      	strb	r3, [r7, #21]

    HAL_UART_Transmit_IT(&huart1, buffer, sizeof(buffer));
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	220e      	movs	r2, #14
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4803      	ldr	r0, [pc, #12]	; (8001bc8 <Sendto_ESP_UART+0xa0>)
 8001bbc:	f002 fd0f 	bl	80045de <HAL_UART_Transmit_IT>
}
 8001bc0:	bf00      	nop
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000368 	.word	0x20000368

08001bcc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //S kin callback xy ra khi c data n
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == DIO0_Pin)  // C data n SX1278 LoRA
 8001bd6:	88fb      	ldrh	r3, [r7, #6]
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d10c      	bne.n	8001bf6 <HAL_GPIO_EXTI_Callback+0x2a>
    {
//      LoRa_Data_Ready = 1;
  	  LoRa_receive(&myLoRa, Received_Data, 9);
 8001bdc:	2209      	movs	r2, #9
 8001bde:	4908      	ldr	r1, [pc, #32]	; (8001c00 <HAL_GPIO_EXTI_Callback+0x34>)
 8001be0:	4808      	ldr	r0, [pc, #32]	; (8001c04 <HAL_GPIO_EXTI_Callback+0x38>)
 8001be2:	f7ff fa6e 	bl	80010c2 <LoRa_receive>
  	  Received_Data_Handler();
 8001be6:	f7ff ff25 	bl	8001a34 <Received_Data_Handler>
	  LCD_Display(&sensorData);
 8001bea:	4807      	ldr	r0, [pc, #28]	; (8001c08 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001bec:	f7ff fe26 	bl	800183c <LCD_Display>
	  Sendto_ESP_UART(&sensorData);
 8001bf0:	4805      	ldr	r0, [pc, #20]	; (8001c08 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001bf2:	f7ff ff99 	bl	8001b28 <Sendto_ESP_UART>
    }
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200002a0 	.word	0x200002a0
 8001c04:	200001f0 	.word	0x200001f0
 8001c08:	200002ac 	.word	0x200002ac

08001c0c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) // Kim tra ng UART1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a05      	ldr	r2, [pc, #20]	; (8001c30 <HAL_UART_RxCpltCallback+0x24>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d104      	bne.n	8001c28 <HAL_UART_RxCpltCallback+0x1c>
    {
        // X l d liu nhn c trong rx_data (bt bm, n, qut)

    	  HAL_UART_Receive_IT(&huart1, &ESP_rx_data, 1);; //Cu hnh nhn data t UART cho ln ngt sau
 8001c1e:	2201      	movs	r2, #1
 8001c20:	4904      	ldr	r1, [pc, #16]	; (8001c34 <HAL_UART_RxCpltCallback+0x28>)
 8001c22:	4805      	ldr	r0, [pc, #20]	; (8001c38 <HAL_UART_RxCpltCallback+0x2c>)
 8001c24:	f002 fd10 	bl	8004648 <HAL_UART_Receive_IT>
    }
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40013800 	.word	0x40013800
 8001c34:	200002ba 	.word	0x200002ba
 8001c38:	20000368 	.word	0x20000368

08001c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c40:	b672      	cpsid	i
}
 8001c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <Error_Handler+0x8>
	...

08001c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c4e:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	4a14      	ldr	r2, [pc, #80]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6193      	str	r3, [r2, #24]
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	4b0f      	ldr	r3, [pc, #60]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c70:	61d3      	str	r3, [r2, #28]
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_MspInit+0x5c>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <HAL_MspInit+0x60>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_MspInit+0x60>)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40010000 	.word	0x40010000

08001cac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a15      	ldr	r2, [pc, #84]	; (8001d1c <HAL_I2C_MspInit+0x70>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d123      	bne.n	8001d14 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ccc:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a13      	ldr	r2, [pc, #76]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001cd2:	f043 0308 	orr.w	r3, r3, #8
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ce4:	23c0      	movs	r3, #192	; 0xc0
 8001ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ce8:	2312      	movs	r3, #18
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cec:	2303      	movs	r3, #3
 8001cee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480b      	ldr	r0, [pc, #44]	; (8001d24 <HAL_I2C_MspInit+0x78>)
 8001cf8:	f000 fc1e 	bl	8002538 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cfc:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	4a07      	ldr	r2, [pc, #28]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001d02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d06:	61d3      	str	r3, [r2, #28]
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_I2C_MspInit+0x74>)
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d14:	bf00      	nop
 8001d16:	3720      	adds	r7, #32
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40005400 	.word	0x40005400
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40010c00 	.word	0x40010c00

08001d28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d30:	f107 0310 	add.w	r3, r7, #16
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a1b      	ldr	r2, [pc, #108]	; (8001db0 <HAL_SPI_MspInit+0x88>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d12f      	bne.n	8001da8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d48:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a19      	ldr	r2, [pc, #100]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d52:	6193      	str	r3, [r2, #24]
 8001d54:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d60:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a13      	ldr	r2, [pc, #76]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d66:	f043 0304 	orr.w	r3, r3, #4
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <HAL_SPI_MspInit+0x8c>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d78:	23a0      	movs	r3, #160	; 0xa0
 8001d7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	4619      	mov	r1, r3
 8001d8a:	480b      	ldr	r0, [pc, #44]	; (8001db8 <HAL_SPI_MspInit+0x90>)
 8001d8c:	f000 fbd4 	bl	8002538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d90:	2340      	movs	r3, #64	; 0x40
 8001d92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	4805      	ldr	r0, [pc, #20]	; (8001db8 <HAL_SPI_MspInit+0x90>)
 8001da4:	f000 fbc8 	bl	8002538 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001da8:	bf00      	nop
 8001daa:	3720      	adds	r7, #32
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40013000 	.word	0x40013000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40010800 	.word	0x40010800

08001dbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0310 	add.w	r3, r7, #16
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a20      	ldr	r2, [pc, #128]	; (8001e58 <HAL_UART_MspInit+0x9c>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d139      	bne.n	8001e50 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001de2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de6:	6193      	str	r3, [r2, #24]
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a18      	ldr	r2, [pc, #96]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b16      	ldr	r3, [pc, #88]	; (8001e5c <HAL_UART_MspInit+0xa0>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 0310 	add.w	r3, r7, #16
 8001e1e:	4619      	mov	r1, r3
 8001e20:	480f      	ldr	r0, [pc, #60]	; (8001e60 <HAL_UART_MspInit+0xa4>)
 8001e22:	f000 fb89 	bl	8002538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	f107 0310 	add.w	r3, r7, #16
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4809      	ldr	r0, [pc, #36]	; (8001e60 <HAL_UART_MspInit+0xa4>)
 8001e3c:	f000 fb7c 	bl	8002538 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2100      	movs	r1, #0
 8001e44:	2025      	movs	r0, #37	; 0x25
 8001e46:	f000 fa8e 	bl	8002366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e4a:	2025      	movs	r0, #37	; 0x25
 8001e4c:	f000 faa7 	bl	800239e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e50:	bf00      	nop
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40013800 	.word	0x40013800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40010800 	.word	0x40010800

08001e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e68:	e7fe      	b.n	8001e68 <NMI_Handler+0x4>

08001e6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <HardFault_Handler+0x4>

08001e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <MemManage_Handler+0x4>

08001e76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e7a:	e7fe      	b.n	8001e7a <BusFault_Handler+0x4>

08001e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e80:	e7fe      	b.n	8001e80 <UsageFault_Handler+0x4>

08001e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr

08001e9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eaa:	f000 f945 	bl	8002138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001eb6:	2004      	movs	r0, #4
 8001eb8:	f000 fcda 	bl	8002870 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <USART1_IRQHandler+0x10>)
 8001ec6:	f002 fbe5 	bl	8004694 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000368 	.word	0x20000368

08001ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return 1;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <_kill>:

int _kill(int pid, int sig)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001eec:	f003 feba 	bl	8005c64 <__errno>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2216      	movs	r2, #22
 8001ef4:	601a      	str	r2, [r3, #0]
  return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <_exit>:

void _exit (int status)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff ffe7 	bl	8001ee2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f14:	e7fe      	b.n	8001f14 <_exit+0x12>

08001f16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	e00a      	b.n	8001f3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f28:	f3af 8000 	nop.w
 8001f2c:	4601      	mov	r1, r0
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	60ba      	str	r2, [r7, #8]
 8001f34:	b2ca      	uxtb	r2, r1
 8001f36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	dbf0      	blt.n	8001f28 <_read+0x12>
  }

  return len;
 8001f46:	687b      	ldr	r3, [r7, #4]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e009      	b.n	8001f76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	60ba      	str	r2, [r7, #8]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	3301      	adds	r3, #1
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dbf1      	blt.n	8001f62 <_write+0x12>
  }
  return len;
 8001f7e:	687b      	ldr	r3, [r7, #4]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <_close>:

int _close(int file)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr

08001f9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fae:	605a      	str	r2, [r3, #4]
  return 0;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <_isatty>:

int _isatty(int file)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fc4:	2301      	movs	r3, #1
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff0:	4a14      	ldr	r2, [pc, #80]	; (8002044 <_sbrk+0x5c>)
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <_sbrk+0x60>)
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d102      	bne.n	800200a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002004:	4b11      	ldr	r3, [pc, #68]	; (800204c <_sbrk+0x64>)
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <_sbrk+0x68>)
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <_sbrk+0x64>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	429a      	cmp	r2, r3
 8002016:	d207      	bcs.n	8002028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002018:	f003 fe24 	bl	8005c64 <__errno>
 800201c:	4603      	mov	r3, r0
 800201e:	220c      	movs	r2, #12
 8002020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295
 8002026:	e009      	b.n	800203c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <_sbrk+0x64>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800202e:	4b07      	ldr	r3, [pc, #28]	; (800204c <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	4a05      	ldr	r2, [pc, #20]	; (800204c <_sbrk+0x64>)
 8002038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800203a:	68fb      	ldr	r3, [r7, #12]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20005000 	.word	0x20005000
 8002048:	00000400 	.word	0x00000400
 800204c:	200003b0 	.word	0x200003b0
 8002050:	20000508 	.word	0x20000508

08002054 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002060:	f7ff fff8 	bl	8002054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002064:	480b      	ldr	r0, [pc, #44]	; (8002094 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002066:	490c      	ldr	r1, [pc, #48]	; (8002098 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002068:	4a0c      	ldr	r2, [pc, #48]	; (800209c <LoopFillZerobss+0x16>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800206c:	e002      	b.n	8002074 <LoopCopyDataInit>

0800206e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800206e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002072:	3304      	adds	r3, #4

08002074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002078:	d3f9      	bcc.n	800206e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800207a:	4a09      	ldr	r2, [pc, #36]	; (80020a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800207c:	4c09      	ldr	r4, [pc, #36]	; (80020a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800207e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002080:	e001      	b.n	8002086 <LoopFillZerobss>

08002082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002084:	3204      	adds	r2, #4

08002086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002088:	d3fb      	bcc.n	8002082 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800208a:	f003 fdf1 	bl	8005c70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800208e:	f7ff fa03 	bl	8001498 <main>
  bx lr
 8002092:	4770      	bx	lr
  ldr r0, =_sdata
 8002094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002098:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800209c:	080081f4 	.word	0x080081f4
  ldr r2, =_sbss
 80020a0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80020a4:	20000504 	.word	0x20000504

080020a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020a8:	e7fe      	b.n	80020a8 <ADC1_2_IRQHandler>
	...

080020ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <HAL_Init+0x28>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a07      	ldr	r2, [pc, #28]	; (80020d4 <HAL_Init+0x28>)
 80020b6:	f043 0310 	orr.w	r3, r3, #16
 80020ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020bc:	2003      	movs	r0, #3
 80020be:	f000 f947 	bl	8002350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c2:	200f      	movs	r0, #15
 80020c4:	f000 f808 	bl	80020d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c8:	f7ff fdbe 	bl	8001c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40022000 	.word	0x40022000

080020d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_InitTick+0x54>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <HAL_InitTick+0x58>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4619      	mov	r1, r3
 80020ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80020f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 f95f 	bl	80023ba <HAL_SYSTICK_Config>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e00e      	b.n	8002124 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b0f      	cmp	r3, #15
 800210a:	d80a      	bhi.n	8002122 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800210c:	2200      	movs	r2, #0
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	f04f 30ff 	mov.w	r0, #4294967295
 8002114:	f000 f927 	bl	8002366 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002118:	4a06      	ldr	r2, [pc, #24]	; (8002134 <HAL_InitTick+0x5c>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	e000      	b.n	8002124 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
}
 8002124:	4618      	mov	r0, r3
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000000 	.word	0x20000000
 8002130:	20000008 	.word	0x20000008
 8002134:	20000004 	.word	0x20000004

08002138 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800213c:	4b05      	ldr	r3, [pc, #20]	; (8002154 <HAL_IncTick+0x1c>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_IncTick+0x20>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a03      	ldr	r2, [pc, #12]	; (8002158 <HAL_IncTick+0x20>)
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	20000008 	.word	0x20000008
 8002158:	200003b4 	.word	0x200003b4

0800215c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;
 8002160:	4b02      	ldr	r3, [pc, #8]	; (800216c <HAL_GetTick+0x10>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr
 800216c:	200003b4 	.word	0x200003b4

08002170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002178:	f7ff fff0 	bl	800215c <HAL_GetTick>
 800217c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002188:	d005      	beq.n	8002196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_Delay+0x44>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4413      	add	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002196:	bf00      	nop
 8002198:	f7ff ffe0 	bl	800215c <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d8f7      	bhi.n	8002198 <HAL_Delay+0x28>
  {
  }
}
 80021a8:	bf00      	nop
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000008 	.word	0x20000008

080021b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c8:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <__NVIC_SetPriorityGrouping+0x44>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d4:	4013      	ands	r3, r2
 80021d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ea:	4a04      	ldr	r2, [pc, #16]	; (80021fc <__NVIC_SetPriorityGrouping+0x44>)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	60d3      	str	r3, [r2, #12]
}
 80021f0:	bf00      	nop
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002204:	4b04      	ldr	r3, [pc, #16]	; (8002218 <__NVIC_GetPriorityGrouping+0x18>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	0a1b      	lsrs	r3, r3, #8
 800220a:	f003 0307 	and.w	r3, r3, #7
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	2b00      	cmp	r3, #0
 800222c:	db0b      	blt.n	8002246 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	f003 021f 	and.w	r2, r3, #31
 8002234:	4906      	ldr	r1, [pc, #24]	; (8002250 <__NVIC_EnableIRQ+0x34>)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2001      	movs	r0, #1
 800223e:	fa00 f202 	lsl.w	r2, r0, r2
 8002242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	e000e100 	.word	0xe000e100

08002254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002264:	2b00      	cmp	r3, #0
 8002266:	db0a      	blt.n	800227e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	490c      	ldr	r1, [pc, #48]	; (80022a0 <__NVIC_SetPriority+0x4c>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	0112      	lsls	r2, r2, #4
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	440b      	add	r3, r1
 8002278:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800227c:	e00a      	b.n	8002294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4908      	ldr	r1, [pc, #32]	; (80022a4 <__NVIC_SetPriority+0x50>)
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	3b04      	subs	r3, #4
 800228c:	0112      	lsls	r2, r2, #4
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	440b      	add	r3, r1
 8002292:	761a      	strb	r2, [r3, #24]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	e000e100 	.word	0xe000e100
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b089      	sub	sp, #36	; 0x24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f1c3 0307 	rsb	r3, r3, #7
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	bf28      	it	cs
 80022c6:	2304      	movcs	r3, #4
 80022c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3304      	adds	r3, #4
 80022ce:	2b06      	cmp	r3, #6
 80022d0:	d902      	bls.n	80022d8 <NVIC_EncodePriority+0x30>
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3b03      	subs	r3, #3
 80022d6:	e000      	b.n	80022da <NVIC_EncodePriority+0x32>
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	f04f 32ff 	mov.w	r2, #4294967295
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	401a      	ands	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	fa01 f303 	lsl.w	r3, r1, r3
 80022fa:	43d9      	mvns	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	4313      	orrs	r3, r2
         );
}
 8002302:	4618      	mov	r0, r3
 8002304:	3724      	adds	r7, #36	; 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr

0800230c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3b01      	subs	r3, #1
 8002318:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800231c:	d301      	bcc.n	8002322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800231e:	2301      	movs	r3, #1
 8002320:	e00f      	b.n	8002342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002322:	4a0a      	ldr	r2, [pc, #40]	; (800234c <SysTick_Config+0x40>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3b01      	subs	r3, #1
 8002328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232a:	210f      	movs	r1, #15
 800232c:	f04f 30ff 	mov.w	r0, #4294967295
 8002330:	f7ff ff90 	bl	8002254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <SysTick_Config+0x40>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233a:	4b04      	ldr	r3, [pc, #16]	; (800234c <SysTick_Config+0x40>)
 800233c:	2207      	movs	r2, #7
 800233e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	e000e010 	.word	0xe000e010

08002350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff2d 	bl	80021b8 <__NVIC_SetPriorityGrouping>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002366:	b580      	push	{r7, lr}
 8002368:	b086      	sub	sp, #24
 800236a:	af00      	add	r7, sp, #0
 800236c:	4603      	mov	r3, r0
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002378:	f7ff ff42 	bl	8002200 <__NVIC_GetPriorityGrouping>
 800237c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	6978      	ldr	r0, [r7, #20]
 8002384:	f7ff ff90 	bl	80022a8 <NVIC_EncodePriority>
 8002388:	4602      	mov	r2, r0
 800238a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238e:	4611      	mov	r1, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff5f 	bl	8002254 <__NVIC_SetPriority>
}
 8002396:	bf00      	nop
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	4603      	mov	r3, r0
 80023a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff35 	bl	800221c <__NVIC_EnableIRQ>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff ffa2 	bl	800230c <SysTick_Config>
 80023c8:	4603      	mov	r3, r0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d008      	beq.n	80023fc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2204      	movs	r2, #4
 80023ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e020      	b.n	800243e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 020e 	bic.w	r2, r2, #14
 800240a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002424:	2101      	movs	r1, #1
 8002426:	fa01 f202 	lsl.w	r2, r1, r2
 800242a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800243c:	7bfb      	ldrb	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr

08002448 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d005      	beq.n	800246c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2204      	movs	r2, #4
 8002464:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e051      	b.n	8002510 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a22      	ldr	r2, [pc, #136]	; (800251c <HAL_DMA_Abort_IT+0xd4>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d029      	beq.n	80024ea <HAL_DMA_Abort_IT+0xa2>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a21      	ldr	r2, [pc, #132]	; (8002520 <HAL_DMA_Abort_IT+0xd8>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d022      	beq.n	80024e6 <HAL_DMA_Abort_IT+0x9e>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a1f      	ldr	r2, [pc, #124]	; (8002524 <HAL_DMA_Abort_IT+0xdc>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d01a      	beq.n	80024e0 <HAL_DMA_Abort_IT+0x98>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <HAL_DMA_Abort_IT+0xe0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d012      	beq.n	80024da <HAL_DMA_Abort_IT+0x92>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1c      	ldr	r2, [pc, #112]	; (800252c <HAL_DMA_Abort_IT+0xe4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00a      	beq.n	80024d4 <HAL_DMA_Abort_IT+0x8c>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1b      	ldr	r2, [pc, #108]	; (8002530 <HAL_DMA_Abort_IT+0xe8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d102      	bne.n	80024ce <HAL_DMA_Abort_IT+0x86>
 80024c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80024cc:	e00e      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024d2:	e00b      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024d8:	e008      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024de:	e005      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024e4:	e002      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024e6:	2310      	movs	r3, #16
 80024e8:	e000      	b.n	80024ec <HAL_DMA_Abort_IT+0xa4>
 80024ea:	2301      	movs	r3, #1
 80024ec:	4a11      	ldr	r2, [pc, #68]	; (8002534 <HAL_DMA_Abort_IT+0xec>)
 80024ee:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	4798      	blx	r3
    } 
  }
  return status;
 8002510:	7bfb      	ldrb	r3, [r7, #15]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40020008 	.word	0x40020008
 8002520:	4002001c 	.word	0x4002001c
 8002524:	40020030 	.word	0x40020030
 8002528:	40020044 	.word	0x40020044
 800252c:	40020058 	.word	0x40020058
 8002530:	4002006c 	.word	0x4002006c
 8002534:	40020000 	.word	0x40020000

08002538 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002538:	b480      	push	{r7}
 800253a:	b08b      	sub	sp, #44	; 0x2c
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002542:	2300      	movs	r3, #0
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002546:	2300      	movs	r3, #0
 8002548:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800254a:	e169      	b.n	8002820 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800254c:	2201      	movs	r2, #1
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	429a      	cmp	r2, r3
 8002566:	f040 8158 	bne.w	800281a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	4a9a      	ldr	r2, [pc, #616]	; (80027d8 <HAL_GPIO_Init+0x2a0>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d05e      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
 8002574:	4a98      	ldr	r2, [pc, #608]	; (80027d8 <HAL_GPIO_Init+0x2a0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d875      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 800257a:	4a98      	ldr	r2, [pc, #608]	; (80027dc <HAL_GPIO_Init+0x2a4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d058      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
 8002580:	4a96      	ldr	r2, [pc, #600]	; (80027dc <HAL_GPIO_Init+0x2a4>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d86f      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 8002586:	4a96      	ldr	r2, [pc, #600]	; (80027e0 <HAL_GPIO_Init+0x2a8>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d052      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
 800258c:	4a94      	ldr	r2, [pc, #592]	; (80027e0 <HAL_GPIO_Init+0x2a8>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d869      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 8002592:	4a94      	ldr	r2, [pc, #592]	; (80027e4 <HAL_GPIO_Init+0x2ac>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d04c      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
 8002598:	4a92      	ldr	r2, [pc, #584]	; (80027e4 <HAL_GPIO_Init+0x2ac>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d863      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 800259e:	4a92      	ldr	r2, [pc, #584]	; (80027e8 <HAL_GPIO_Init+0x2b0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d046      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
 80025a4:	4a90      	ldr	r2, [pc, #576]	; (80027e8 <HAL_GPIO_Init+0x2b0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d85d      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 80025aa:	2b12      	cmp	r3, #18
 80025ac:	d82a      	bhi.n	8002604 <HAL_GPIO_Init+0xcc>
 80025ae:	2b12      	cmp	r3, #18
 80025b0:	d859      	bhi.n	8002666 <HAL_GPIO_Init+0x12e>
 80025b2:	a201      	add	r2, pc, #4	; (adr r2, 80025b8 <HAL_GPIO_Init+0x80>)
 80025b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b8:	08002633 	.word	0x08002633
 80025bc:	0800260d 	.word	0x0800260d
 80025c0:	0800261f 	.word	0x0800261f
 80025c4:	08002661 	.word	0x08002661
 80025c8:	08002667 	.word	0x08002667
 80025cc:	08002667 	.word	0x08002667
 80025d0:	08002667 	.word	0x08002667
 80025d4:	08002667 	.word	0x08002667
 80025d8:	08002667 	.word	0x08002667
 80025dc:	08002667 	.word	0x08002667
 80025e0:	08002667 	.word	0x08002667
 80025e4:	08002667 	.word	0x08002667
 80025e8:	08002667 	.word	0x08002667
 80025ec:	08002667 	.word	0x08002667
 80025f0:	08002667 	.word	0x08002667
 80025f4:	08002667 	.word	0x08002667
 80025f8:	08002667 	.word	0x08002667
 80025fc:	08002615 	.word	0x08002615
 8002600:	08002629 	.word	0x08002629
 8002604:	4a79      	ldr	r2, [pc, #484]	; (80027ec <HAL_GPIO_Init+0x2b4>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d013      	beq.n	8002632 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800260a:	e02c      	b.n	8002666 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	623b      	str	r3, [r7, #32]
          break;
 8002612:	e029      	b.n	8002668 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	3304      	adds	r3, #4
 800261a:	623b      	str	r3, [r7, #32]
          break;
 800261c:	e024      	b.n	8002668 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	3308      	adds	r3, #8
 8002624:	623b      	str	r3, [r7, #32]
          break;
 8002626:	e01f      	b.n	8002668 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	330c      	adds	r3, #12
 800262e:	623b      	str	r3, [r7, #32]
          break;
 8002630:	e01a      	b.n	8002668 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d102      	bne.n	8002640 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800263a:	2304      	movs	r3, #4
 800263c:	623b      	str	r3, [r7, #32]
          break;
 800263e:	e013      	b.n	8002668 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d105      	bne.n	8002654 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002648:	2308      	movs	r3, #8
 800264a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	611a      	str	r2, [r3, #16]
          break;
 8002652:	e009      	b.n	8002668 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002654:	2308      	movs	r3, #8
 8002656:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	69fa      	ldr	r2, [r7, #28]
 800265c:	615a      	str	r2, [r3, #20]
          break;
 800265e:	e003      	b.n	8002668 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002660:	2300      	movs	r3, #0
 8002662:	623b      	str	r3, [r7, #32]
          break;
 8002664:	e000      	b.n	8002668 <HAL_GPIO_Init+0x130>
          break;
 8002666:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	2bff      	cmp	r3, #255	; 0xff
 800266c:	d801      	bhi.n	8002672 <HAL_GPIO_Init+0x13a>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	e001      	b.n	8002676 <HAL_GPIO_Init+0x13e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3304      	adds	r3, #4
 8002676:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	2bff      	cmp	r3, #255	; 0xff
 800267c:	d802      	bhi.n	8002684 <HAL_GPIO_Init+0x14c>
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	e002      	b.n	800268a <HAL_GPIO_Init+0x152>
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	3b08      	subs	r3, #8
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	210f      	movs	r1, #15
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	fa01 f303 	lsl.w	r3, r1, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	401a      	ands	r2, r3
 800269c:	6a39      	ldr	r1, [r7, #32]
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	fa01 f303 	lsl.w	r3, r1, r3
 80026a4:	431a      	orrs	r2, r3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f000 80b1 	beq.w	800281a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026b8:	4b4d      	ldr	r3, [pc, #308]	; (80027f0 <HAL_GPIO_Init+0x2b8>)
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	4a4c      	ldr	r2, [pc, #304]	; (80027f0 <HAL_GPIO_Init+0x2b8>)
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	6193      	str	r3, [r2, #24]
 80026c4:	4b4a      	ldr	r3, [pc, #296]	; (80027f0 <HAL_GPIO_Init+0x2b8>)
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026d0:	4a48      	ldr	r2, [pc, #288]	; (80027f4 <HAL_GPIO_Init+0x2bc>)
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	089b      	lsrs	r3, r3, #2
 80026d6:	3302      	adds	r3, #2
 80026d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	f003 0303 	and.w	r3, r3, #3
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	220f      	movs	r2, #15
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	4013      	ands	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a40      	ldr	r2, [pc, #256]	; (80027f8 <HAL_GPIO_Init+0x2c0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d013      	beq.n	8002724 <HAL_GPIO_Init+0x1ec>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a3f      	ldr	r2, [pc, #252]	; (80027fc <HAL_GPIO_Init+0x2c4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d00d      	beq.n	8002720 <HAL_GPIO_Init+0x1e8>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a3e      	ldr	r2, [pc, #248]	; (8002800 <HAL_GPIO_Init+0x2c8>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d007      	beq.n	800271c <HAL_GPIO_Init+0x1e4>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a3d      	ldr	r2, [pc, #244]	; (8002804 <HAL_GPIO_Init+0x2cc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d101      	bne.n	8002718 <HAL_GPIO_Init+0x1e0>
 8002714:	2303      	movs	r3, #3
 8002716:	e006      	b.n	8002726 <HAL_GPIO_Init+0x1ee>
 8002718:	2304      	movs	r3, #4
 800271a:	e004      	b.n	8002726 <HAL_GPIO_Init+0x1ee>
 800271c:	2302      	movs	r3, #2
 800271e:	e002      	b.n	8002726 <HAL_GPIO_Init+0x1ee>
 8002720:	2301      	movs	r3, #1
 8002722:	e000      	b.n	8002726 <HAL_GPIO_Init+0x1ee>
 8002724:	2300      	movs	r3, #0
 8002726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002728:	f002 0203 	and.w	r2, r2, #3
 800272c:	0092      	lsls	r2, r2, #2
 800272e:	4093      	lsls	r3, r2
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002736:	492f      	ldr	r1, [pc, #188]	; (80027f4 <HAL_GPIO_Init+0x2bc>)
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	089b      	lsrs	r3, r3, #2
 800273c:	3302      	adds	r3, #2
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d006      	beq.n	800275e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002750:	4b2d      	ldr	r3, [pc, #180]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	492c      	ldr	r1, [pc, #176]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	4313      	orrs	r3, r2
 800275a:	608b      	str	r3, [r1, #8]
 800275c:	e006      	b.n	800276c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800275e:	4b2a      	ldr	r3, [pc, #168]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	43db      	mvns	r3, r3
 8002766:	4928      	ldr	r1, [pc, #160]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002768:	4013      	ands	r3, r2
 800276a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d006      	beq.n	8002786 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002778:	4b23      	ldr	r3, [pc, #140]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	4922      	ldr	r1, [pc, #136]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	60cb      	str	r3, [r1, #12]
 8002784:	e006      	b.n	8002794 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002786:	4b20      	ldr	r3, [pc, #128]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002788:	68da      	ldr	r2, [r3, #12]
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	43db      	mvns	r3, r3
 800278e:	491e      	ldr	r1, [pc, #120]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 8002790:	4013      	ands	r3, r2
 8002792:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d006      	beq.n	80027ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027a0:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	4918      	ldr	r1, [pc, #96]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	604b      	str	r3, [r1, #4]
 80027ac:	e006      	b.n	80027bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027ae:	4b16      	ldr	r3, [pc, #88]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	4914      	ldr	r1, [pc, #80]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d021      	beq.n	800280c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027c8:	4b0f      	ldr	r3, [pc, #60]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	490e      	ldr	r1, [pc, #56]	; (8002808 <HAL_GPIO_Init+0x2d0>)
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	600b      	str	r3, [r1, #0]
 80027d4:	e021      	b.n	800281a <HAL_GPIO_Init+0x2e2>
 80027d6:	bf00      	nop
 80027d8:	10320000 	.word	0x10320000
 80027dc:	10310000 	.word	0x10310000
 80027e0:	10220000 	.word	0x10220000
 80027e4:	10210000 	.word	0x10210000
 80027e8:	10120000 	.word	0x10120000
 80027ec:	10110000 	.word	0x10110000
 80027f0:	40021000 	.word	0x40021000
 80027f4:	40010000 	.word	0x40010000
 80027f8:	40010800 	.word	0x40010800
 80027fc:	40010c00 	.word	0x40010c00
 8002800:	40011000 	.word	0x40011000
 8002804:	40011400 	.word	0x40011400
 8002808:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <HAL_GPIO_Init+0x304>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	43db      	mvns	r3, r3
 8002814:	4909      	ldr	r1, [pc, #36]	; (800283c <HAL_GPIO_Init+0x304>)
 8002816:	4013      	ands	r3, r2
 8002818:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	3301      	adds	r3, #1
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002826:	fa22 f303 	lsr.w	r3, r2, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	f47f ae8e 	bne.w	800254c <HAL_GPIO_Init+0x14>
  }
}
 8002830:	bf00      	nop
 8002832:	bf00      	nop
 8002834:	372c      	adds	r7, #44	; 0x2c
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40010400 	.word	0x40010400

08002840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	807b      	strh	r3, [r7, #2]
 800284c:	4613      	mov	r3, r2
 800284e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002850:	787b      	ldrb	r3, [r7, #1]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002856:	887a      	ldrh	r2, [r7, #2]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800285c:	e003      	b.n	8002866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800285e:	887b      	ldrh	r3, [r7, #2]
 8002860:	041a      	lsls	r2, r3, #16
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	611a      	str	r2, [r3, #16]
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800287a:	4b08      	ldr	r3, [pc, #32]	; (800289c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800287c:	695a      	ldr	r2, [r3, #20]
 800287e:	88fb      	ldrh	r3, [r7, #6]
 8002880:	4013      	ands	r3, r2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d006      	beq.n	8002894 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002886:	4a05      	ldr	r2, [pc, #20]	; (800289c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002888:	88fb      	ldrh	r3, [r7, #6]
 800288a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800288c:	88fb      	ldrh	r3, [r7, #6]
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff f99c 	bl	8001bcc <HAL_GPIO_EXTI_Callback>
  }
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40010400 	.word	0x40010400

080028a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e12b      	b.n	8002b0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d106      	bne.n	80028cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff f9f0 	bl	8001cac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2224      	movs	r2, #36	; 0x24
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0201 	bic.w	r2, r2, #1
 80028e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002902:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002904:	f001 f832 	bl	800396c <HAL_RCC_GetPCLK1Freq>
 8002908:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	4a81      	ldr	r2, [pc, #516]	; (8002b14 <HAL_I2C_Init+0x274>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d807      	bhi.n	8002924 <HAL_I2C_Init+0x84>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4a80      	ldr	r2, [pc, #512]	; (8002b18 <HAL_I2C_Init+0x278>)
 8002918:	4293      	cmp	r3, r2
 800291a:	bf94      	ite	ls
 800291c:	2301      	movls	r3, #1
 800291e:	2300      	movhi	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	e006      	b.n	8002932 <HAL_I2C_Init+0x92>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	4a7d      	ldr	r2, [pc, #500]	; (8002b1c <HAL_I2C_Init+0x27c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	bf94      	ite	ls
 800292c:	2301      	movls	r3, #1
 800292e:	2300      	movhi	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e0e7      	b.n	8002b0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	4a78      	ldr	r2, [pc, #480]	; (8002b20 <HAL_I2C_Init+0x280>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	0c9b      	lsrs	r3, r3, #18
 8002944:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4a6a      	ldr	r2, [pc, #424]	; (8002b14 <HAL_I2C_Init+0x274>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d802      	bhi.n	8002974 <HAL_I2C_Init+0xd4>
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	3301      	adds	r3, #1
 8002972:	e009      	b.n	8002988 <HAL_I2C_Init+0xe8>
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800297a:	fb02 f303 	mul.w	r3, r2, r3
 800297e:	4a69      	ldr	r2, [pc, #420]	; (8002b24 <HAL_I2C_Init+0x284>)
 8002980:	fba2 2303 	umull	r2, r3, r2, r3
 8002984:	099b      	lsrs	r3, r3, #6
 8002986:	3301      	adds	r3, #1
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	430b      	orrs	r3, r1
 800298e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800299a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	495c      	ldr	r1, [pc, #368]	; (8002b14 <HAL_I2C_Init+0x274>)
 80029a4:	428b      	cmp	r3, r1
 80029a6:	d819      	bhi.n	80029dc <HAL_I2C_Init+0x13c>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	1e59      	subs	r1, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80029b6:	1c59      	adds	r1, r3, #1
 80029b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80029bc:	400b      	ands	r3, r1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00a      	beq.n	80029d8 <HAL_I2C_Init+0x138>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1e59      	subs	r1, r3, #1
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80029d0:	3301      	adds	r3, #1
 80029d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d6:	e051      	b.n	8002a7c <HAL_I2C_Init+0x1dc>
 80029d8:	2304      	movs	r3, #4
 80029da:	e04f      	b.n	8002a7c <HAL_I2C_Init+0x1dc>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d111      	bne.n	8002a08 <HAL_I2C_Init+0x168>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	1e58      	subs	r0, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6859      	ldr	r1, [r3, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	440b      	add	r3, r1
 80029f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f6:	3301      	adds	r3, #1
 80029f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	bf0c      	ite	eq
 8002a00:	2301      	moveq	r3, #1
 8002a02:	2300      	movne	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	e012      	b.n	8002a2e <HAL_I2C_Init+0x18e>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1e58      	subs	r0, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6859      	ldr	r1, [r3, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	0099      	lsls	r1, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	bf0c      	ite	eq
 8002a28:	2301      	moveq	r3, #1
 8002a2a:	2300      	movne	r3, #0
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_I2C_Init+0x196>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e022      	b.n	8002a7c <HAL_I2C_Init+0x1dc>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10e      	bne.n	8002a5c <HAL_I2C_Init+0x1bc>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1e58      	subs	r0, r3, #1
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6859      	ldr	r1, [r3, #4]
 8002a46:	460b      	mov	r3, r1
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	440b      	add	r3, r1
 8002a4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a50:	3301      	adds	r3, #1
 8002a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a5a:	e00f      	b.n	8002a7c <HAL_I2C_Init+0x1dc>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1e58      	subs	r0, r3, #1
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	0099      	lsls	r1, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a72:	3301      	adds	r3, #1
 8002a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	6809      	ldr	r1, [r1, #0]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69da      	ldr	r2, [r3, #28]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	431a      	orrs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002aaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6911      	ldr	r1, [r2, #16]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68d2      	ldr	r2, [r2, #12]
 8002ab6:	4311      	orrs	r1, r2
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	430b      	orrs	r3, r1
 8002abe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695a      	ldr	r2, [r3, #20]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2220      	movs	r2, #32
 8002af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	000186a0 	.word	0x000186a0
 8002b18:	001e847f 	.word	0x001e847f
 8002b1c:	003d08ff 	.word	0x003d08ff
 8002b20:	431bde83 	.word	0x431bde83
 8002b24:	10624dd3 	.word	0x10624dd3

08002b28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	461a      	mov	r2, r3
 8002b34:	460b      	mov	r3, r1
 8002b36:	817b      	strh	r3, [r7, #10]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b3c:	f7ff fb0e 	bl	800215c <HAL_GetTick>
 8002b40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b20      	cmp	r3, #32
 8002b4c:	f040 80e0 	bne.w	8002d10 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	2319      	movs	r3, #25
 8002b56:	2201      	movs	r2, #1
 8002b58:	4970      	ldr	r1, [pc, #448]	; (8002d1c <HAL_I2C_Master_Transmit+0x1f4>)
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f964 	bl	8002e28 <I2C_WaitOnFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b66:	2302      	movs	r3, #2
 8002b68:	e0d3      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_I2C_Master_Transmit+0x50>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e0cc      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d007      	beq.n	8002b9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f042 0201 	orr.w	r2, r2, #1
 8002b9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2221      	movs	r2, #33	; 0x21
 8002bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2210      	movs	r2, #16
 8002bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	893a      	ldrh	r2, [r7, #8]
 8002bce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4a50      	ldr	r2, [pc, #320]	; (8002d20 <HAL_I2C_Master_Transmit+0x1f8>)
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002be0:	8979      	ldrh	r1, [r7, #10]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	6a3a      	ldr	r2, [r7, #32]
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f89c 	bl	8002d24 <I2C_MasterRequestWrite>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e08d      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	613b      	str	r3, [r7, #16]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c0c:	e066      	b.n	8002cdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	6a39      	ldr	r1, [r7, #32]
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 fa22 	bl	800305c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00d      	beq.n	8002c3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d107      	bne.n	8002c36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e06b      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	781a      	ldrb	r2, [r3, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d11b      	bne.n	8002cb0 <HAL_I2C_Master_Transmit+0x188>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d017      	beq.n	8002cb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c84:	781a      	ldrb	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	6a39      	ldr	r1, [r7, #32]
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 fa19 	bl	80030ec <I2C_WaitOnBTFFlagUntilTimeout>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00d      	beq.n	8002cdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d107      	bne.n	8002cd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e01a      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d194      	bne.n	8002c0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2220      	movs	r2, #32
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	e000      	b.n	8002d12 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d10:	2302      	movs	r3, #2
  }
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3718      	adds	r7, #24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	00100002 	.word	0x00100002
 8002d20:	ffff0000 	.word	0xffff0000

08002d24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	603b      	str	r3, [r7, #0]
 8002d30:	460b      	mov	r3, r1
 8002d32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d006      	beq.n	8002d4e <I2C_MasterRequestWrite+0x2a>
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d003      	beq.n	8002d4e <I2C_MasterRequestWrite+0x2a>
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d4c:	d108      	bne.n	8002d60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	e00b      	b.n	8002d78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	2b12      	cmp	r3, #18
 8002d66:	d107      	bne.n	8002d78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f000 f84f 	bl	8002e28 <I2C_WaitOnFlagUntilTimeout>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00d      	beq.n	8002dac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d9e:	d103      	bne.n	8002da8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002da6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e035      	b.n	8002e18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002db4:	d108      	bne.n	8002dc8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002db6:	897b      	ldrh	r3, [r7, #10]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dc4:	611a      	str	r2, [r3, #16]
 8002dc6:	e01b      	b.n	8002e00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002dc8:	897b      	ldrh	r3, [r7, #10]
 8002dca:	11db      	asrs	r3, r3, #7
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	f003 0306 	and.w	r3, r3, #6
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	f063 030f 	orn	r3, r3, #15
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	490e      	ldr	r1, [pc, #56]	; (8002e20 <I2C_MasterRequestWrite+0xfc>)
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f898 	bl	8002f1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e010      	b.n	8002e18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002df6:	897b      	ldrh	r3, [r7, #10]
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	4907      	ldr	r1, [pc, #28]	; (8002e24 <I2C_MasterRequestWrite+0x100>)
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f888 	bl	8002f1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	00010008 	.word	0x00010008
 8002e24:	00010002 	.word	0x00010002

08002e28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	4613      	mov	r3, r2
 8002e36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e38:	e048      	b.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e40:	d044      	beq.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e42:	f7ff f98b 	bl	800215c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d302      	bcc.n	8002e58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d139      	bne.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	0c1b      	lsrs	r3, r3, #16
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d10d      	bne.n	8002e7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	43da      	mvns	r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	bf0c      	ite	eq
 8002e74:	2301      	moveq	r3, #1
 8002e76:	2300      	movne	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	e00c      	b.n	8002e98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	43da      	mvns	r2, r3
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	bf0c      	ite	eq
 8002e90:	2301      	moveq	r3, #1
 8002e92:	2300      	movne	r3, #0
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	461a      	mov	r2, r3
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d116      	bne.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e023      	b.n	8002f14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	0c1b      	lsrs	r3, r3, #16
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d10d      	bne.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	43da      	mvns	r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf0c      	ite	eq
 8002ee8:	2301      	moveq	r3, #1
 8002eea:	2300      	movne	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	461a      	mov	r2, r3
 8002ef0:	e00c      	b.n	8002f0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	43da      	mvns	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	4013      	ands	r3, r2
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf0c      	ite	eq
 8002f04:	2301      	moveq	r3, #1
 8002f06:	2300      	movne	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d093      	beq.n	8002e3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f2a:	e071      	b.n	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f3a:	d123      	bne.n	8002f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	f043 0204 	orr.w	r2, r3, #4
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e067      	b.n	8003054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8a:	d041      	beq.n	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8c:	f7ff f8e6 	bl	800215c <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d302      	bcc.n	8002fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d136      	bne.n	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	0c1b      	lsrs	r3, r3, #16
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d10c      	bne.n	8002fc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	43da      	mvns	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	bf14      	ite	ne
 8002fbe:	2301      	movne	r3, #1
 8002fc0:	2300      	moveq	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	e00b      	b.n	8002fde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	43da      	mvns	r2, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bf14      	ite	ne
 8002fd8:	2301      	movne	r3, #1
 8002fda:	2300      	moveq	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d016      	beq.n	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffc:	f043 0220 	orr.w	r2, r3, #32
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e021      	b.n	8003054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	0c1b      	lsrs	r3, r3, #16
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b01      	cmp	r3, #1
 8003018:	d10c      	bne.n	8003034 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	43da      	mvns	r2, r3
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	4013      	ands	r3, r2
 8003026:	b29b      	uxth	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf14      	ite	ne
 800302c:	2301      	movne	r3, #1
 800302e:	2300      	moveq	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	e00b      	b.n	800304c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	43da      	mvns	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	4013      	ands	r3, r2
 8003040:	b29b      	uxth	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	bf14      	ite	ne
 8003046:	2301      	movne	r3, #1
 8003048:	2300      	moveq	r3, #0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	f47f af6d 	bne.w	8002f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003068:	e034      	b.n	80030d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f886 	bl	800317c <I2C_IsAcknowledgeFailed>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e034      	b.n	80030e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d028      	beq.n	80030d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003082:	f7ff f86b 	bl	800215c <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	429a      	cmp	r2, r3
 8003090:	d302      	bcc.n	8003098 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d11d      	bne.n	80030d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a2:	2b80      	cmp	r3, #128	; 0x80
 80030a4:	d016      	beq.n	80030d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	f043 0220 	orr.w	r2, r3, #32
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e007      	b.n	80030e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030de:	2b80      	cmp	r3, #128	; 0x80
 80030e0:	d1c3      	bne.n	800306a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030f8:	e034      	b.n	8003164 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f83e 	bl	800317c <I2C_IsAcknowledgeFailed>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e034      	b.n	8003174 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d028      	beq.n	8003164 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003112:	f7ff f823 	bl	800215c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	429a      	cmp	r2, r3
 8003120:	d302      	bcc.n	8003128 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d11d      	bne.n	8003164 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b04      	cmp	r3, #4
 8003134:	d016      	beq.n	8003164 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2220      	movs	r2, #32
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	f043 0220 	orr.w	r2, r3, #32
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e007      	b.n	8003174 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f003 0304 	and.w	r3, r3, #4
 800316e:	2b04      	cmp	r3, #4
 8003170:	d1c3      	bne.n	80030fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800318e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003192:	d11b      	bne.n	80031cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800319c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2220      	movs	r2, #32
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	f043 0204 	orr.w	r2, r3, #4
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr

080031d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e272      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 8087 	beq.w	8003306 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031f8:	4b92      	ldr	r3, [pc, #584]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f003 030c 	and.w	r3, r3, #12
 8003200:	2b04      	cmp	r3, #4
 8003202:	d00c      	beq.n	800321e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003204:	4b8f      	ldr	r3, [pc, #572]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	2b08      	cmp	r3, #8
 800320e:	d112      	bne.n	8003236 <HAL_RCC_OscConfig+0x5e>
 8003210:	4b8c      	ldr	r3, [pc, #560]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800321c:	d10b      	bne.n	8003236 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321e:	4b89      	ldr	r3, [pc, #548]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d06c      	beq.n	8003304 <HAL_RCC_OscConfig+0x12c>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d168      	bne.n	8003304 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e24c      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x76>
 8003240:	4b80      	ldr	r3, [pc, #512]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a7f      	ldr	r2, [pc, #508]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e02e      	b.n	80032ac <HAL_RCC_OscConfig+0xd4>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10c      	bne.n	8003270 <HAL_RCC_OscConfig+0x98>
 8003256:	4b7b      	ldr	r3, [pc, #492]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a7a      	ldr	r2, [pc, #488]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800325c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	4b78      	ldr	r3, [pc, #480]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a77      	ldr	r2, [pc, #476]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003268:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e01d      	b.n	80032ac <HAL_RCC_OscConfig+0xd4>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0xbc>
 800327a:	4b72      	ldr	r3, [pc, #456]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a71      	ldr	r2, [pc, #452]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003280:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	4b6f      	ldr	r3, [pc, #444]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a6e      	ldr	r2, [pc, #440]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0xd4>
 8003294:	4b6b      	ldr	r3, [pc, #428]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a6a      	ldr	r2, [pc, #424]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800329a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4b68      	ldr	r3, [pc, #416]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a67      	ldr	r2, [pc, #412]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80032a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b4:	f7fe ff52 	bl	800215c <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032bc:	f7fe ff4e 	bl	800215c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	; 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e200      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ce:	4b5d      	ldr	r3, [pc, #372]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0xe4>
 80032da:	e014      	b.n	8003306 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7fe ff3e 	bl	800215c <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e4:	f7fe ff3a 	bl	800215c <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	; 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e1ec      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f6:	4b53      	ldr	r3, [pc, #332]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x10c>
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d063      	beq.n	80033da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003312:	4b4c      	ldr	r3, [pc, #304]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 030c 	and.w	r3, r3, #12
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00b      	beq.n	8003336 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800331e:	4b49      	ldr	r3, [pc, #292]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b08      	cmp	r3, #8
 8003328:	d11c      	bne.n	8003364 <HAL_RCC_OscConfig+0x18c>
 800332a:	4b46      	ldr	r3, [pc, #280]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d116      	bne.n	8003364 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003336:	4b43      	ldr	r3, [pc, #268]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <HAL_RCC_OscConfig+0x176>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d001      	beq.n	800334e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e1c0      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334e:	4b3d      	ldr	r3, [pc, #244]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	4939      	ldr	r1, [pc, #228]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800335e:	4313      	orrs	r3, r2
 8003360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003362:	e03a      	b.n	80033da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d020      	beq.n	80033ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800336c:	4b36      	ldr	r3, [pc, #216]	; (8003448 <HAL_RCC_OscConfig+0x270>)
 800336e:	2201      	movs	r2, #1
 8003370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003372:	f7fe fef3 	bl	800215c <HAL_GetTick>
 8003376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	e008      	b.n	800338c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337a:	f7fe feef 	bl	800215c <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e1a1      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338c:	4b2d      	ldr	r3, [pc, #180]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0f0      	beq.n	800337a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003398:	4b2a      	ldr	r3, [pc, #168]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4927      	ldr	r1, [pc, #156]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	600b      	str	r3, [r1, #0]
 80033ac:	e015      	b.n	80033da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ae:	4b26      	ldr	r3, [pc, #152]	; (8003448 <HAL_RCC_OscConfig+0x270>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fe fed2 	bl	800215c <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033bc:	f7fe fece 	bl	800215c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e180      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ce:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1f0      	bne.n	80033bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d03a      	beq.n	800345c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d019      	beq.n	8003422 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ee:	4b17      	ldr	r3, [pc, #92]	; (800344c <HAL_RCC_OscConfig+0x274>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f4:	f7fe feb2 	bl	800215c <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033fc:	f7fe feae 	bl	800215c <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e160      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340e:	4b0d      	ldr	r3, [pc, #52]	; (8003444 <HAL_RCC_OscConfig+0x26c>)
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800341a:	2001      	movs	r0, #1
 800341c:	f000 face 	bl	80039bc <RCC_Delay>
 8003420:	e01c      	b.n	800345c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003422:	4b0a      	ldr	r3, [pc, #40]	; (800344c <HAL_RCC_OscConfig+0x274>)
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003428:	f7fe fe98 	bl	800215c <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800342e:	e00f      	b.n	8003450 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003430:	f7fe fe94 	bl	800215c <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d908      	bls.n	8003450 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e146      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000
 8003448:	42420000 	.word	0x42420000
 800344c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003450:	4b92      	ldr	r3, [pc, #584]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1e9      	bne.n	8003430 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80a6 	beq.w	80035b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346a:	2300      	movs	r3, #0
 800346c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800346e:	4b8b      	ldr	r3, [pc, #556]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10d      	bne.n	8003496 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800347a:	4b88      	ldr	r3, [pc, #544]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	4a87      	ldr	r2, [pc, #540]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003484:	61d3      	str	r3, [r2, #28]
 8003486:	4b85      	ldr	r3, [pc, #532]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003492:	2301      	movs	r3, #1
 8003494:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003496:	4b82      	ldr	r3, [pc, #520]	; (80036a0 <HAL_RCC_OscConfig+0x4c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d118      	bne.n	80034d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034a2:	4b7f      	ldr	r3, [pc, #508]	; (80036a0 <HAL_RCC_OscConfig+0x4c8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a7e      	ldr	r2, [pc, #504]	; (80036a0 <HAL_RCC_OscConfig+0x4c8>)
 80034a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ae:	f7fe fe55 	bl	800215c <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b4:	e008      	b.n	80034c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b6:	f7fe fe51 	bl	800215c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b64      	cmp	r3, #100	; 0x64
 80034c2:	d901      	bls.n	80034c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e103      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c8:	4b75      	ldr	r3, [pc, #468]	; (80036a0 <HAL_RCC_OscConfig+0x4c8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0f0      	beq.n	80034b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d106      	bne.n	80034ea <HAL_RCC_OscConfig+0x312>
 80034dc:	4b6f      	ldr	r3, [pc, #444]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	4a6e      	ldr	r2, [pc, #440]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	6213      	str	r3, [r2, #32]
 80034e8:	e02d      	b.n	8003546 <HAL_RCC_OscConfig+0x36e>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10c      	bne.n	800350c <HAL_RCC_OscConfig+0x334>
 80034f2:	4b6a      	ldr	r3, [pc, #424]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	4a69      	ldr	r2, [pc, #420]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	6213      	str	r3, [r2, #32]
 80034fe:	4b67      	ldr	r3, [pc, #412]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	4a66      	ldr	r2, [pc, #408]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	6213      	str	r3, [r2, #32]
 800350a:	e01c      	b.n	8003546 <HAL_RCC_OscConfig+0x36e>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2b05      	cmp	r3, #5
 8003512:	d10c      	bne.n	800352e <HAL_RCC_OscConfig+0x356>
 8003514:	4b61      	ldr	r3, [pc, #388]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	4a60      	ldr	r2, [pc, #384]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800351a:	f043 0304 	orr.w	r3, r3, #4
 800351e:	6213      	str	r3, [r2, #32]
 8003520:	4b5e      	ldr	r3, [pc, #376]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4a5d      	ldr	r2, [pc, #372]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	6213      	str	r3, [r2, #32]
 800352c:	e00b      	b.n	8003546 <HAL_RCC_OscConfig+0x36e>
 800352e:	4b5b      	ldr	r3, [pc, #364]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	4a5a      	ldr	r2, [pc, #360]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	6213      	str	r3, [r2, #32]
 800353a:	4b58      	ldr	r3, [pc, #352]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	4a57      	ldr	r2, [pc, #348]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003540:	f023 0304 	bic.w	r3, r3, #4
 8003544:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d015      	beq.n	800357a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354e:	f7fe fe05 	bl	800215c <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003554:	e00a      	b.n	800356c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003556:	f7fe fe01 	bl	800215c <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	f241 3288 	movw	r2, #5000	; 0x1388
 8003564:	4293      	cmp	r3, r2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e0b1      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356c:	4b4b      	ldr	r3, [pc, #300]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ee      	beq.n	8003556 <HAL_RCC_OscConfig+0x37e>
 8003578:	e014      	b.n	80035a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800357a:	f7fe fdef 	bl	800215c <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003580:	e00a      	b.n	8003598 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f7fe fdeb 	bl	800215c <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003590:	4293      	cmp	r3, r2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e09b      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003598:	4b40      	ldr	r3, [pc, #256]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1ee      	bne.n	8003582 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035a4:	7dfb      	ldrb	r3, [r7, #23]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d105      	bne.n	80035b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035aa:	4b3c      	ldr	r3, [pc, #240]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	4a3b      	ldr	r2, [pc, #236]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80035b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8087 	beq.w	80036ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035c0:	4b36      	ldr	r3, [pc, #216]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f003 030c 	and.w	r3, r3, #12
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d061      	beq.n	8003690 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d146      	bne.n	8003662 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d4:	4b33      	ldr	r3, [pc, #204]	; (80036a4 <HAL_RCC_OscConfig+0x4cc>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035da:	f7fe fdbf 	bl	800215c <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e2:	f7fe fdbb 	bl	800215c <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e06d      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035f4:	4b29      	ldr	r3, [pc, #164]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1f0      	bne.n	80035e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003608:	d108      	bne.n	800361c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800360a:	4b24      	ldr	r3, [pc, #144]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	4921      	ldr	r1, [pc, #132]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003618:	4313      	orrs	r3, r2
 800361a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800361c:	4b1f      	ldr	r3, [pc, #124]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a19      	ldr	r1, [r3, #32]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	430b      	orrs	r3, r1
 800362e:	491b      	ldr	r1, [pc, #108]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003634:	4b1b      	ldr	r3, [pc, #108]	; (80036a4 <HAL_RCC_OscConfig+0x4cc>)
 8003636:	2201      	movs	r2, #1
 8003638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363a:	f7fe fd8f 	bl	800215c <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003642:	f7fe fd8b 	bl	800215c <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e03d      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003654:	4b11      	ldr	r3, [pc, #68]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0f0      	beq.n	8003642 <HAL_RCC_OscConfig+0x46a>
 8003660:	e035      	b.n	80036ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003662:	4b10      	ldr	r3, [pc, #64]	; (80036a4 <HAL_RCC_OscConfig+0x4cc>)
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe fd78 	bl	800215c <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003670:	f7fe fd74 	bl	800215c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e026      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <HAL_RCC_OscConfig+0x4c4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x498>
 800368e:	e01e      	b.n	80036ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d107      	bne.n	80036a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e019      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
 800369c:	40021000 	.word	0x40021000
 80036a0:	40007000 	.word	0x40007000
 80036a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036a8:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <HAL_RCC_OscConfig+0x500>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d106      	bne.n	80036ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d001      	beq.n	80036ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40021000 	.word	0x40021000

080036dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0d0      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036f0:	4b6a      	ldr	r3, [pc, #424]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d910      	bls.n	8003720 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fe:	4b67      	ldr	r3, [pc, #412]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 0207 	bic.w	r2, r3, #7
 8003706:	4965      	ldr	r1, [pc, #404]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	4313      	orrs	r3, r2
 800370c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800370e:	4b63      	ldr	r3, [pc, #396]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d001      	beq.n	8003720 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0b8      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d020      	beq.n	800376e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003738:	4b59      	ldr	r3, [pc, #356]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	4a58      	ldr	r2, [pc, #352]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800373e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003742:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0308 	and.w	r3, r3, #8
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003750:	4b53      	ldr	r3, [pc, #332]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a52      	ldr	r2, [pc, #328]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800375a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800375c:	4b50      	ldr	r3, [pc, #320]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	494d      	ldr	r1, [pc, #308]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d040      	beq.n	80037fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d107      	bne.n	8003792 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003782:	4b47      	ldr	r3, [pc, #284]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d115      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e07f      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d107      	bne.n	80037aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800379a:	4b41      	ldr	r3, [pc, #260]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e073      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037aa:	4b3d      	ldr	r3, [pc, #244]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e06b      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ba:	4b39      	ldr	r3, [pc, #228]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f023 0203 	bic.w	r2, r3, #3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	4936      	ldr	r1, [pc, #216]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037cc:	f7fe fcc6 	bl	800215c <HAL_GetTick>
 80037d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d2:	e00a      	b.n	80037ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037d4:	f7fe fcc2 	bl	800215c <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	f241 3288 	movw	r2, #5000	; 0x1388
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e053      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ea:	4b2d      	ldr	r3, [pc, #180]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 020c 	and.w	r2, r3, #12
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d1eb      	bne.n	80037d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037fc:	4b27      	ldr	r3, [pc, #156]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d210      	bcs.n	800382c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380a:	4b24      	ldr	r3, [pc, #144]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f023 0207 	bic.w	r2, r3, #7
 8003812:	4922      	ldr	r1, [pc, #136]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800381a:	4b20      	ldr	r3, [pc, #128]	; (800389c <HAL_RCC_ClockConfig+0x1c0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d001      	beq.n	800382c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e032      	b.n	8003892 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d008      	beq.n	800384a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003838:	4b19      	ldr	r3, [pc, #100]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	4916      	ldr	r1, [pc, #88]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003846:	4313      	orrs	r3, r2
 8003848:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b00      	cmp	r3, #0
 8003854:	d009      	beq.n	800386a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003856:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	490e      	ldr	r1, [pc, #56]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003866:	4313      	orrs	r3, r2
 8003868:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800386a:	f000 f821 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 800386e:	4602      	mov	r2, r0
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	091b      	lsrs	r3, r3, #4
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	490a      	ldr	r1, [pc, #40]	; (80038a4 <HAL_RCC_ClockConfig+0x1c8>)
 800387c:	5ccb      	ldrb	r3, [r1, r3]
 800387e:	fa22 f303 	lsr.w	r3, r2, r3
 8003882:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <HAL_RCC_ClockConfig+0x1cc>)
 8003884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003886:	4b09      	ldr	r3, [pc, #36]	; (80038ac <HAL_RCC_ClockConfig+0x1d0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7fe fc24 	bl	80020d8 <HAL_InitTick>

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40022000 	.word	0x40022000
 80038a0:	40021000 	.word	0x40021000
 80038a4:	08007e54 	.word	0x08007e54
 80038a8:	20000000 	.word	0x20000000
 80038ac:	20000004 	.word	0x20000004

080038b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	2300      	movs	r3, #0
 80038bc:	60bb      	str	r3, [r7, #8]
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	2300      	movs	r3, #0
 80038c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038ca:	4b1e      	ldr	r3, [pc, #120]	; (8003944 <HAL_RCC_GetSysClockFreq+0x94>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f003 030c 	and.w	r3, r3, #12
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d002      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0x30>
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d003      	beq.n	80038e6 <HAL_RCC_GetSysClockFreq+0x36>
 80038de:	e027      	b.n	8003930 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038e0:	4b19      	ldr	r3, [pc, #100]	; (8003948 <HAL_RCC_GetSysClockFreq+0x98>)
 80038e2:	613b      	str	r3, [r7, #16]
      break;
 80038e4:	e027      	b.n	8003936 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	0c9b      	lsrs	r3, r3, #18
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	4a17      	ldr	r2, [pc, #92]	; (800394c <HAL_RCC_GetSysClockFreq+0x9c>)
 80038f0:	5cd3      	ldrb	r3, [r2, r3]
 80038f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d010      	beq.n	8003920 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038fe:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_RCC_GetSysClockFreq+0x94>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	0c5b      	lsrs	r3, r3, #17
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	4a11      	ldr	r2, [pc, #68]	; (8003950 <HAL_RCC_GetSysClockFreq+0xa0>)
 800390a:	5cd3      	ldrb	r3, [r2, r3]
 800390c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a0d      	ldr	r2, [pc, #52]	; (8003948 <HAL_RCC_GetSysClockFreq+0x98>)
 8003912:	fb03 f202 	mul.w	r2, r3, r2
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	fbb2 f3f3 	udiv	r3, r2, r3
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	e004      	b.n	800392a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a0c      	ldr	r2, [pc, #48]	; (8003954 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003924:	fb02 f303 	mul.w	r3, r2, r3
 8003928:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	613b      	str	r3, [r7, #16]
      break;
 800392e:	e002      	b.n	8003936 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003930:	4b05      	ldr	r3, [pc, #20]	; (8003948 <HAL_RCC_GetSysClockFreq+0x98>)
 8003932:	613b      	str	r3, [r7, #16]
      break;
 8003934:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003936:	693b      	ldr	r3, [r7, #16]
}
 8003938:	4618      	mov	r0, r3
 800393a:	371c      	adds	r7, #28
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40021000 	.word	0x40021000
 8003948:	007a1200 	.word	0x007a1200
 800394c:	08007e6c 	.word	0x08007e6c
 8003950:	08007e7c 	.word	0x08007e7c
 8003954:	003d0900 	.word	0x003d0900

08003958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800395c:	4b02      	ldr	r3, [pc, #8]	; (8003968 <HAL_RCC_GetHCLKFreq+0x10>)
 800395e:	681b      	ldr	r3, [r3, #0]
}
 8003960:	4618      	mov	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	20000000 	.word	0x20000000

0800396c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003970:	f7ff fff2 	bl	8003958 <HAL_RCC_GetHCLKFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b05      	ldr	r3, [pc, #20]	; (800398c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	0a1b      	lsrs	r3, r3, #8
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	4903      	ldr	r1, [pc, #12]	; (8003990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003982:	5ccb      	ldrb	r3, [r1, r3]
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003988:	4618      	mov	r0, r3
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40021000 	.word	0x40021000
 8003990:	08007e64 	.word	0x08007e64

08003994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003998:	f7ff ffde 	bl	8003958 <HAL_RCC_GetHCLKFreq>
 800399c:	4602      	mov	r2, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	0adb      	lsrs	r3, r3, #11
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4903      	ldr	r1, [pc, #12]	; (80039b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039aa:	5ccb      	ldrb	r3, [r1, r3]
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000
 80039b8:	08007e64 	.word	0x08007e64

080039bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039c4:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <RCC_Delay+0x34>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <RCC_Delay+0x38>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	0a5b      	lsrs	r3, r3, #9
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	fb02 f303 	mul.w	r3, r2, r3
 80039d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039d8:	bf00      	nop
  }
  while (Delay --);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1e5a      	subs	r2, r3, #1
 80039de:	60fa      	str	r2, [r7, #12]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1f9      	bne.n	80039d8 <RCC_Delay+0x1c>
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr
 80039f0:	20000000 	.word	0x20000000
 80039f4:	10624dd3 	.word	0x10624dd3

080039f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e076      	b.n	8003af8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d108      	bne.n	8003a24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a1a:	d009      	beq.n	8003a30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	61da      	str	r2, [r3, #28]
 8003a22:	e005      	b.n	8003a30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d106      	bne.n	8003a50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7fe f96c 	bl	8001d28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2202      	movs	r2, #2
 8003a54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab4:	ea42 0103 	orr.w	r1, r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	0c1a      	lsrs	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f002 0204 	and.w	r2, r2, #4
 8003ad6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	69da      	ldr	r2, [r3, #28]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ae6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b10:	f7fe fb24 	bl	800215c <HAL_GetTick>
 8003b14:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b16:	88fb      	ldrh	r3, [r7, #6]
 8003b18:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d001      	beq.n	8003b2a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b26:	2302      	movs	r3, #2
 8003b28:	e12a      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <HAL_SPI_Transmit+0x36>
 8003b30:	88fb      	ldrh	r3, [r7, #6]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e122      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_SPI_Transmit+0x48>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e11b      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2203      	movs	r2, #3
 8003b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	88fa      	ldrh	r2, [r7, #6]
 8003b68:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	88fa      	ldrh	r2, [r7, #6]
 8003b6e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b96:	d10f      	bne.n	8003bb8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ba6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bb6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc2:	2b40      	cmp	r3, #64	; 0x40
 8003bc4:	d007      	beq.n	8003bd6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bde:	d152      	bne.n	8003c86 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d002      	beq.n	8003bee <HAL_SPI_Transmit+0xee>
 8003be8:	8b7b      	ldrh	r3, [r7, #26]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d145      	bne.n	8003c7a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf2:	881a      	ldrh	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	1c9a      	adds	r2, r3, #2
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c12:	e032      	b.n	8003c7a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d112      	bne.n	8003c48 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c26:	881a      	ldrh	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c32:	1c9a      	adds	r2, r3, #2
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c46:	e018      	b.n	8003c7a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c48:	f7fe fa88 	bl	800215c <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d803      	bhi.n	8003c60 <HAL_SPI_Transmit+0x160>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5e:	d102      	bne.n	8003c66 <HAL_SPI_Transmit+0x166>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d109      	bne.n	8003c7a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e082      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1c7      	bne.n	8003c14 <HAL_SPI_Transmit+0x114>
 8003c84:	e053      	b.n	8003d2e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_SPI_Transmit+0x194>
 8003c8e:	8b7b      	ldrh	r3, [r7, #26]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d147      	bne.n	8003d24 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	330c      	adds	r3, #12
 8003c9e:	7812      	ldrb	r2, [r2, #0]
 8003ca0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003cba:	e033      	b.n	8003d24 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d113      	bne.n	8003cf2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	330c      	adds	r3, #12
 8003cd4:	7812      	ldrb	r2, [r2, #0]
 8003cd6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cf0:	e018      	b.n	8003d24 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cf2:	f7fe fa33 	bl	800215c <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d803      	bhi.n	8003d0a <HAL_SPI_Transmit+0x20a>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d08:	d102      	bne.n	8003d10 <HAL_SPI_Transmit+0x210>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d109      	bne.n	8003d24 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e02d      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1c6      	bne.n	8003cbc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d2e:	69fa      	ldr	r2, [r7, #28]
 8003d30:	6839      	ldr	r1, [r7, #0]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 fbd2 	bl	80044dc <SPI_EndRxTxTransaction>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2220      	movs	r2, #32
 8003d42:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10a      	bne.n	8003d62 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e000      	b.n	8003d80 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
  }
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3720      	adds	r7, #32
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b088      	sub	sp, #32
 8003d8c:	af02      	add	r7, sp, #8
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	603b      	str	r3, [r7, #0]
 8003d94:	4613      	mov	r3, r2
 8003d96:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d001      	beq.n	8003da8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003da4:	2302      	movs	r3, #2
 8003da6:	e104      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003db0:	d112      	bne.n	8003dd8 <HAL_SPI_Receive+0x50>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10e      	bne.n	8003dd8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2204      	movs	r2, #4
 8003dbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dc2:	88fa      	ldrh	r2, [r7, #6]
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 f8f3 	bl	8003fba <HAL_SPI_TransmitReceive>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	e0ec      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dd8:	f7fe f9c0 	bl	800215c <HAL_GetTick>
 8003ddc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <HAL_SPI_Receive+0x62>
 8003de4:	88fb      	ldrh	r3, [r7, #6]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0e1      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_SPI_Receive+0x74>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e0da      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2204      	movs	r2, #4
 8003e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	88fa      	ldrh	r2, [r7, #6]
 8003e1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	88fa      	ldrh	r2, [r7, #6]
 8003e22:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e4a:	d10f      	bne.n	8003e6c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e6a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e76:	2b40      	cmp	r3, #64	; 0x40
 8003e78:	d007      	beq.n	8003e8a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e88:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d170      	bne.n	8003f74 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e92:	e035      	b.n	8003f00 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d115      	bne.n	8003ece <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f103 020c 	add.w	r2, r3, #12
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eae:	7812      	ldrb	r2, [r2, #0]
 8003eb0:	b2d2      	uxtb	r2, r2
 8003eb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ecc:	e018      	b.n	8003f00 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ece:	f7fe f945 	bl	800215c <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d803      	bhi.n	8003ee6 <HAL_SPI_Receive+0x15e>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee4:	d102      	bne.n	8003eec <HAL_SPI_Receive+0x164>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d109      	bne.n	8003f00 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e058      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1c4      	bne.n	8003e94 <HAL_SPI_Receive+0x10c>
 8003f0a:	e038      	b.n	8003f7e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d113      	bne.n	8003f42 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	b292      	uxth	r2, r2
 8003f26:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2c:	1c9a      	adds	r2, r3, #2
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f40:	e018      	b.n	8003f74 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f42:	f7fe f90b 	bl	800215c <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d803      	bhi.n	8003f5a <HAL_SPI_Receive+0x1d2>
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f58:	d102      	bne.n	8003f60 <HAL_SPI_Receive+0x1d8>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d109      	bne.n	8003f74 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e01e      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1c6      	bne.n	8003f0c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	6839      	ldr	r1, [r7, #0]
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fa58 	bl	8004438 <SPI_EndRxTransaction>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2220      	movs	r2, #32
 8003f92:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b08a      	sub	sp, #40	; 0x28
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
 8003fc6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fcc:	f7fe f8c6 	bl	800215c <HAL_GetTick>
 8003fd0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fd8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fe0:	887b      	ldrh	r3, [r7, #2]
 8003fe2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fe4:	7ffb      	ldrb	r3, [r7, #31]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d00c      	beq.n	8004004 <HAL_SPI_TransmitReceive+0x4a>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ff0:	d106      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d102      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x46>
 8003ffa:	7ffb      	ldrb	r3, [r7, #31]
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d001      	beq.n	8004004 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004000:	2302      	movs	r3, #2
 8004002:	e17f      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d005      	beq.n	8004016 <HAL_SPI_TransmitReceive+0x5c>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <HAL_SPI_TransmitReceive+0x5c>
 8004010:	887b      	ldrh	r3, [r7, #2]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e174      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_SPI_TransmitReceive+0x6e>
 8004024:	2302      	movs	r3, #2
 8004026:	e16d      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b04      	cmp	r3, #4
 800403a:	d003      	beq.n	8004044 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2205      	movs	r2, #5
 8004040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	887a      	ldrh	r2, [r7, #2]
 800405a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	887a      	ldrh	r2, [r7, #2]
 8004066:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	887a      	ldrh	r2, [r7, #2]
 800406c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004084:	2b40      	cmp	r3, #64	; 0x40
 8004086:	d007      	beq.n	8004098 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004096:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040a0:	d17e      	bne.n	80041a0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <HAL_SPI_TransmitReceive+0xf6>
 80040aa:	8afb      	ldrh	r3, [r7, #22]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d16c      	bne.n	800418a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	881a      	ldrh	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	1c9a      	adds	r2, r3, #2
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040d4:	e059      	b.n	800418a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d11b      	bne.n	800411c <HAL_SPI_TransmitReceive+0x162>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d016      	beq.n	800411c <HAL_SPI_TransmitReceive+0x162>
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d113      	bne.n	800411c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f8:	881a      	ldrh	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	1c9a      	adds	r2, r3, #2
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b01      	cmp	r3, #1
 8004128:	d119      	bne.n	800415e <HAL_SPI_TransmitReceive+0x1a4>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	d014      	beq.n	800415e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413e:	b292      	uxth	r2, r2
 8004140:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004146:	1c9a      	adds	r2, r3, #2
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800415a:	2301      	movs	r3, #1
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800415e:	f7fd fffd 	bl	800215c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800416a:	429a      	cmp	r2, r3
 800416c:	d80d      	bhi.n	800418a <HAL_SPI_TransmitReceive+0x1d0>
 800416e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004174:	d009      	beq.n	800418a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e0bc      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1a0      	bne.n	80040d6 <HAL_SPI_TransmitReceive+0x11c>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004198:	b29b      	uxth	r3, r3
 800419a:	2b00      	cmp	r3, #0
 800419c:	d19b      	bne.n	80040d6 <HAL_SPI_TransmitReceive+0x11c>
 800419e:	e082      	b.n	80042a6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d002      	beq.n	80041ae <HAL_SPI_TransmitReceive+0x1f4>
 80041a8:	8afb      	ldrh	r3, [r7, #22]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d171      	bne.n	8004292 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	7812      	ldrb	r2, [r2, #0]
 80041ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d4:	e05d      	b.n	8004292 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d11c      	bne.n	800421e <HAL_SPI_TransmitReceive+0x264>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d017      	beq.n	800421e <HAL_SPI_TransmitReceive+0x264>
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d114      	bne.n	800421e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	330c      	adds	r3, #12
 80041fe:	7812      	ldrb	r2, [r2, #0]
 8004200:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004210:	b29b      	uxth	r3, r3
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b01      	cmp	r3, #1
 800422a:	d119      	bne.n	8004260 <HAL_SPI_TransmitReceive+0x2a6>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d014      	beq.n	8004260 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800425c:	2301      	movs	r3, #1
 800425e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004260:	f7fd ff7c 	bl	800215c <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800426c:	429a      	cmp	r2, r3
 800426e:	d803      	bhi.n	8004278 <HAL_SPI_TransmitReceive+0x2be>
 8004270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004276:	d102      	bne.n	800427e <HAL_SPI_TransmitReceive+0x2c4>
 8004278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e038      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004296:	b29b      	uxth	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	d19c      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x21c>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d197      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042a6:	6a3a      	ldr	r2, [r7, #32]
 80042a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 f916 	bl	80044dc <SPI_EndRxTxTransaction>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d008      	beq.n	80042c8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2220      	movs	r2, #32
 80042ba:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e01d      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042d0:	2300      	movs	r3, #0
 80042d2:	613b      	str	r3, [r7, #16]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	613b      	str	r3, [r7, #16]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	613b      	str	r3, [r7, #16]
 80042e4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e000      	b.n	8004304 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004302:	2300      	movs	r3, #0
  }
}
 8004304:	4618      	mov	r0, r3
 8004306:	3728      	adds	r7, #40	; 0x28
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800431a:	b2db      	uxtb	r3, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr
	...

08004328 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b088      	sub	sp, #32
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	603b      	str	r3, [r7, #0]
 8004334:	4613      	mov	r3, r2
 8004336:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004338:	f7fd ff10 	bl	800215c <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	4413      	add	r3, r2
 8004346:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004348:	f7fd ff08 	bl	800215c <HAL_GetTick>
 800434c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800434e:	4b39      	ldr	r3, [pc, #228]	; (8004434 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	015b      	lsls	r3, r3, #5
 8004354:	0d1b      	lsrs	r3, r3, #20
 8004356:	69fa      	ldr	r2, [r7, #28]
 8004358:	fb02 f303 	mul.w	r3, r2, r3
 800435c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800435e:	e054      	b.n	800440a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d050      	beq.n	800440a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004368:	f7fd fef8 	bl	800215c <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	429a      	cmp	r2, r3
 8004376:	d902      	bls.n	800437e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d13d      	bne.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800438c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004396:	d111      	bne.n	80043bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043a0:	d004      	beq.n	80043ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043aa:	d107      	bne.n	80043bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043c4:	d10f      	bne.n	80043e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e017      	b.n	800442a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	3b01      	subs	r3, #1
 8004408:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	4013      	ands	r3, r2
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	429a      	cmp	r2, r3
 8004418:	bf0c      	ite	eq
 800441a:	2301      	moveq	r3, #1
 800441c:	2300      	movne	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	461a      	mov	r2, r3
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	429a      	cmp	r2, r3
 8004426:	d19b      	bne.n	8004360 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3720      	adds	r7, #32
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	20000000 	.word	0x20000000

08004438 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af02      	add	r7, sp, #8
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800444c:	d111      	bne.n	8004472 <SPI_EndRxTransaction+0x3a>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004456:	d004      	beq.n	8004462 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004460:	d107      	bne.n	8004472 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004470:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800447a:	d117      	bne.n	80044ac <SPI_EndRxTransaction+0x74>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004484:	d112      	bne.n	80044ac <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2200      	movs	r2, #0
 800448e:	2101      	movs	r1, #1
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f7ff ff49 	bl	8004328 <SPI_WaitFlagStateUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01a      	beq.n	80044d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a0:	f043 0220 	orr.w	r2, r3, #32
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e013      	b.n	80044d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	9300      	str	r3, [sp, #0]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2200      	movs	r2, #0
 80044b4:	2180      	movs	r1, #128	; 0x80
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f7ff ff36 	bl	8004328 <SPI_WaitFlagStateUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	f043 0220 	orr.w	r2, r3, #32
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e000      	b.n	80044d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af02      	add	r7, sp, #8
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2201      	movs	r2, #1
 80044f0:	2102      	movs	r1, #2
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f7ff ff18 	bl	8004328 <SPI_WaitFlagStateUntilTimeout>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d007      	beq.n	800450e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004502:	f043 0220 	orr.w	r2, r3, #32
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e013      	b.n	8004536 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2200      	movs	r2, #0
 8004516:	2180      	movs	r1, #128	; 0x80
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f7ff ff05 	bl	8004328 <SPI_WaitFlagStateUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004528:	f043 0220 	orr.w	r2, r3, #32
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e000      	b.n	8004536 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e042      	b.n	80045d6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	d106      	bne.n	800456a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7fd fc29 	bl	8001dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2224      	movs	r2, #36	; 0x24
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004580:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fd0a 	bl	8004f9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004596:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695a      	ldr	r2, [r3, #20]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045a6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045b6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80045de:	b480      	push	{r7}
 80045e0:	b085      	sub	sp, #20
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	60f8      	str	r0, [r7, #12]
 80045e6:	60b9      	str	r1, [r7, #8]
 80045e8:	4613      	mov	r3, r2
 80045ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	d121      	bne.n	800463c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <HAL_UART_Transmit_IT+0x26>
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e01a      	b.n	800463e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	88fa      	ldrh	r2, [r7, #6]
 8004612:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	88fa      	ldrh	r2, [r7, #6]
 8004618:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2221      	movs	r2, #33	; 0x21
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68da      	ldr	r2, [r3, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004636:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	e000      	b.n	800463e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
  }
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr

08004648 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	4613      	mov	r3, r2
 8004654:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b20      	cmp	r3, #32
 8004660:	d112      	bne.n	8004688 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_UART_Receive_IT+0x26>
 8004668:	88fb      	ldrh	r3, [r7, #6]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e00b      	b.n	800468a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004678:	88fb      	ldrh	r3, [r7, #6]
 800467a:	461a      	mov	r2, r3
 800467c:	68b9      	ldr	r1, [r7, #8]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 fab7 	bl	8004bf2 <UART_Start_Receive_IT>
 8004684:	4603      	mov	r3, r0
 8004686:	e000      	b.n	800468a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004688:	2302      	movs	r3, #2
  }
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
	...

08004694 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b0ba      	sub	sp, #232	; 0xe8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80046c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80046d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10f      	bne.n	80046fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046de:	f003 0320 	and.w	r3, r3, #32
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d009      	beq.n	80046fa <HAL_UART_IRQHandler+0x66>
 80046e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046ea:	f003 0320 	and.w	r3, r3, #32
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 fb93 	bl	8004e1e <UART_Receive_IT>
      return;
 80046f8:	e25b      	b.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 80de 	beq.w	80048c0 <HAL_UART_IRQHandler+0x22c>
 8004704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d106      	bne.n	800471e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004714:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 80d1 	beq.w	80048c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800471e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00b      	beq.n	8004742 <HAL_UART_IRQHandler+0xae>
 800472a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800472e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d005      	beq.n	8004742 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	f043 0201 	orr.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00b      	beq.n	8004766 <HAL_UART_IRQHandler+0xd2>
 800474e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d005      	beq.n	8004766 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475e:	f043 0202 	orr.w	r2, r3, #2
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00b      	beq.n	800478a <HAL_UART_IRQHandler+0xf6>
 8004772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d005      	beq.n	800478a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004782:	f043 0204 	orr.w	r2, r3, #4
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800478a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d011      	beq.n	80047ba <HAL_UART_IRQHandler+0x126>
 8004796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d105      	bne.n	80047ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80047a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d005      	beq.n	80047ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b2:	f043 0208 	orr.w	r2, r3, #8
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 81f2 	beq.w	8004ba8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c8:	f003 0320 	and.w	r3, r3, #32
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_UART_IRQHandler+0x14e>
 80047d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 fb1e 	bl	8004e1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bf14      	ite	ne
 80047f0:	2301      	movne	r3, #1
 80047f2:	2300      	moveq	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fe:	f003 0308 	and.w	r3, r3, #8
 8004802:	2b00      	cmp	r3, #0
 8004804:	d103      	bne.n	800480e <HAL_UART_IRQHandler+0x17a>
 8004806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800480a:	2b00      	cmp	r3, #0
 800480c:	d04f      	beq.n	80048ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fa28 	bl	8004c64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800481e:	2b00      	cmp	r3, #0
 8004820:	d041      	beq.n	80048a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3314      	adds	r3, #20
 8004828:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004838:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800483c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004840:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3314      	adds	r3, #20
 800484a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800484e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004852:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004856:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800485a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800485e:	e841 2300 	strex	r3, r2, [r1]
 8004862:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004866:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1d9      	bne.n	8004822 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d013      	beq.n	800489e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487a:	4a7e      	ldr	r2, [pc, #504]	; (8004a74 <HAL_UART_IRQHandler+0x3e0>)
 800487c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004882:	4618      	mov	r0, r3
 8004884:	f7fd fde0 	bl	8002448 <HAL_DMA_Abort_IT>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d016      	beq.n	80048bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004898:	4610      	mov	r0, r2
 800489a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800489c:	e00e      	b.n	80048bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f993 	bl	8004bca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a4:	e00a      	b.n	80048bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f98f 	bl	8004bca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ac:	e006      	b.n	80048bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f98b 	bl	8004bca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80048ba:	e175      	b.n	8004ba8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048bc:	bf00      	nop
    return;
 80048be:	e173      	b.n	8004ba8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	f040 814f 	bne.w	8004b68 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80048ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048ce:	f003 0310 	and.w	r3, r3, #16
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8148 	beq.w	8004b68 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80048d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048dc:	f003 0310 	and.w	r3, r3, #16
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 8141 	beq.w	8004b68 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048e6:	2300      	movs	r3, #0
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	60bb      	str	r3, [r7, #8]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	60bb      	str	r3, [r7, #8]
 80048fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004906:	2b00      	cmp	r3, #0
 8004908:	f000 80b6 	beq.w	8004a78 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004918:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800491c:	2b00      	cmp	r3, #0
 800491e:	f000 8145 	beq.w	8004bac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004926:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800492a:	429a      	cmp	r2, r3
 800492c:	f080 813e 	bcs.w	8004bac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004936:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	2b20      	cmp	r3, #32
 8004940:	f000 8088 	beq.w	8004a54 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004952:	e853 3f00 	ldrex	r3, [r3]
 8004956:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800495a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800495e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004962:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	330c      	adds	r3, #12
 800496c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004970:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004974:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800497c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004980:	e841 2300 	strex	r3, r2, [r1]
 8004984:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004988:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1d9      	bne.n	8004944 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3314      	adds	r3, #20
 8004996:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004998:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800499a:	e853 3f00 	ldrex	r3, [r3]
 800499e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80049a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049a2:	f023 0301 	bic.w	r3, r3, #1
 80049a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3314      	adds	r3, #20
 80049b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80049b4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80049b8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80049bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80049c0:	e841 2300 	strex	r3, r2, [r1]
 80049c4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80049c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e1      	bne.n	8004990 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3314      	adds	r3, #20
 80049d2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049d6:	e853 3f00 	ldrex	r3, [r3]
 80049da:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80049dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	3314      	adds	r3, #20
 80049ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80049f0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049f6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80049f8:	e841 2300 	strex	r3, r2, [r1]
 80049fc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80049fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1e3      	bne.n	80049cc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a1c:	e853 3f00 	ldrex	r3, [r3]
 8004a20:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a24:	f023 0310 	bic.w	r3, r3, #16
 8004a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	330c      	adds	r3, #12
 8004a32:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004a36:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a38:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a3c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e3      	bne.n	8004a12 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fd fcbf 	bl	80023d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	4619      	mov	r1, r3
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f8b6 	bl	8004bdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a70:	e09c      	b.n	8004bac <HAL_UART_IRQHandler+0x518>
 8004a72:	bf00      	nop
 8004a74:	08004d29 	.word	0x08004d29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 808e 	beq.w	8004bb0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 8089 	beq.w	8004bb0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	330c      	adds	r3, #12
 8004aa4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	e853 3f00 	ldrex	r3, [r3]
 8004aac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ab4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	330c      	adds	r3, #12
 8004abe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004ac2:	647a      	str	r2, [r7, #68]	; 0x44
 8004ac4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ac8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004aca:	e841 2300 	strex	r3, r2, [r1]
 8004ace:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1e3      	bne.n	8004a9e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	3314      	adds	r3, #20
 8004adc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	e853 3f00 	ldrex	r3, [r3]
 8004ae4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3314      	adds	r3, #20
 8004af6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004afa:	633a      	str	r2, [r7, #48]	; 0x30
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b02:	e841 2300 	strex	r3, r2, [r1]
 8004b06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1e3      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	330c      	adds	r3, #12
 8004b22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0310 	bic.w	r3, r3, #16
 8004b32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	330c      	adds	r3, #12
 8004b3c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004b40:	61fa      	str	r2, [r7, #28]
 8004b42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	69b9      	ldr	r1, [r7, #24]
 8004b46:	69fa      	ldr	r2, [r7, #28]
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e3      	bne.n	8004b1c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b5e:	4619      	mov	r1, r3
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f83b 	bl	8004bdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b66:	e023      	b.n	8004bb0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d009      	beq.n	8004b88 <HAL_UART_IRQHandler+0x4f4>
 8004b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f8e5 	bl	8004d50 <UART_Transmit_IT>
    return;
 8004b86:	e014      	b.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00e      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
 8004b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d008      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f924 	bl	8004dee <UART_EndTransmit_IT>
    return;
 8004ba6:	e004      	b.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
    return;
 8004ba8:	bf00      	nop
 8004baa:	e002      	b.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
      return;
 8004bac:	bf00      	nop
 8004bae:	e000      	b.n	8004bb2 <HAL_UART_IRQHandler+0x51e>
      return;
 8004bb0:	bf00      	nop
  }
}
 8004bb2:	37e8      	adds	r7, #232	; 0xe8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr

08004bca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr

08004bdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	460b      	mov	r3, r1
 8004be6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr

08004bf2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	60f8      	str	r0, [r7, #12]
 8004bfa:	60b9      	str	r1, [r7, #8]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	88fa      	ldrh	r2, [r7, #6]
 8004c0a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	88fa      	ldrh	r2, [r7, #6]
 8004c10:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2222      	movs	r2, #34	; 0x22
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c36:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695a      	ldr	r2, [r3, #20]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0220 	orr.w	r2, r2, #32
 8004c56:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bc80      	pop	{r7}
 8004c62:	4770      	bx	lr

08004c64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b095      	sub	sp, #84	; 0x54
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	330c      	adds	r3, #12
 8004c72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c76:	e853 3f00 	ldrex	r3, [r3]
 8004c7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	330c      	adds	r3, #12
 8004c8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c8c:	643a      	str	r2, [r7, #64]	; 0x40
 8004c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c94:	e841 2300 	strex	r3, r2, [r1]
 8004c98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1e5      	bne.n	8004c6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3314      	adds	r3, #20
 8004ca6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f023 0301 	bic.w	r3, r3, #1
 8004cb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3314      	adds	r3, #20
 8004cbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e5      	bne.n	8004ca0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d119      	bne.n	8004d10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f023 0310 	bic.w	r3, r3, #16
 8004cf2:	647b      	str	r3, [r7, #68]	; 0x44
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	330c      	adds	r3, #12
 8004cfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cfc:	61ba      	str	r2, [r7, #24]
 8004cfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d00:	6979      	ldr	r1, [r7, #20]
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	e841 2300 	strex	r3, r2, [r1]
 8004d08:	613b      	str	r3, [r7, #16]
   return(result);
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1e5      	bne.n	8004cdc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d1e:	bf00      	nop
 8004d20:	3754      	adds	r7, #84	; 0x54
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr

08004d28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f7ff ff41 	bl	8004bca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d48:	bf00      	nop
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b21      	cmp	r3, #33	; 0x21
 8004d62:	d13e      	bne.n	8004de2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d6c:	d114      	bne.n	8004d98 <UART_Transmit_IT+0x48>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d110      	bne.n	8004d98 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	881b      	ldrh	r3, [r3, #0]
 8004d80:	461a      	mov	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	1c9a      	adds	r2, r3, #2
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	621a      	str	r2, [r3, #32]
 8004d96:	e008      	b.n	8004daa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	1c59      	adds	r1, r3, #1
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6211      	str	r1, [r2, #32]
 8004da2:	781a      	ldrb	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	4619      	mov	r1, r3
 8004db8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10f      	bne.n	8004dde <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	68da      	ldr	r2, [r3, #12]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ddc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	e000      	b.n	8004de4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004de2:	2302      	movs	r3, #2
  }
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr

08004dee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b082      	sub	sp, #8
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68da      	ldr	r2, [r3, #12]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7ff fed2 	bl	8004bb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b08c      	sub	sp, #48	; 0x30
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b22      	cmp	r3, #34	; 0x22
 8004e30:	f040 80ae 	bne.w	8004f90 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3c:	d117      	bne.n	8004e6e <UART_Receive_IT+0x50>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d113      	bne.n	8004e6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e66:	1c9a      	adds	r2, r3, #2
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	629a      	str	r2, [r3, #40]	; 0x28
 8004e6c:	e026      	b.n	8004ebc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e80:	d007      	beq.n	8004e92 <UART_Receive_IT+0x74>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10a      	bne.n	8004ea0 <UART_Receive_IT+0x82>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	e008      	b.n	8004eb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	1c5a      	adds	r2, r3, #1
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	4619      	mov	r1, r3
 8004eca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d15d      	bne.n	8004f8c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68da      	ldr	r2, [r3, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 0220 	bic.w	r2, r2, #32
 8004ede:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0201 	bic.w	r2, r2, #1
 8004efe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d135      	bne.n	8004f82 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	330c      	adds	r3, #12
 8004f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	e853 3f00 	ldrex	r3, [r3]
 8004f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f023 0310 	bic.w	r3, r3, #16
 8004f32:	627b      	str	r3, [r7, #36]	; 0x24
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	330c      	adds	r3, #12
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3c:	623a      	str	r2, [r7, #32]
 8004f3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	69f9      	ldr	r1, [r7, #28]
 8004f42:	6a3a      	ldr	r2, [r7, #32]
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e5      	bne.n	8004f1c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0310 	and.w	r3, r3, #16
 8004f5a:	2b10      	cmp	r3, #16
 8004f5c:	d10a      	bne.n	8004f74 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	60fb      	str	r3, [r7, #12]
 8004f72:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f78:	4619      	mov	r1, r3
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff fe2e 	bl	8004bdc <HAL_UARTEx_RxEventCallback>
 8004f80:	e002      	b.n	8004f88 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fc fe42 	bl	8001c0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	e002      	b.n	8004f92 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	e000      	b.n	8004f92 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f90:	2302      	movs	r3, #2
  }
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3730      	adds	r7, #48	; 0x30
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004fd6:	f023 030c 	bic.w	r3, r3, #12
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6812      	ldr	r2, [r2, #0]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	430b      	orrs	r3, r1
 8004fe2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	695b      	ldr	r3, [r3, #20]
 8004fea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a2c      	ldr	r2, [pc, #176]	; (80050b0 <UART_SetConfig+0x114>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d103      	bne.n	800500c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005004:	f7fe fcc6 	bl	8003994 <HAL_RCC_GetPCLK2Freq>
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	e002      	b.n	8005012 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800500c:	f7fe fcae 	bl	800396c <HAL_RCC_GetPCLK1Freq>
 8005010:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	009a      	lsls	r2, r3, #2
 800501c:	441a      	add	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	4a22      	ldr	r2, [pc, #136]	; (80050b4 <UART_SetConfig+0x118>)
 800502a:	fba2 2303 	umull	r2, r3, r2, r3
 800502e:	095b      	lsrs	r3, r3, #5
 8005030:	0119      	lsls	r1, r3, #4
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009a      	lsls	r2, r3, #2
 800503c:	441a      	add	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	fbb2 f2f3 	udiv	r2, r2, r3
 8005048:	4b1a      	ldr	r3, [pc, #104]	; (80050b4 <UART_SetConfig+0x118>)
 800504a:	fba3 0302 	umull	r0, r3, r3, r2
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	2064      	movs	r0, #100	; 0x64
 8005052:	fb00 f303 	mul.w	r3, r0, r3
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	011b      	lsls	r3, r3, #4
 800505a:	3332      	adds	r3, #50	; 0x32
 800505c:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <UART_SetConfig+0x118>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005068:	4419      	add	r1, r3
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	009a      	lsls	r2, r3, #2
 8005074:	441a      	add	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005080:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <UART_SetConfig+0x118>)
 8005082:	fba3 0302 	umull	r0, r3, r3, r2
 8005086:	095b      	lsrs	r3, r3, #5
 8005088:	2064      	movs	r0, #100	; 0x64
 800508a:	fb00 f303 	mul.w	r3, r0, r3
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	3332      	adds	r3, #50	; 0x32
 8005094:	4a07      	ldr	r2, [pc, #28]	; (80050b4 <UART_SetConfig+0x118>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	f003 020f 	and.w	r2, r3, #15
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	440a      	add	r2, r1
 80050a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050a8:	bf00      	nop
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40013800 	.word	0x40013800
 80050b4:	51eb851f 	.word	0x51eb851f

080050b8 <__cvt>:
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050be:	461f      	mov	r7, r3
 80050c0:	bfbb      	ittet	lt
 80050c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80050c6:	461f      	movlt	r7, r3
 80050c8:	2300      	movge	r3, #0
 80050ca:	232d      	movlt	r3, #45	; 0x2d
 80050cc:	b088      	sub	sp, #32
 80050ce:	4614      	mov	r4, r2
 80050d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80050d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80050d4:	7013      	strb	r3, [r2, #0]
 80050d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80050d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80050dc:	f023 0820 	bic.w	r8, r3, #32
 80050e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050e4:	d005      	beq.n	80050f2 <__cvt+0x3a>
 80050e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050ea:	d100      	bne.n	80050ee <__cvt+0x36>
 80050ec:	3501      	adds	r5, #1
 80050ee:	2302      	movs	r3, #2
 80050f0:	e000      	b.n	80050f4 <__cvt+0x3c>
 80050f2:	2303      	movs	r3, #3
 80050f4:	aa07      	add	r2, sp, #28
 80050f6:	9204      	str	r2, [sp, #16]
 80050f8:	aa06      	add	r2, sp, #24
 80050fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80050fe:	e9cd 3500 	strd	r3, r5, [sp]
 8005102:	4622      	mov	r2, r4
 8005104:	463b      	mov	r3, r7
 8005106:	f000 fe7f 	bl	8005e08 <_dtoa_r>
 800510a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800510e:	4606      	mov	r6, r0
 8005110:	d102      	bne.n	8005118 <__cvt+0x60>
 8005112:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005114:	07db      	lsls	r3, r3, #31
 8005116:	d522      	bpl.n	800515e <__cvt+0xa6>
 8005118:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800511c:	eb06 0905 	add.w	r9, r6, r5
 8005120:	d110      	bne.n	8005144 <__cvt+0x8c>
 8005122:	7833      	ldrb	r3, [r6, #0]
 8005124:	2b30      	cmp	r3, #48	; 0x30
 8005126:	d10a      	bne.n	800513e <__cvt+0x86>
 8005128:	2200      	movs	r2, #0
 800512a:	2300      	movs	r3, #0
 800512c:	4620      	mov	r0, r4
 800512e:	4639      	mov	r1, r7
 8005130:	f7fb fc3a 	bl	80009a8 <__aeabi_dcmpeq>
 8005134:	b918      	cbnz	r0, 800513e <__cvt+0x86>
 8005136:	f1c5 0501 	rsb	r5, r5, #1
 800513a:	f8ca 5000 	str.w	r5, [sl]
 800513e:	f8da 3000 	ldr.w	r3, [sl]
 8005142:	4499      	add	r9, r3
 8005144:	2200      	movs	r2, #0
 8005146:	2300      	movs	r3, #0
 8005148:	4620      	mov	r0, r4
 800514a:	4639      	mov	r1, r7
 800514c:	f7fb fc2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005150:	b108      	cbz	r0, 8005156 <__cvt+0x9e>
 8005152:	f8cd 901c 	str.w	r9, [sp, #28]
 8005156:	2230      	movs	r2, #48	; 0x30
 8005158:	9b07      	ldr	r3, [sp, #28]
 800515a:	454b      	cmp	r3, r9
 800515c:	d307      	bcc.n	800516e <__cvt+0xb6>
 800515e:	4630      	mov	r0, r6
 8005160:	9b07      	ldr	r3, [sp, #28]
 8005162:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005164:	1b9b      	subs	r3, r3, r6
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	b008      	add	sp, #32
 800516a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800516e:	1c59      	adds	r1, r3, #1
 8005170:	9107      	str	r1, [sp, #28]
 8005172:	701a      	strb	r2, [r3, #0]
 8005174:	e7f0      	b.n	8005158 <__cvt+0xa0>

08005176 <__exponent>:
 8005176:	4603      	mov	r3, r0
 8005178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800517a:	2900      	cmp	r1, #0
 800517c:	f803 2b02 	strb.w	r2, [r3], #2
 8005180:	bfb6      	itet	lt
 8005182:	222d      	movlt	r2, #45	; 0x2d
 8005184:	222b      	movge	r2, #43	; 0x2b
 8005186:	4249      	neglt	r1, r1
 8005188:	2909      	cmp	r1, #9
 800518a:	7042      	strb	r2, [r0, #1]
 800518c:	dd2a      	ble.n	80051e4 <__exponent+0x6e>
 800518e:	f10d 0207 	add.w	r2, sp, #7
 8005192:	4617      	mov	r7, r2
 8005194:	260a      	movs	r6, #10
 8005196:	fb91 f5f6 	sdiv	r5, r1, r6
 800519a:	4694      	mov	ip, r2
 800519c:	fb06 1415 	mls	r4, r6, r5, r1
 80051a0:	3430      	adds	r4, #48	; 0x30
 80051a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80051a6:	460c      	mov	r4, r1
 80051a8:	2c63      	cmp	r4, #99	; 0x63
 80051aa:	4629      	mov	r1, r5
 80051ac:	f102 32ff 	add.w	r2, r2, #4294967295
 80051b0:	dcf1      	bgt.n	8005196 <__exponent+0x20>
 80051b2:	3130      	adds	r1, #48	; 0x30
 80051b4:	f1ac 0402 	sub.w	r4, ip, #2
 80051b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80051bc:	4622      	mov	r2, r4
 80051be:	1c41      	adds	r1, r0, #1
 80051c0:	42ba      	cmp	r2, r7
 80051c2:	d30a      	bcc.n	80051da <__exponent+0x64>
 80051c4:	f10d 0209 	add.w	r2, sp, #9
 80051c8:	eba2 020c 	sub.w	r2, r2, ip
 80051cc:	42bc      	cmp	r4, r7
 80051ce:	bf88      	it	hi
 80051d0:	2200      	movhi	r2, #0
 80051d2:	4413      	add	r3, r2
 80051d4:	1a18      	subs	r0, r3, r0
 80051d6:	b003      	add	sp, #12
 80051d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80051de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80051e2:	e7ed      	b.n	80051c0 <__exponent+0x4a>
 80051e4:	2330      	movs	r3, #48	; 0x30
 80051e6:	3130      	adds	r1, #48	; 0x30
 80051e8:	7083      	strb	r3, [r0, #2]
 80051ea:	70c1      	strb	r1, [r0, #3]
 80051ec:	1d03      	adds	r3, r0, #4
 80051ee:	e7f1      	b.n	80051d4 <__exponent+0x5e>

080051f0 <_printf_float>:
 80051f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f4:	b091      	sub	sp, #68	; 0x44
 80051f6:	460c      	mov	r4, r1
 80051f8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80051fc:	4616      	mov	r6, r2
 80051fe:	461f      	mov	r7, r3
 8005200:	4605      	mov	r5, r0
 8005202:	f000 fce5 	bl	8005bd0 <_localeconv_r>
 8005206:	6803      	ldr	r3, [r0, #0]
 8005208:	4618      	mov	r0, r3
 800520a:	9309      	str	r3, [sp, #36]	; 0x24
 800520c:	f7fa ffa0 	bl	8000150 <strlen>
 8005210:	2300      	movs	r3, #0
 8005212:	930e      	str	r3, [sp, #56]	; 0x38
 8005214:	f8d8 3000 	ldr.w	r3, [r8]
 8005218:	900a      	str	r0, [sp, #40]	; 0x28
 800521a:	3307      	adds	r3, #7
 800521c:	f023 0307 	bic.w	r3, r3, #7
 8005220:	f103 0208 	add.w	r2, r3, #8
 8005224:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005228:	f8d4 b000 	ldr.w	fp, [r4]
 800522c:	f8c8 2000 	str.w	r2, [r8]
 8005230:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005234:	4652      	mov	r2, sl
 8005236:	4643      	mov	r3, r8
 8005238:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800523c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005240:	930b      	str	r3, [sp, #44]	; 0x2c
 8005242:	f04f 32ff 	mov.w	r2, #4294967295
 8005246:	4650      	mov	r0, sl
 8005248:	4b9c      	ldr	r3, [pc, #624]	; (80054bc <_printf_float+0x2cc>)
 800524a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800524c:	f7fb fbde 	bl	8000a0c <__aeabi_dcmpun>
 8005250:	bb70      	cbnz	r0, 80052b0 <_printf_float+0xc0>
 8005252:	f04f 32ff 	mov.w	r2, #4294967295
 8005256:	4650      	mov	r0, sl
 8005258:	4b98      	ldr	r3, [pc, #608]	; (80054bc <_printf_float+0x2cc>)
 800525a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800525c:	f7fb fbb8 	bl	80009d0 <__aeabi_dcmple>
 8005260:	bb30      	cbnz	r0, 80052b0 <_printf_float+0xc0>
 8005262:	2200      	movs	r2, #0
 8005264:	2300      	movs	r3, #0
 8005266:	4650      	mov	r0, sl
 8005268:	4641      	mov	r1, r8
 800526a:	f7fb fba7 	bl	80009bc <__aeabi_dcmplt>
 800526e:	b110      	cbz	r0, 8005276 <_printf_float+0x86>
 8005270:	232d      	movs	r3, #45	; 0x2d
 8005272:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005276:	4a92      	ldr	r2, [pc, #584]	; (80054c0 <_printf_float+0x2d0>)
 8005278:	4b92      	ldr	r3, [pc, #584]	; (80054c4 <_printf_float+0x2d4>)
 800527a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800527e:	bf94      	ite	ls
 8005280:	4690      	movls	r8, r2
 8005282:	4698      	movhi	r8, r3
 8005284:	2303      	movs	r3, #3
 8005286:	f04f 0a00 	mov.w	sl, #0
 800528a:	6123      	str	r3, [r4, #16]
 800528c:	f02b 0304 	bic.w	r3, fp, #4
 8005290:	6023      	str	r3, [r4, #0]
 8005292:	4633      	mov	r3, r6
 8005294:	4621      	mov	r1, r4
 8005296:	4628      	mov	r0, r5
 8005298:	9700      	str	r7, [sp, #0]
 800529a:	aa0f      	add	r2, sp, #60	; 0x3c
 800529c:	f000 f9d6 	bl	800564c <_printf_common>
 80052a0:	3001      	adds	r0, #1
 80052a2:	f040 8090 	bne.w	80053c6 <_printf_float+0x1d6>
 80052a6:	f04f 30ff 	mov.w	r0, #4294967295
 80052aa:	b011      	add	sp, #68	; 0x44
 80052ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052b0:	4652      	mov	r2, sl
 80052b2:	4643      	mov	r3, r8
 80052b4:	4650      	mov	r0, sl
 80052b6:	4641      	mov	r1, r8
 80052b8:	f7fb fba8 	bl	8000a0c <__aeabi_dcmpun>
 80052bc:	b148      	cbz	r0, 80052d2 <_printf_float+0xe2>
 80052be:	f1b8 0f00 	cmp.w	r8, #0
 80052c2:	bfb8      	it	lt
 80052c4:	232d      	movlt	r3, #45	; 0x2d
 80052c6:	4a80      	ldr	r2, [pc, #512]	; (80054c8 <_printf_float+0x2d8>)
 80052c8:	bfb8      	it	lt
 80052ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052ce:	4b7f      	ldr	r3, [pc, #508]	; (80054cc <_printf_float+0x2dc>)
 80052d0:	e7d3      	b.n	800527a <_printf_float+0x8a>
 80052d2:	6863      	ldr	r3, [r4, #4]
 80052d4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	d142      	bne.n	8005362 <_printf_float+0x172>
 80052dc:	2306      	movs	r3, #6
 80052de:	6063      	str	r3, [r4, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	9206      	str	r2, [sp, #24]
 80052e4:	aa0e      	add	r2, sp, #56	; 0x38
 80052e6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80052ea:	aa0d      	add	r2, sp, #52	; 0x34
 80052ec:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80052f0:	9203      	str	r2, [sp, #12]
 80052f2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80052f6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80052fa:	6023      	str	r3, [r4, #0]
 80052fc:	6863      	ldr	r3, [r4, #4]
 80052fe:	4652      	mov	r2, sl
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	4628      	mov	r0, r5
 8005304:	4643      	mov	r3, r8
 8005306:	910b      	str	r1, [sp, #44]	; 0x2c
 8005308:	f7ff fed6 	bl	80050b8 <__cvt>
 800530c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800530e:	4680      	mov	r8, r0
 8005310:	2947      	cmp	r1, #71	; 0x47
 8005312:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005314:	d108      	bne.n	8005328 <_printf_float+0x138>
 8005316:	1cc8      	adds	r0, r1, #3
 8005318:	db02      	blt.n	8005320 <_printf_float+0x130>
 800531a:	6863      	ldr	r3, [r4, #4]
 800531c:	4299      	cmp	r1, r3
 800531e:	dd40      	ble.n	80053a2 <_printf_float+0x1b2>
 8005320:	f1a9 0902 	sub.w	r9, r9, #2
 8005324:	fa5f f989 	uxtb.w	r9, r9
 8005328:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800532c:	d81f      	bhi.n	800536e <_printf_float+0x17e>
 800532e:	464a      	mov	r2, r9
 8005330:	3901      	subs	r1, #1
 8005332:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005336:	910d      	str	r1, [sp, #52]	; 0x34
 8005338:	f7ff ff1d 	bl	8005176 <__exponent>
 800533c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800533e:	4682      	mov	sl, r0
 8005340:	1813      	adds	r3, r2, r0
 8005342:	2a01      	cmp	r2, #1
 8005344:	6123      	str	r3, [r4, #16]
 8005346:	dc02      	bgt.n	800534e <_printf_float+0x15e>
 8005348:	6822      	ldr	r2, [r4, #0]
 800534a:	07d2      	lsls	r2, r2, #31
 800534c:	d501      	bpl.n	8005352 <_printf_float+0x162>
 800534e:	3301      	adds	r3, #1
 8005350:	6123      	str	r3, [r4, #16]
 8005352:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005356:	2b00      	cmp	r3, #0
 8005358:	d09b      	beq.n	8005292 <_printf_float+0xa2>
 800535a:	232d      	movs	r3, #45	; 0x2d
 800535c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005360:	e797      	b.n	8005292 <_printf_float+0xa2>
 8005362:	2947      	cmp	r1, #71	; 0x47
 8005364:	d1bc      	bne.n	80052e0 <_printf_float+0xf0>
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1ba      	bne.n	80052e0 <_printf_float+0xf0>
 800536a:	2301      	movs	r3, #1
 800536c:	e7b7      	b.n	80052de <_printf_float+0xee>
 800536e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005372:	d118      	bne.n	80053a6 <_printf_float+0x1b6>
 8005374:	2900      	cmp	r1, #0
 8005376:	6863      	ldr	r3, [r4, #4]
 8005378:	dd0b      	ble.n	8005392 <_printf_float+0x1a2>
 800537a:	6121      	str	r1, [r4, #16]
 800537c:	b913      	cbnz	r3, 8005384 <_printf_float+0x194>
 800537e:	6822      	ldr	r2, [r4, #0]
 8005380:	07d0      	lsls	r0, r2, #31
 8005382:	d502      	bpl.n	800538a <_printf_float+0x19a>
 8005384:	3301      	adds	r3, #1
 8005386:	440b      	add	r3, r1
 8005388:	6123      	str	r3, [r4, #16]
 800538a:	f04f 0a00 	mov.w	sl, #0
 800538e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005390:	e7df      	b.n	8005352 <_printf_float+0x162>
 8005392:	b913      	cbnz	r3, 800539a <_printf_float+0x1aa>
 8005394:	6822      	ldr	r2, [r4, #0]
 8005396:	07d2      	lsls	r2, r2, #31
 8005398:	d501      	bpl.n	800539e <_printf_float+0x1ae>
 800539a:	3302      	adds	r3, #2
 800539c:	e7f4      	b.n	8005388 <_printf_float+0x198>
 800539e:	2301      	movs	r3, #1
 80053a0:	e7f2      	b.n	8005388 <_printf_float+0x198>
 80053a2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80053a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053a8:	4299      	cmp	r1, r3
 80053aa:	db05      	blt.n	80053b8 <_printf_float+0x1c8>
 80053ac:	6823      	ldr	r3, [r4, #0]
 80053ae:	6121      	str	r1, [r4, #16]
 80053b0:	07d8      	lsls	r0, r3, #31
 80053b2:	d5ea      	bpl.n	800538a <_printf_float+0x19a>
 80053b4:	1c4b      	adds	r3, r1, #1
 80053b6:	e7e7      	b.n	8005388 <_printf_float+0x198>
 80053b8:	2900      	cmp	r1, #0
 80053ba:	bfcc      	ite	gt
 80053bc:	2201      	movgt	r2, #1
 80053be:	f1c1 0202 	rsble	r2, r1, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	e7e0      	b.n	8005388 <_printf_float+0x198>
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	055a      	lsls	r2, r3, #21
 80053ca:	d407      	bmi.n	80053dc <_printf_float+0x1ec>
 80053cc:	6923      	ldr	r3, [r4, #16]
 80053ce:	4642      	mov	r2, r8
 80053d0:	4631      	mov	r1, r6
 80053d2:	4628      	mov	r0, r5
 80053d4:	47b8      	blx	r7
 80053d6:	3001      	adds	r0, #1
 80053d8:	d12b      	bne.n	8005432 <_printf_float+0x242>
 80053da:	e764      	b.n	80052a6 <_printf_float+0xb6>
 80053dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80053e0:	f240 80dd 	bls.w	800559e <_printf_float+0x3ae>
 80053e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053e8:	2200      	movs	r2, #0
 80053ea:	2300      	movs	r3, #0
 80053ec:	f7fb fadc 	bl	80009a8 <__aeabi_dcmpeq>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d033      	beq.n	800545c <_printf_float+0x26c>
 80053f4:	2301      	movs	r3, #1
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	4a35      	ldr	r2, [pc, #212]	; (80054d0 <_printf_float+0x2e0>)
 80053fc:	47b8      	blx	r7
 80053fe:	3001      	adds	r0, #1
 8005400:	f43f af51 	beq.w	80052a6 <_printf_float+0xb6>
 8005404:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005408:	429a      	cmp	r2, r3
 800540a:	db02      	blt.n	8005412 <_printf_float+0x222>
 800540c:	6823      	ldr	r3, [r4, #0]
 800540e:	07d8      	lsls	r0, r3, #31
 8005410:	d50f      	bpl.n	8005432 <_printf_float+0x242>
 8005412:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005416:	4631      	mov	r1, r6
 8005418:	4628      	mov	r0, r5
 800541a:	47b8      	blx	r7
 800541c:	3001      	adds	r0, #1
 800541e:	f43f af42 	beq.w	80052a6 <_printf_float+0xb6>
 8005422:	f04f 0800 	mov.w	r8, #0
 8005426:	f104 091a 	add.w	r9, r4, #26
 800542a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800542c:	3b01      	subs	r3, #1
 800542e:	4543      	cmp	r3, r8
 8005430:	dc09      	bgt.n	8005446 <_printf_float+0x256>
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	079b      	lsls	r3, r3, #30
 8005436:	f100 8104 	bmi.w	8005642 <_printf_float+0x452>
 800543a:	68e0      	ldr	r0, [r4, #12]
 800543c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800543e:	4298      	cmp	r0, r3
 8005440:	bfb8      	it	lt
 8005442:	4618      	movlt	r0, r3
 8005444:	e731      	b.n	80052aa <_printf_float+0xba>
 8005446:	2301      	movs	r3, #1
 8005448:	464a      	mov	r2, r9
 800544a:	4631      	mov	r1, r6
 800544c:	4628      	mov	r0, r5
 800544e:	47b8      	blx	r7
 8005450:	3001      	adds	r0, #1
 8005452:	f43f af28 	beq.w	80052a6 <_printf_float+0xb6>
 8005456:	f108 0801 	add.w	r8, r8, #1
 800545a:	e7e6      	b.n	800542a <_printf_float+0x23a>
 800545c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800545e:	2b00      	cmp	r3, #0
 8005460:	dc38      	bgt.n	80054d4 <_printf_float+0x2e4>
 8005462:	2301      	movs	r3, #1
 8005464:	4631      	mov	r1, r6
 8005466:	4628      	mov	r0, r5
 8005468:	4a19      	ldr	r2, [pc, #100]	; (80054d0 <_printf_float+0x2e0>)
 800546a:	47b8      	blx	r7
 800546c:	3001      	adds	r0, #1
 800546e:	f43f af1a 	beq.w	80052a6 <_printf_float+0xb6>
 8005472:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005476:	4313      	orrs	r3, r2
 8005478:	d102      	bne.n	8005480 <_printf_float+0x290>
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	07d9      	lsls	r1, r3, #31
 800547e:	d5d8      	bpl.n	8005432 <_printf_float+0x242>
 8005480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	f43f af0b 	beq.w	80052a6 <_printf_float+0xb6>
 8005490:	f04f 0900 	mov.w	r9, #0
 8005494:	f104 0a1a 	add.w	sl, r4, #26
 8005498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800549a:	425b      	negs	r3, r3
 800549c:	454b      	cmp	r3, r9
 800549e:	dc01      	bgt.n	80054a4 <_printf_float+0x2b4>
 80054a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054a2:	e794      	b.n	80053ce <_printf_float+0x1de>
 80054a4:	2301      	movs	r3, #1
 80054a6:	4652      	mov	r2, sl
 80054a8:	4631      	mov	r1, r6
 80054aa:	4628      	mov	r0, r5
 80054ac:	47b8      	blx	r7
 80054ae:	3001      	adds	r0, #1
 80054b0:	f43f aef9 	beq.w	80052a6 <_printf_float+0xb6>
 80054b4:	f109 0901 	add.w	r9, r9, #1
 80054b8:	e7ee      	b.n	8005498 <_printf_float+0x2a8>
 80054ba:	bf00      	nop
 80054bc:	7fefffff 	.word	0x7fefffff
 80054c0:	08007e7e 	.word	0x08007e7e
 80054c4:	08007e82 	.word	0x08007e82
 80054c8:	08007e86 	.word	0x08007e86
 80054cc:	08007e8a 	.word	0x08007e8a
 80054d0:	08007e8e 	.word	0x08007e8e
 80054d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054d8:	429a      	cmp	r2, r3
 80054da:	bfa8      	it	ge
 80054dc:	461a      	movge	r2, r3
 80054de:	2a00      	cmp	r2, #0
 80054e0:	4691      	mov	r9, r2
 80054e2:	dc37      	bgt.n	8005554 <_printf_float+0x364>
 80054e4:	f04f 0b00 	mov.w	fp, #0
 80054e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054ec:	f104 021a 	add.w	r2, r4, #26
 80054f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80054f4:	ebaa 0309 	sub.w	r3, sl, r9
 80054f8:	455b      	cmp	r3, fp
 80054fa:	dc33      	bgt.n	8005564 <_printf_float+0x374>
 80054fc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005500:	429a      	cmp	r2, r3
 8005502:	db3b      	blt.n	800557c <_printf_float+0x38c>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	07da      	lsls	r2, r3, #31
 8005508:	d438      	bmi.n	800557c <_printf_float+0x38c>
 800550a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800550e:	eba2 0903 	sub.w	r9, r2, r3
 8005512:	eba2 020a 	sub.w	r2, r2, sl
 8005516:	4591      	cmp	r9, r2
 8005518:	bfa8      	it	ge
 800551a:	4691      	movge	r9, r2
 800551c:	f1b9 0f00 	cmp.w	r9, #0
 8005520:	dc34      	bgt.n	800558c <_printf_float+0x39c>
 8005522:	f04f 0800 	mov.w	r8, #0
 8005526:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800552a:	f104 0a1a 	add.w	sl, r4, #26
 800552e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005532:	1a9b      	subs	r3, r3, r2
 8005534:	eba3 0309 	sub.w	r3, r3, r9
 8005538:	4543      	cmp	r3, r8
 800553a:	f77f af7a 	ble.w	8005432 <_printf_float+0x242>
 800553e:	2301      	movs	r3, #1
 8005540:	4652      	mov	r2, sl
 8005542:	4631      	mov	r1, r6
 8005544:	4628      	mov	r0, r5
 8005546:	47b8      	blx	r7
 8005548:	3001      	adds	r0, #1
 800554a:	f43f aeac 	beq.w	80052a6 <_printf_float+0xb6>
 800554e:	f108 0801 	add.w	r8, r8, #1
 8005552:	e7ec      	b.n	800552e <_printf_float+0x33e>
 8005554:	4613      	mov	r3, r2
 8005556:	4631      	mov	r1, r6
 8005558:	4642      	mov	r2, r8
 800555a:	4628      	mov	r0, r5
 800555c:	47b8      	blx	r7
 800555e:	3001      	adds	r0, #1
 8005560:	d1c0      	bne.n	80054e4 <_printf_float+0x2f4>
 8005562:	e6a0      	b.n	80052a6 <_printf_float+0xb6>
 8005564:	2301      	movs	r3, #1
 8005566:	4631      	mov	r1, r6
 8005568:	4628      	mov	r0, r5
 800556a:	920b      	str	r2, [sp, #44]	; 0x2c
 800556c:	47b8      	blx	r7
 800556e:	3001      	adds	r0, #1
 8005570:	f43f ae99 	beq.w	80052a6 <_printf_float+0xb6>
 8005574:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005576:	f10b 0b01 	add.w	fp, fp, #1
 800557a:	e7b9      	b.n	80054f0 <_printf_float+0x300>
 800557c:	4631      	mov	r1, r6
 800557e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005582:	4628      	mov	r0, r5
 8005584:	47b8      	blx	r7
 8005586:	3001      	adds	r0, #1
 8005588:	d1bf      	bne.n	800550a <_printf_float+0x31a>
 800558a:	e68c      	b.n	80052a6 <_printf_float+0xb6>
 800558c:	464b      	mov	r3, r9
 800558e:	4631      	mov	r1, r6
 8005590:	4628      	mov	r0, r5
 8005592:	eb08 020a 	add.w	r2, r8, sl
 8005596:	47b8      	blx	r7
 8005598:	3001      	adds	r0, #1
 800559a:	d1c2      	bne.n	8005522 <_printf_float+0x332>
 800559c:	e683      	b.n	80052a6 <_printf_float+0xb6>
 800559e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055a0:	2a01      	cmp	r2, #1
 80055a2:	dc01      	bgt.n	80055a8 <_printf_float+0x3b8>
 80055a4:	07db      	lsls	r3, r3, #31
 80055a6:	d539      	bpl.n	800561c <_printf_float+0x42c>
 80055a8:	2301      	movs	r3, #1
 80055aa:	4642      	mov	r2, r8
 80055ac:	4631      	mov	r1, r6
 80055ae:	4628      	mov	r0, r5
 80055b0:	47b8      	blx	r7
 80055b2:	3001      	adds	r0, #1
 80055b4:	f43f ae77 	beq.w	80052a6 <_printf_float+0xb6>
 80055b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055bc:	4631      	mov	r1, r6
 80055be:	4628      	mov	r0, r5
 80055c0:	47b8      	blx	r7
 80055c2:	3001      	adds	r0, #1
 80055c4:	f43f ae6f 	beq.w	80052a6 <_printf_float+0xb6>
 80055c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055cc:	2200      	movs	r2, #0
 80055ce:	2300      	movs	r3, #0
 80055d0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80055d4:	f7fb f9e8 	bl	80009a8 <__aeabi_dcmpeq>
 80055d8:	b9d8      	cbnz	r0, 8005612 <_printf_float+0x422>
 80055da:	f109 33ff 	add.w	r3, r9, #4294967295
 80055de:	f108 0201 	add.w	r2, r8, #1
 80055e2:	4631      	mov	r1, r6
 80055e4:	4628      	mov	r0, r5
 80055e6:	47b8      	blx	r7
 80055e8:	3001      	adds	r0, #1
 80055ea:	d10e      	bne.n	800560a <_printf_float+0x41a>
 80055ec:	e65b      	b.n	80052a6 <_printf_float+0xb6>
 80055ee:	2301      	movs	r3, #1
 80055f0:	464a      	mov	r2, r9
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f ae54 	beq.w	80052a6 <_printf_float+0xb6>
 80055fe:	f108 0801 	add.w	r8, r8, #1
 8005602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005604:	3b01      	subs	r3, #1
 8005606:	4543      	cmp	r3, r8
 8005608:	dcf1      	bgt.n	80055ee <_printf_float+0x3fe>
 800560a:	4653      	mov	r3, sl
 800560c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005610:	e6de      	b.n	80053d0 <_printf_float+0x1e0>
 8005612:	f04f 0800 	mov.w	r8, #0
 8005616:	f104 091a 	add.w	r9, r4, #26
 800561a:	e7f2      	b.n	8005602 <_printf_float+0x412>
 800561c:	2301      	movs	r3, #1
 800561e:	4642      	mov	r2, r8
 8005620:	e7df      	b.n	80055e2 <_printf_float+0x3f2>
 8005622:	2301      	movs	r3, #1
 8005624:	464a      	mov	r2, r9
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f ae3a 	beq.w	80052a6 <_printf_float+0xb6>
 8005632:	f108 0801 	add.w	r8, r8, #1
 8005636:	68e3      	ldr	r3, [r4, #12]
 8005638:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800563a:	1a5b      	subs	r3, r3, r1
 800563c:	4543      	cmp	r3, r8
 800563e:	dcf0      	bgt.n	8005622 <_printf_float+0x432>
 8005640:	e6fb      	b.n	800543a <_printf_float+0x24a>
 8005642:	f04f 0800 	mov.w	r8, #0
 8005646:	f104 0919 	add.w	r9, r4, #25
 800564a:	e7f4      	b.n	8005636 <_printf_float+0x446>

0800564c <_printf_common>:
 800564c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005650:	4616      	mov	r6, r2
 8005652:	4699      	mov	r9, r3
 8005654:	688a      	ldr	r2, [r1, #8]
 8005656:	690b      	ldr	r3, [r1, #16]
 8005658:	4607      	mov	r7, r0
 800565a:	4293      	cmp	r3, r2
 800565c:	bfb8      	it	lt
 800565e:	4613      	movlt	r3, r2
 8005660:	6033      	str	r3, [r6, #0]
 8005662:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005666:	460c      	mov	r4, r1
 8005668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800566c:	b10a      	cbz	r2, 8005672 <_printf_common+0x26>
 800566e:	3301      	adds	r3, #1
 8005670:	6033      	str	r3, [r6, #0]
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	0699      	lsls	r1, r3, #26
 8005676:	bf42      	ittt	mi
 8005678:	6833      	ldrmi	r3, [r6, #0]
 800567a:	3302      	addmi	r3, #2
 800567c:	6033      	strmi	r3, [r6, #0]
 800567e:	6825      	ldr	r5, [r4, #0]
 8005680:	f015 0506 	ands.w	r5, r5, #6
 8005684:	d106      	bne.n	8005694 <_printf_common+0x48>
 8005686:	f104 0a19 	add.w	sl, r4, #25
 800568a:	68e3      	ldr	r3, [r4, #12]
 800568c:	6832      	ldr	r2, [r6, #0]
 800568e:	1a9b      	subs	r3, r3, r2
 8005690:	42ab      	cmp	r3, r5
 8005692:	dc2b      	bgt.n	80056ec <_printf_common+0xa0>
 8005694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005698:	1e13      	subs	r3, r2, #0
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	bf18      	it	ne
 800569e:	2301      	movne	r3, #1
 80056a0:	0692      	lsls	r2, r2, #26
 80056a2:	d430      	bmi.n	8005706 <_printf_common+0xba>
 80056a4:	4649      	mov	r1, r9
 80056a6:	4638      	mov	r0, r7
 80056a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d023      	beq.n	80056fa <_printf_common+0xae>
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	6922      	ldr	r2, [r4, #16]
 80056b6:	f003 0306 	and.w	r3, r3, #6
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	bf14      	ite	ne
 80056be:	2500      	movne	r5, #0
 80056c0:	6833      	ldreq	r3, [r6, #0]
 80056c2:	f04f 0600 	mov.w	r6, #0
 80056c6:	bf08      	it	eq
 80056c8:	68e5      	ldreq	r5, [r4, #12]
 80056ca:	f104 041a 	add.w	r4, r4, #26
 80056ce:	bf08      	it	eq
 80056d0:	1aed      	subeq	r5, r5, r3
 80056d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80056d6:	bf08      	it	eq
 80056d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056dc:	4293      	cmp	r3, r2
 80056de:	bfc4      	itt	gt
 80056e0:	1a9b      	subgt	r3, r3, r2
 80056e2:	18ed      	addgt	r5, r5, r3
 80056e4:	42b5      	cmp	r5, r6
 80056e6:	d11a      	bne.n	800571e <_printf_common+0xd2>
 80056e8:	2000      	movs	r0, #0
 80056ea:	e008      	b.n	80056fe <_printf_common+0xb2>
 80056ec:	2301      	movs	r3, #1
 80056ee:	4652      	mov	r2, sl
 80056f0:	4649      	mov	r1, r9
 80056f2:	4638      	mov	r0, r7
 80056f4:	47c0      	blx	r8
 80056f6:	3001      	adds	r0, #1
 80056f8:	d103      	bne.n	8005702 <_printf_common+0xb6>
 80056fa:	f04f 30ff 	mov.w	r0, #4294967295
 80056fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005702:	3501      	adds	r5, #1
 8005704:	e7c1      	b.n	800568a <_printf_common+0x3e>
 8005706:	2030      	movs	r0, #48	; 0x30
 8005708:	18e1      	adds	r1, r4, r3
 800570a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005714:	4422      	add	r2, r4
 8005716:	3302      	adds	r3, #2
 8005718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800571c:	e7c2      	b.n	80056a4 <_printf_common+0x58>
 800571e:	2301      	movs	r3, #1
 8005720:	4622      	mov	r2, r4
 8005722:	4649      	mov	r1, r9
 8005724:	4638      	mov	r0, r7
 8005726:	47c0      	blx	r8
 8005728:	3001      	adds	r0, #1
 800572a:	d0e6      	beq.n	80056fa <_printf_common+0xae>
 800572c:	3601      	adds	r6, #1
 800572e:	e7d9      	b.n	80056e4 <_printf_common+0x98>

08005730 <_printf_i>:
 8005730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005734:	7e0f      	ldrb	r7, [r1, #24]
 8005736:	4691      	mov	r9, r2
 8005738:	2f78      	cmp	r7, #120	; 0x78
 800573a:	4680      	mov	r8, r0
 800573c:	460c      	mov	r4, r1
 800573e:	469a      	mov	sl, r3
 8005740:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005742:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005746:	d807      	bhi.n	8005758 <_printf_i+0x28>
 8005748:	2f62      	cmp	r7, #98	; 0x62
 800574a:	d80a      	bhi.n	8005762 <_printf_i+0x32>
 800574c:	2f00      	cmp	r7, #0
 800574e:	f000 80d5 	beq.w	80058fc <_printf_i+0x1cc>
 8005752:	2f58      	cmp	r7, #88	; 0x58
 8005754:	f000 80c1 	beq.w	80058da <_printf_i+0x1aa>
 8005758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800575c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005760:	e03a      	b.n	80057d8 <_printf_i+0xa8>
 8005762:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005766:	2b15      	cmp	r3, #21
 8005768:	d8f6      	bhi.n	8005758 <_printf_i+0x28>
 800576a:	a101      	add	r1, pc, #4	; (adr r1, 8005770 <_printf_i+0x40>)
 800576c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005770:	080057c9 	.word	0x080057c9
 8005774:	080057dd 	.word	0x080057dd
 8005778:	08005759 	.word	0x08005759
 800577c:	08005759 	.word	0x08005759
 8005780:	08005759 	.word	0x08005759
 8005784:	08005759 	.word	0x08005759
 8005788:	080057dd 	.word	0x080057dd
 800578c:	08005759 	.word	0x08005759
 8005790:	08005759 	.word	0x08005759
 8005794:	08005759 	.word	0x08005759
 8005798:	08005759 	.word	0x08005759
 800579c:	080058e3 	.word	0x080058e3
 80057a0:	08005809 	.word	0x08005809
 80057a4:	0800589d 	.word	0x0800589d
 80057a8:	08005759 	.word	0x08005759
 80057ac:	08005759 	.word	0x08005759
 80057b0:	08005905 	.word	0x08005905
 80057b4:	08005759 	.word	0x08005759
 80057b8:	08005809 	.word	0x08005809
 80057bc:	08005759 	.word	0x08005759
 80057c0:	08005759 	.word	0x08005759
 80057c4:	080058a5 	.word	0x080058a5
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	1d1a      	adds	r2, r3, #4
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	602a      	str	r2, [r5, #0]
 80057d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057d8:	2301      	movs	r3, #1
 80057da:	e0a0      	b.n	800591e <_printf_i+0x1ee>
 80057dc:	6820      	ldr	r0, [r4, #0]
 80057de:	682b      	ldr	r3, [r5, #0]
 80057e0:	0607      	lsls	r7, r0, #24
 80057e2:	f103 0104 	add.w	r1, r3, #4
 80057e6:	6029      	str	r1, [r5, #0]
 80057e8:	d501      	bpl.n	80057ee <_printf_i+0xbe>
 80057ea:	681e      	ldr	r6, [r3, #0]
 80057ec:	e003      	b.n	80057f6 <_printf_i+0xc6>
 80057ee:	0646      	lsls	r6, r0, #25
 80057f0:	d5fb      	bpl.n	80057ea <_printf_i+0xba>
 80057f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80057f6:	2e00      	cmp	r6, #0
 80057f8:	da03      	bge.n	8005802 <_printf_i+0xd2>
 80057fa:	232d      	movs	r3, #45	; 0x2d
 80057fc:	4276      	negs	r6, r6
 80057fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005802:	230a      	movs	r3, #10
 8005804:	4859      	ldr	r0, [pc, #356]	; (800596c <_printf_i+0x23c>)
 8005806:	e012      	b.n	800582e <_printf_i+0xfe>
 8005808:	682b      	ldr	r3, [r5, #0]
 800580a:	6820      	ldr	r0, [r4, #0]
 800580c:	1d19      	adds	r1, r3, #4
 800580e:	6029      	str	r1, [r5, #0]
 8005810:	0605      	lsls	r5, r0, #24
 8005812:	d501      	bpl.n	8005818 <_printf_i+0xe8>
 8005814:	681e      	ldr	r6, [r3, #0]
 8005816:	e002      	b.n	800581e <_printf_i+0xee>
 8005818:	0641      	lsls	r1, r0, #25
 800581a:	d5fb      	bpl.n	8005814 <_printf_i+0xe4>
 800581c:	881e      	ldrh	r6, [r3, #0]
 800581e:	2f6f      	cmp	r7, #111	; 0x6f
 8005820:	bf0c      	ite	eq
 8005822:	2308      	moveq	r3, #8
 8005824:	230a      	movne	r3, #10
 8005826:	4851      	ldr	r0, [pc, #324]	; (800596c <_printf_i+0x23c>)
 8005828:	2100      	movs	r1, #0
 800582a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800582e:	6865      	ldr	r5, [r4, #4]
 8005830:	2d00      	cmp	r5, #0
 8005832:	bfa8      	it	ge
 8005834:	6821      	ldrge	r1, [r4, #0]
 8005836:	60a5      	str	r5, [r4, #8]
 8005838:	bfa4      	itt	ge
 800583a:	f021 0104 	bicge.w	r1, r1, #4
 800583e:	6021      	strge	r1, [r4, #0]
 8005840:	b90e      	cbnz	r6, 8005846 <_printf_i+0x116>
 8005842:	2d00      	cmp	r5, #0
 8005844:	d04b      	beq.n	80058de <_printf_i+0x1ae>
 8005846:	4615      	mov	r5, r2
 8005848:	fbb6 f1f3 	udiv	r1, r6, r3
 800584c:	fb03 6711 	mls	r7, r3, r1, r6
 8005850:	5dc7      	ldrb	r7, [r0, r7]
 8005852:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005856:	4637      	mov	r7, r6
 8005858:	42bb      	cmp	r3, r7
 800585a:	460e      	mov	r6, r1
 800585c:	d9f4      	bls.n	8005848 <_printf_i+0x118>
 800585e:	2b08      	cmp	r3, #8
 8005860:	d10b      	bne.n	800587a <_printf_i+0x14a>
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	07de      	lsls	r6, r3, #31
 8005866:	d508      	bpl.n	800587a <_printf_i+0x14a>
 8005868:	6923      	ldr	r3, [r4, #16]
 800586a:	6861      	ldr	r1, [r4, #4]
 800586c:	4299      	cmp	r1, r3
 800586e:	bfde      	ittt	le
 8005870:	2330      	movle	r3, #48	; 0x30
 8005872:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005876:	f105 35ff 	addle.w	r5, r5, #4294967295
 800587a:	1b52      	subs	r2, r2, r5
 800587c:	6122      	str	r2, [r4, #16]
 800587e:	464b      	mov	r3, r9
 8005880:	4621      	mov	r1, r4
 8005882:	4640      	mov	r0, r8
 8005884:	f8cd a000 	str.w	sl, [sp]
 8005888:	aa03      	add	r2, sp, #12
 800588a:	f7ff fedf 	bl	800564c <_printf_common>
 800588e:	3001      	adds	r0, #1
 8005890:	d14a      	bne.n	8005928 <_printf_i+0x1f8>
 8005892:	f04f 30ff 	mov.w	r0, #4294967295
 8005896:	b004      	add	sp, #16
 8005898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	f043 0320 	orr.w	r3, r3, #32
 80058a2:	6023      	str	r3, [r4, #0]
 80058a4:	2778      	movs	r7, #120	; 0x78
 80058a6:	4832      	ldr	r0, [pc, #200]	; (8005970 <_printf_i+0x240>)
 80058a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	6829      	ldr	r1, [r5, #0]
 80058b0:	061f      	lsls	r7, r3, #24
 80058b2:	f851 6b04 	ldr.w	r6, [r1], #4
 80058b6:	d402      	bmi.n	80058be <_printf_i+0x18e>
 80058b8:	065f      	lsls	r7, r3, #25
 80058ba:	bf48      	it	mi
 80058bc:	b2b6      	uxthmi	r6, r6
 80058be:	07df      	lsls	r7, r3, #31
 80058c0:	bf48      	it	mi
 80058c2:	f043 0320 	orrmi.w	r3, r3, #32
 80058c6:	6029      	str	r1, [r5, #0]
 80058c8:	bf48      	it	mi
 80058ca:	6023      	strmi	r3, [r4, #0]
 80058cc:	b91e      	cbnz	r6, 80058d6 <_printf_i+0x1a6>
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	f023 0320 	bic.w	r3, r3, #32
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	2310      	movs	r3, #16
 80058d8:	e7a6      	b.n	8005828 <_printf_i+0xf8>
 80058da:	4824      	ldr	r0, [pc, #144]	; (800596c <_printf_i+0x23c>)
 80058dc:	e7e4      	b.n	80058a8 <_printf_i+0x178>
 80058de:	4615      	mov	r5, r2
 80058e0:	e7bd      	b.n	800585e <_printf_i+0x12e>
 80058e2:	682b      	ldr	r3, [r5, #0]
 80058e4:	6826      	ldr	r6, [r4, #0]
 80058e6:	1d18      	adds	r0, r3, #4
 80058e8:	6961      	ldr	r1, [r4, #20]
 80058ea:	6028      	str	r0, [r5, #0]
 80058ec:	0635      	lsls	r5, r6, #24
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	d501      	bpl.n	80058f6 <_printf_i+0x1c6>
 80058f2:	6019      	str	r1, [r3, #0]
 80058f4:	e002      	b.n	80058fc <_printf_i+0x1cc>
 80058f6:	0670      	lsls	r0, r6, #25
 80058f8:	d5fb      	bpl.n	80058f2 <_printf_i+0x1c2>
 80058fa:	8019      	strh	r1, [r3, #0]
 80058fc:	2300      	movs	r3, #0
 80058fe:	4615      	mov	r5, r2
 8005900:	6123      	str	r3, [r4, #16]
 8005902:	e7bc      	b.n	800587e <_printf_i+0x14e>
 8005904:	682b      	ldr	r3, [r5, #0]
 8005906:	2100      	movs	r1, #0
 8005908:	1d1a      	adds	r2, r3, #4
 800590a:	602a      	str	r2, [r5, #0]
 800590c:	681d      	ldr	r5, [r3, #0]
 800590e:	6862      	ldr	r2, [r4, #4]
 8005910:	4628      	mov	r0, r5
 8005912:	f000 f9d4 	bl	8005cbe <memchr>
 8005916:	b108      	cbz	r0, 800591c <_printf_i+0x1ec>
 8005918:	1b40      	subs	r0, r0, r5
 800591a:	6060      	str	r0, [r4, #4]
 800591c:	6863      	ldr	r3, [r4, #4]
 800591e:	6123      	str	r3, [r4, #16]
 8005920:	2300      	movs	r3, #0
 8005922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005926:	e7aa      	b.n	800587e <_printf_i+0x14e>
 8005928:	462a      	mov	r2, r5
 800592a:	4649      	mov	r1, r9
 800592c:	4640      	mov	r0, r8
 800592e:	6923      	ldr	r3, [r4, #16]
 8005930:	47d0      	blx	sl
 8005932:	3001      	adds	r0, #1
 8005934:	d0ad      	beq.n	8005892 <_printf_i+0x162>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	079b      	lsls	r3, r3, #30
 800593a:	d413      	bmi.n	8005964 <_printf_i+0x234>
 800593c:	68e0      	ldr	r0, [r4, #12]
 800593e:	9b03      	ldr	r3, [sp, #12]
 8005940:	4298      	cmp	r0, r3
 8005942:	bfb8      	it	lt
 8005944:	4618      	movlt	r0, r3
 8005946:	e7a6      	b.n	8005896 <_printf_i+0x166>
 8005948:	2301      	movs	r3, #1
 800594a:	4632      	mov	r2, r6
 800594c:	4649      	mov	r1, r9
 800594e:	4640      	mov	r0, r8
 8005950:	47d0      	blx	sl
 8005952:	3001      	adds	r0, #1
 8005954:	d09d      	beq.n	8005892 <_printf_i+0x162>
 8005956:	3501      	adds	r5, #1
 8005958:	68e3      	ldr	r3, [r4, #12]
 800595a:	9903      	ldr	r1, [sp, #12]
 800595c:	1a5b      	subs	r3, r3, r1
 800595e:	42ab      	cmp	r3, r5
 8005960:	dcf2      	bgt.n	8005948 <_printf_i+0x218>
 8005962:	e7eb      	b.n	800593c <_printf_i+0x20c>
 8005964:	2500      	movs	r5, #0
 8005966:	f104 0619 	add.w	r6, r4, #25
 800596a:	e7f5      	b.n	8005958 <_printf_i+0x228>
 800596c:	08007e90 	.word	0x08007e90
 8005970:	08007ea1 	.word	0x08007ea1

08005974 <std>:
 8005974:	2300      	movs	r3, #0
 8005976:	b510      	push	{r4, lr}
 8005978:	4604      	mov	r4, r0
 800597a:	e9c0 3300 	strd	r3, r3, [r0]
 800597e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005982:	6083      	str	r3, [r0, #8]
 8005984:	8181      	strh	r1, [r0, #12]
 8005986:	6643      	str	r3, [r0, #100]	; 0x64
 8005988:	81c2      	strh	r2, [r0, #14]
 800598a:	6183      	str	r3, [r0, #24]
 800598c:	4619      	mov	r1, r3
 800598e:	2208      	movs	r2, #8
 8005990:	305c      	adds	r0, #92	; 0x5c
 8005992:	f000 f914 	bl	8005bbe <memset>
 8005996:	4b0d      	ldr	r3, [pc, #52]	; (80059cc <std+0x58>)
 8005998:	6224      	str	r4, [r4, #32]
 800599a:	6263      	str	r3, [r4, #36]	; 0x24
 800599c:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <std+0x5c>)
 800599e:	62a3      	str	r3, [r4, #40]	; 0x28
 80059a0:	4b0c      	ldr	r3, [pc, #48]	; (80059d4 <std+0x60>)
 80059a2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059a4:	4b0c      	ldr	r3, [pc, #48]	; (80059d8 <std+0x64>)
 80059a6:	6323      	str	r3, [r4, #48]	; 0x30
 80059a8:	4b0c      	ldr	r3, [pc, #48]	; (80059dc <std+0x68>)
 80059aa:	429c      	cmp	r4, r3
 80059ac:	d006      	beq.n	80059bc <std+0x48>
 80059ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80059b2:	4294      	cmp	r4, r2
 80059b4:	d002      	beq.n	80059bc <std+0x48>
 80059b6:	33d0      	adds	r3, #208	; 0xd0
 80059b8:	429c      	cmp	r4, r3
 80059ba:	d105      	bne.n	80059c8 <std+0x54>
 80059bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c4:	f000 b978 	b.w	8005cb8 <__retarget_lock_init_recursive>
 80059c8:	bd10      	pop	{r4, pc}
 80059ca:	bf00      	nop
 80059cc:	08005b39 	.word	0x08005b39
 80059d0:	08005b5b 	.word	0x08005b5b
 80059d4:	08005b93 	.word	0x08005b93
 80059d8:	08005bb7 	.word	0x08005bb7
 80059dc:	200003b8 	.word	0x200003b8

080059e0 <stdio_exit_handler>:
 80059e0:	4a02      	ldr	r2, [pc, #8]	; (80059ec <stdio_exit_handler+0xc>)
 80059e2:	4903      	ldr	r1, [pc, #12]	; (80059f0 <stdio_exit_handler+0x10>)
 80059e4:	4803      	ldr	r0, [pc, #12]	; (80059f4 <stdio_exit_handler+0x14>)
 80059e6:	f000 b869 	b.w	8005abc <_fwalk_sglue>
 80059ea:	bf00      	nop
 80059ec:	2000000c 	.word	0x2000000c
 80059f0:	0800766d 	.word	0x0800766d
 80059f4:	20000018 	.word	0x20000018

080059f8 <cleanup_stdio>:
 80059f8:	6841      	ldr	r1, [r0, #4]
 80059fa:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <cleanup_stdio+0x34>)
 80059fc:	b510      	push	{r4, lr}
 80059fe:	4299      	cmp	r1, r3
 8005a00:	4604      	mov	r4, r0
 8005a02:	d001      	beq.n	8005a08 <cleanup_stdio+0x10>
 8005a04:	f001 fe32 	bl	800766c <_fflush_r>
 8005a08:	68a1      	ldr	r1, [r4, #8]
 8005a0a:	4b09      	ldr	r3, [pc, #36]	; (8005a30 <cleanup_stdio+0x38>)
 8005a0c:	4299      	cmp	r1, r3
 8005a0e:	d002      	beq.n	8005a16 <cleanup_stdio+0x1e>
 8005a10:	4620      	mov	r0, r4
 8005a12:	f001 fe2b 	bl	800766c <_fflush_r>
 8005a16:	68e1      	ldr	r1, [r4, #12]
 8005a18:	4b06      	ldr	r3, [pc, #24]	; (8005a34 <cleanup_stdio+0x3c>)
 8005a1a:	4299      	cmp	r1, r3
 8005a1c:	d004      	beq.n	8005a28 <cleanup_stdio+0x30>
 8005a1e:	4620      	mov	r0, r4
 8005a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a24:	f001 be22 	b.w	800766c <_fflush_r>
 8005a28:	bd10      	pop	{r4, pc}
 8005a2a:	bf00      	nop
 8005a2c:	200003b8 	.word	0x200003b8
 8005a30:	20000420 	.word	0x20000420
 8005a34:	20000488 	.word	0x20000488

08005a38 <global_stdio_init.part.0>:
 8005a38:	b510      	push	{r4, lr}
 8005a3a:	4b0b      	ldr	r3, [pc, #44]	; (8005a68 <global_stdio_init.part.0+0x30>)
 8005a3c:	4c0b      	ldr	r4, [pc, #44]	; (8005a6c <global_stdio_init.part.0+0x34>)
 8005a3e:	4a0c      	ldr	r2, [pc, #48]	; (8005a70 <global_stdio_init.part.0+0x38>)
 8005a40:	4620      	mov	r0, r4
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	2104      	movs	r1, #4
 8005a46:	2200      	movs	r2, #0
 8005a48:	f7ff ff94 	bl	8005974 <std>
 8005a4c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a50:	2201      	movs	r2, #1
 8005a52:	2109      	movs	r1, #9
 8005a54:	f7ff ff8e 	bl	8005974 <std>
 8005a58:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a62:	2112      	movs	r1, #18
 8005a64:	f7ff bf86 	b.w	8005974 <std>
 8005a68:	200004f0 	.word	0x200004f0
 8005a6c:	200003b8 	.word	0x200003b8
 8005a70:	080059e1 	.word	0x080059e1

08005a74 <__sfp_lock_acquire>:
 8005a74:	4801      	ldr	r0, [pc, #4]	; (8005a7c <__sfp_lock_acquire+0x8>)
 8005a76:	f000 b920 	b.w	8005cba <__retarget_lock_acquire_recursive>
 8005a7a:	bf00      	nop
 8005a7c:	200004f9 	.word	0x200004f9

08005a80 <__sfp_lock_release>:
 8005a80:	4801      	ldr	r0, [pc, #4]	; (8005a88 <__sfp_lock_release+0x8>)
 8005a82:	f000 b91b 	b.w	8005cbc <__retarget_lock_release_recursive>
 8005a86:	bf00      	nop
 8005a88:	200004f9 	.word	0x200004f9

08005a8c <__sinit>:
 8005a8c:	b510      	push	{r4, lr}
 8005a8e:	4604      	mov	r4, r0
 8005a90:	f7ff fff0 	bl	8005a74 <__sfp_lock_acquire>
 8005a94:	6a23      	ldr	r3, [r4, #32]
 8005a96:	b11b      	cbz	r3, 8005aa0 <__sinit+0x14>
 8005a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a9c:	f7ff bff0 	b.w	8005a80 <__sfp_lock_release>
 8005aa0:	4b04      	ldr	r3, [pc, #16]	; (8005ab4 <__sinit+0x28>)
 8005aa2:	6223      	str	r3, [r4, #32]
 8005aa4:	4b04      	ldr	r3, [pc, #16]	; (8005ab8 <__sinit+0x2c>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1f5      	bne.n	8005a98 <__sinit+0xc>
 8005aac:	f7ff ffc4 	bl	8005a38 <global_stdio_init.part.0>
 8005ab0:	e7f2      	b.n	8005a98 <__sinit+0xc>
 8005ab2:	bf00      	nop
 8005ab4:	080059f9 	.word	0x080059f9
 8005ab8:	200004f0 	.word	0x200004f0

08005abc <_fwalk_sglue>:
 8005abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ac0:	4607      	mov	r7, r0
 8005ac2:	4688      	mov	r8, r1
 8005ac4:	4614      	mov	r4, r2
 8005ac6:	2600      	movs	r6, #0
 8005ac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005acc:	f1b9 0901 	subs.w	r9, r9, #1
 8005ad0:	d505      	bpl.n	8005ade <_fwalk_sglue+0x22>
 8005ad2:	6824      	ldr	r4, [r4, #0]
 8005ad4:	2c00      	cmp	r4, #0
 8005ad6:	d1f7      	bne.n	8005ac8 <_fwalk_sglue+0xc>
 8005ad8:	4630      	mov	r0, r6
 8005ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ade:	89ab      	ldrh	r3, [r5, #12]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d907      	bls.n	8005af4 <_fwalk_sglue+0x38>
 8005ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	d003      	beq.n	8005af4 <_fwalk_sglue+0x38>
 8005aec:	4629      	mov	r1, r5
 8005aee:	4638      	mov	r0, r7
 8005af0:	47c0      	blx	r8
 8005af2:	4306      	orrs	r6, r0
 8005af4:	3568      	adds	r5, #104	; 0x68
 8005af6:	e7e9      	b.n	8005acc <_fwalk_sglue+0x10>

08005af8 <siprintf>:
 8005af8:	b40e      	push	{r1, r2, r3}
 8005afa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005afe:	b500      	push	{lr}
 8005b00:	b09c      	sub	sp, #112	; 0x70
 8005b02:	ab1d      	add	r3, sp, #116	; 0x74
 8005b04:	9002      	str	r0, [sp, #8]
 8005b06:	9006      	str	r0, [sp, #24]
 8005b08:	9107      	str	r1, [sp, #28]
 8005b0a:	9104      	str	r1, [sp, #16]
 8005b0c:	4808      	ldr	r0, [pc, #32]	; (8005b30 <siprintf+0x38>)
 8005b0e:	4909      	ldr	r1, [pc, #36]	; (8005b34 <siprintf+0x3c>)
 8005b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b14:	9105      	str	r1, [sp, #20]
 8005b16:	6800      	ldr	r0, [r0, #0]
 8005b18:	a902      	add	r1, sp, #8
 8005b1a:	9301      	str	r3, [sp, #4]
 8005b1c:	f001 fc26 	bl	800736c <_svfiprintf_r>
 8005b20:	2200      	movs	r2, #0
 8005b22:	9b02      	ldr	r3, [sp, #8]
 8005b24:	701a      	strb	r2, [r3, #0]
 8005b26:	b01c      	add	sp, #112	; 0x70
 8005b28:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b2c:	b003      	add	sp, #12
 8005b2e:	4770      	bx	lr
 8005b30:	20000064 	.word	0x20000064
 8005b34:	ffff0208 	.word	0xffff0208

08005b38 <__sread>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b40:	f000 f86c 	bl	8005c1c <_read_r>
 8005b44:	2800      	cmp	r0, #0
 8005b46:	bfab      	itete	ge
 8005b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b4c:	181b      	addge	r3, r3, r0
 8005b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005b52:	bfac      	ite	ge
 8005b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8005b56:	81a3      	strhlt	r3, [r4, #12]
 8005b58:	bd10      	pop	{r4, pc}

08005b5a <__swrite>:
 8005b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b5e:	461f      	mov	r7, r3
 8005b60:	898b      	ldrh	r3, [r1, #12]
 8005b62:	4605      	mov	r5, r0
 8005b64:	05db      	lsls	r3, r3, #23
 8005b66:	460c      	mov	r4, r1
 8005b68:	4616      	mov	r6, r2
 8005b6a:	d505      	bpl.n	8005b78 <__swrite+0x1e>
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b74:	f000 f840 	bl	8005bf8 <_lseek_r>
 8005b78:	89a3      	ldrh	r3, [r4, #12]
 8005b7a:	4632      	mov	r2, r6
 8005b7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b80:	81a3      	strh	r3, [r4, #12]
 8005b82:	4628      	mov	r0, r5
 8005b84:	463b      	mov	r3, r7
 8005b86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8e:	f000 b857 	b.w	8005c40 <_write_r>

08005b92 <__sseek>:
 8005b92:	b510      	push	{r4, lr}
 8005b94:	460c      	mov	r4, r1
 8005b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b9a:	f000 f82d 	bl	8005bf8 <_lseek_r>
 8005b9e:	1c43      	adds	r3, r0, #1
 8005ba0:	89a3      	ldrh	r3, [r4, #12]
 8005ba2:	bf15      	itete	ne
 8005ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005bae:	81a3      	strheq	r3, [r4, #12]
 8005bb0:	bf18      	it	ne
 8005bb2:	81a3      	strhne	r3, [r4, #12]
 8005bb4:	bd10      	pop	{r4, pc}

08005bb6 <__sclose>:
 8005bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bba:	f000 b80d 	b.w	8005bd8 <_close_r>

08005bbe <memset>:
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	4402      	add	r2, r0
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d100      	bne.n	8005bc8 <memset+0xa>
 8005bc6:	4770      	bx	lr
 8005bc8:	f803 1b01 	strb.w	r1, [r3], #1
 8005bcc:	e7f9      	b.n	8005bc2 <memset+0x4>
	...

08005bd0 <_localeconv_r>:
 8005bd0:	4800      	ldr	r0, [pc, #0]	; (8005bd4 <_localeconv_r+0x4>)
 8005bd2:	4770      	bx	lr
 8005bd4:	20000158 	.word	0x20000158

08005bd8 <_close_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	2300      	movs	r3, #0
 8005bdc:	4d05      	ldr	r5, [pc, #20]	; (8005bf4 <_close_r+0x1c>)
 8005bde:	4604      	mov	r4, r0
 8005be0:	4608      	mov	r0, r1
 8005be2:	602b      	str	r3, [r5, #0]
 8005be4:	f7fc f9d0 	bl	8001f88 <_close>
 8005be8:	1c43      	adds	r3, r0, #1
 8005bea:	d102      	bne.n	8005bf2 <_close_r+0x1a>
 8005bec:	682b      	ldr	r3, [r5, #0]
 8005bee:	b103      	cbz	r3, 8005bf2 <_close_r+0x1a>
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	bd38      	pop	{r3, r4, r5, pc}
 8005bf4:	200004f4 	.word	0x200004f4

08005bf8 <_lseek_r>:
 8005bf8:	b538      	push	{r3, r4, r5, lr}
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	4608      	mov	r0, r1
 8005bfe:	4611      	mov	r1, r2
 8005c00:	2200      	movs	r2, #0
 8005c02:	4d05      	ldr	r5, [pc, #20]	; (8005c18 <_lseek_r+0x20>)
 8005c04:	602a      	str	r2, [r5, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	f7fc f9e2 	bl	8001fd0 <_lseek>
 8005c0c:	1c43      	adds	r3, r0, #1
 8005c0e:	d102      	bne.n	8005c16 <_lseek_r+0x1e>
 8005c10:	682b      	ldr	r3, [r5, #0]
 8005c12:	b103      	cbz	r3, 8005c16 <_lseek_r+0x1e>
 8005c14:	6023      	str	r3, [r4, #0]
 8005c16:	bd38      	pop	{r3, r4, r5, pc}
 8005c18:	200004f4 	.word	0x200004f4

08005c1c <_read_r>:
 8005c1c:	b538      	push	{r3, r4, r5, lr}
 8005c1e:	4604      	mov	r4, r0
 8005c20:	4608      	mov	r0, r1
 8005c22:	4611      	mov	r1, r2
 8005c24:	2200      	movs	r2, #0
 8005c26:	4d05      	ldr	r5, [pc, #20]	; (8005c3c <_read_r+0x20>)
 8005c28:	602a      	str	r2, [r5, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	f7fc f973 	bl	8001f16 <_read>
 8005c30:	1c43      	adds	r3, r0, #1
 8005c32:	d102      	bne.n	8005c3a <_read_r+0x1e>
 8005c34:	682b      	ldr	r3, [r5, #0]
 8005c36:	b103      	cbz	r3, 8005c3a <_read_r+0x1e>
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	bd38      	pop	{r3, r4, r5, pc}
 8005c3c:	200004f4 	.word	0x200004f4

08005c40 <_write_r>:
 8005c40:	b538      	push	{r3, r4, r5, lr}
 8005c42:	4604      	mov	r4, r0
 8005c44:	4608      	mov	r0, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	2200      	movs	r2, #0
 8005c4a:	4d05      	ldr	r5, [pc, #20]	; (8005c60 <_write_r+0x20>)
 8005c4c:	602a      	str	r2, [r5, #0]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f7fc f97e 	bl	8001f50 <_write>
 8005c54:	1c43      	adds	r3, r0, #1
 8005c56:	d102      	bne.n	8005c5e <_write_r+0x1e>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	b103      	cbz	r3, 8005c5e <_write_r+0x1e>
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	bd38      	pop	{r3, r4, r5, pc}
 8005c60:	200004f4 	.word	0x200004f4

08005c64 <__errno>:
 8005c64:	4b01      	ldr	r3, [pc, #4]	; (8005c6c <__errno+0x8>)
 8005c66:	6818      	ldr	r0, [r3, #0]
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	20000064 	.word	0x20000064

08005c70 <__libc_init_array>:
 8005c70:	b570      	push	{r4, r5, r6, lr}
 8005c72:	2600      	movs	r6, #0
 8005c74:	4d0c      	ldr	r5, [pc, #48]	; (8005ca8 <__libc_init_array+0x38>)
 8005c76:	4c0d      	ldr	r4, [pc, #52]	; (8005cac <__libc_init_array+0x3c>)
 8005c78:	1b64      	subs	r4, r4, r5
 8005c7a:	10a4      	asrs	r4, r4, #2
 8005c7c:	42a6      	cmp	r6, r4
 8005c7e:	d109      	bne.n	8005c94 <__libc_init_array+0x24>
 8005c80:	f002 f886 	bl	8007d90 <_init>
 8005c84:	2600      	movs	r6, #0
 8005c86:	4d0a      	ldr	r5, [pc, #40]	; (8005cb0 <__libc_init_array+0x40>)
 8005c88:	4c0a      	ldr	r4, [pc, #40]	; (8005cb4 <__libc_init_array+0x44>)
 8005c8a:	1b64      	subs	r4, r4, r5
 8005c8c:	10a4      	asrs	r4, r4, #2
 8005c8e:	42a6      	cmp	r6, r4
 8005c90:	d105      	bne.n	8005c9e <__libc_init_array+0x2e>
 8005c92:	bd70      	pop	{r4, r5, r6, pc}
 8005c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c98:	4798      	blx	r3
 8005c9a:	3601      	adds	r6, #1
 8005c9c:	e7ee      	b.n	8005c7c <__libc_init_array+0xc>
 8005c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca2:	4798      	blx	r3
 8005ca4:	3601      	adds	r6, #1
 8005ca6:	e7f2      	b.n	8005c8e <__libc_init_array+0x1e>
 8005ca8:	080081ec 	.word	0x080081ec
 8005cac:	080081ec 	.word	0x080081ec
 8005cb0:	080081ec 	.word	0x080081ec
 8005cb4:	080081f0 	.word	0x080081f0

08005cb8 <__retarget_lock_init_recursive>:
 8005cb8:	4770      	bx	lr

08005cba <__retarget_lock_acquire_recursive>:
 8005cba:	4770      	bx	lr

08005cbc <__retarget_lock_release_recursive>:
 8005cbc:	4770      	bx	lr

08005cbe <memchr>:
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	b510      	push	{r4, lr}
 8005cc2:	b2c9      	uxtb	r1, r1
 8005cc4:	4402      	add	r2, r0
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	4618      	mov	r0, r3
 8005cca:	d101      	bne.n	8005cd0 <memchr+0x12>
 8005ccc:	2000      	movs	r0, #0
 8005cce:	e003      	b.n	8005cd8 <memchr+0x1a>
 8005cd0:	7804      	ldrb	r4, [r0, #0]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	428c      	cmp	r4, r1
 8005cd6:	d1f6      	bne.n	8005cc6 <memchr+0x8>
 8005cd8:	bd10      	pop	{r4, pc}

08005cda <memcpy>:
 8005cda:	440a      	add	r2, r1
 8005cdc:	4291      	cmp	r1, r2
 8005cde:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ce2:	d100      	bne.n	8005ce6 <memcpy+0xc>
 8005ce4:	4770      	bx	lr
 8005ce6:	b510      	push	{r4, lr}
 8005ce8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cec:	4291      	cmp	r1, r2
 8005cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cf2:	d1f9      	bne.n	8005ce8 <memcpy+0xe>
 8005cf4:	bd10      	pop	{r4, pc}

08005cf6 <quorem>:
 8005cf6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cfa:	6903      	ldr	r3, [r0, #16]
 8005cfc:	690c      	ldr	r4, [r1, #16]
 8005cfe:	4607      	mov	r7, r0
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	db7f      	blt.n	8005e04 <quorem+0x10e>
 8005d04:	3c01      	subs	r4, #1
 8005d06:	f100 0514 	add.w	r5, r0, #20
 8005d0a:	f101 0814 	add.w	r8, r1, #20
 8005d0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d12:	9301      	str	r3, [sp, #4]
 8005d14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d2c:	d331      	bcc.n	8005d92 <quorem+0x9c>
 8005d2e:	f04f 0e00 	mov.w	lr, #0
 8005d32:	4640      	mov	r0, r8
 8005d34:	46ac      	mov	ip, r5
 8005d36:	46f2      	mov	sl, lr
 8005d38:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d3c:	b293      	uxth	r3, r2
 8005d3e:	fb06 e303 	mla	r3, r6, r3, lr
 8005d42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d46:	0c1a      	lsrs	r2, r3, #16
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	fb06 220e 	mla	r2, r6, lr, r2
 8005d4e:	ebaa 0303 	sub.w	r3, sl, r3
 8005d52:	f8dc a000 	ldr.w	sl, [ip]
 8005d56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d5a:	fa1f fa8a 	uxth.w	sl, sl
 8005d5e:	4453      	add	r3, sl
 8005d60:	f8dc a000 	ldr.w	sl, [ip]
 8005d64:	b292      	uxth	r2, r2
 8005d66:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d74:	4581      	cmp	r9, r0
 8005d76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005d7a:	f84c 3b04 	str.w	r3, [ip], #4
 8005d7e:	d2db      	bcs.n	8005d38 <quorem+0x42>
 8005d80:	f855 300b 	ldr.w	r3, [r5, fp]
 8005d84:	b92b      	cbnz	r3, 8005d92 <quorem+0x9c>
 8005d86:	9b01      	ldr	r3, [sp, #4]
 8005d88:	3b04      	subs	r3, #4
 8005d8a:	429d      	cmp	r5, r3
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	d32d      	bcc.n	8005dec <quorem+0xf6>
 8005d90:	613c      	str	r4, [r7, #16]
 8005d92:	4638      	mov	r0, r7
 8005d94:	f001 f992 	bl	80070bc <__mcmp>
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	db23      	blt.n	8005de4 <quorem+0xee>
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	2000      	movs	r0, #0
 8005da0:	3601      	adds	r6, #1
 8005da2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005da6:	f8d1 c000 	ldr.w	ip, [r1]
 8005daa:	b293      	uxth	r3, r2
 8005dac:	1ac3      	subs	r3, r0, r3
 8005dae:	0c12      	lsrs	r2, r2, #16
 8005db0:	fa1f f08c 	uxth.w	r0, ip
 8005db4:	4403      	add	r3, r0
 8005db6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005dba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc4:	45c1      	cmp	r9, r8
 8005dc6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dca:	f841 3b04 	str.w	r3, [r1], #4
 8005dce:	d2e8      	bcs.n	8005da2 <quorem+0xac>
 8005dd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd8:	b922      	cbnz	r2, 8005de4 <quorem+0xee>
 8005dda:	3b04      	subs	r3, #4
 8005ddc:	429d      	cmp	r5, r3
 8005dde:	461a      	mov	r2, r3
 8005de0:	d30a      	bcc.n	8005df8 <quorem+0x102>
 8005de2:	613c      	str	r4, [r7, #16]
 8005de4:	4630      	mov	r0, r6
 8005de6:	b003      	add	sp, #12
 8005de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dec:	6812      	ldr	r2, [r2, #0]
 8005dee:	3b04      	subs	r3, #4
 8005df0:	2a00      	cmp	r2, #0
 8005df2:	d1cd      	bne.n	8005d90 <quorem+0x9a>
 8005df4:	3c01      	subs	r4, #1
 8005df6:	e7c8      	b.n	8005d8a <quorem+0x94>
 8005df8:	6812      	ldr	r2, [r2, #0]
 8005dfa:	3b04      	subs	r3, #4
 8005dfc:	2a00      	cmp	r2, #0
 8005dfe:	d1f0      	bne.n	8005de2 <quorem+0xec>
 8005e00:	3c01      	subs	r4, #1
 8005e02:	e7eb      	b.n	8005ddc <quorem+0xe6>
 8005e04:	2000      	movs	r0, #0
 8005e06:	e7ee      	b.n	8005de6 <quorem+0xf0>

08005e08 <_dtoa_r>:
 8005e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0c:	4616      	mov	r6, r2
 8005e0e:	461f      	mov	r7, r3
 8005e10:	69c4      	ldr	r4, [r0, #28]
 8005e12:	b099      	sub	sp, #100	; 0x64
 8005e14:	4605      	mov	r5, r0
 8005e16:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005e1a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005e1e:	b974      	cbnz	r4, 8005e3e <_dtoa_r+0x36>
 8005e20:	2010      	movs	r0, #16
 8005e22:	f000 fe1d 	bl	8006a60 <malloc>
 8005e26:	4602      	mov	r2, r0
 8005e28:	61e8      	str	r0, [r5, #28]
 8005e2a:	b920      	cbnz	r0, 8005e36 <_dtoa_r+0x2e>
 8005e2c:	21ef      	movs	r1, #239	; 0xef
 8005e2e:	4bac      	ldr	r3, [pc, #688]	; (80060e0 <_dtoa_r+0x2d8>)
 8005e30:	48ac      	ldr	r0, [pc, #688]	; (80060e4 <_dtoa_r+0x2dc>)
 8005e32:	f001 fc6d 	bl	8007710 <__assert_func>
 8005e36:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e3a:	6004      	str	r4, [r0, #0]
 8005e3c:	60c4      	str	r4, [r0, #12]
 8005e3e:	69eb      	ldr	r3, [r5, #28]
 8005e40:	6819      	ldr	r1, [r3, #0]
 8005e42:	b151      	cbz	r1, 8005e5a <_dtoa_r+0x52>
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	2301      	movs	r3, #1
 8005e48:	4093      	lsls	r3, r2
 8005e4a:	604a      	str	r2, [r1, #4]
 8005e4c:	608b      	str	r3, [r1, #8]
 8005e4e:	4628      	mov	r0, r5
 8005e50:	f000 fefa 	bl	8006c48 <_Bfree>
 8005e54:	2200      	movs	r2, #0
 8005e56:	69eb      	ldr	r3, [r5, #28]
 8005e58:	601a      	str	r2, [r3, #0]
 8005e5a:	1e3b      	subs	r3, r7, #0
 8005e5c:	bfaf      	iteee	ge
 8005e5e:	2300      	movge	r3, #0
 8005e60:	2201      	movlt	r2, #1
 8005e62:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e66:	9305      	strlt	r3, [sp, #20]
 8005e68:	bfa8      	it	ge
 8005e6a:	f8c8 3000 	strge.w	r3, [r8]
 8005e6e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005e72:	4b9d      	ldr	r3, [pc, #628]	; (80060e8 <_dtoa_r+0x2e0>)
 8005e74:	bfb8      	it	lt
 8005e76:	f8c8 2000 	strlt.w	r2, [r8]
 8005e7a:	ea33 0309 	bics.w	r3, r3, r9
 8005e7e:	d119      	bne.n	8005eb4 <_dtoa_r+0xac>
 8005e80:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e84:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e86:	6013      	str	r3, [r2, #0]
 8005e88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e8c:	4333      	orrs	r3, r6
 8005e8e:	f000 8589 	beq.w	80069a4 <_dtoa_r+0xb9c>
 8005e92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005e94:	b953      	cbnz	r3, 8005eac <_dtoa_r+0xa4>
 8005e96:	4b95      	ldr	r3, [pc, #596]	; (80060ec <_dtoa_r+0x2e4>)
 8005e98:	e023      	b.n	8005ee2 <_dtoa_r+0xda>
 8005e9a:	4b95      	ldr	r3, [pc, #596]	; (80060f0 <_dtoa_r+0x2e8>)
 8005e9c:	9303      	str	r3, [sp, #12]
 8005e9e:	3308      	adds	r3, #8
 8005ea0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005ea2:	6013      	str	r3, [r2, #0]
 8005ea4:	9803      	ldr	r0, [sp, #12]
 8005ea6:	b019      	add	sp, #100	; 0x64
 8005ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eac:	4b8f      	ldr	r3, [pc, #572]	; (80060ec <_dtoa_r+0x2e4>)
 8005eae:	9303      	str	r3, [sp, #12]
 8005eb0:	3303      	adds	r3, #3
 8005eb2:	e7f5      	b.n	8005ea0 <_dtoa_r+0x98>
 8005eb4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005eb8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005ebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f7fa fd70 	bl	80009a8 <__aeabi_dcmpeq>
 8005ec8:	4680      	mov	r8, r0
 8005eca:	b160      	cbz	r0, 8005ee6 <_dtoa_r+0xde>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ed0:	6013      	str	r3, [r2, #0]
 8005ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 8562 	beq.w	800699e <_dtoa_r+0xb96>
 8005eda:	4b86      	ldr	r3, [pc, #536]	; (80060f4 <_dtoa_r+0x2ec>)
 8005edc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005ede:	6013      	str	r3, [r2, #0]
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	9303      	str	r3, [sp, #12]
 8005ee4:	e7de      	b.n	8005ea4 <_dtoa_r+0x9c>
 8005ee6:	ab16      	add	r3, sp, #88	; 0x58
 8005ee8:	9301      	str	r3, [sp, #4]
 8005eea:	ab17      	add	r3, sp, #92	; 0x5c
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	4628      	mov	r0, r5
 8005ef0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005ef4:	f001 f98a 	bl	800720c <__d2b>
 8005ef8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005efc:	4682      	mov	sl, r0
 8005efe:	2c00      	cmp	r4, #0
 8005f00:	d07e      	beq.n	8006000 <_dtoa_r+0x1f8>
 8005f02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f08:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f10:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005f14:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005f18:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	2200      	movs	r2, #0
 8005f20:	4b75      	ldr	r3, [pc, #468]	; (80060f8 <_dtoa_r+0x2f0>)
 8005f22:	f7fa f921 	bl	8000168 <__aeabi_dsub>
 8005f26:	a368      	add	r3, pc, #416	; (adr r3, 80060c8 <_dtoa_r+0x2c0>)
 8005f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2c:	f7fa fad4 	bl	80004d8 <__aeabi_dmul>
 8005f30:	a367      	add	r3, pc, #412	; (adr r3, 80060d0 <_dtoa_r+0x2c8>)
 8005f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f36:	f7fa f919 	bl	800016c <__adddf3>
 8005f3a:	4606      	mov	r6, r0
 8005f3c:	4620      	mov	r0, r4
 8005f3e:	460f      	mov	r7, r1
 8005f40:	f7fa fa60 	bl	8000404 <__aeabi_i2d>
 8005f44:	a364      	add	r3, pc, #400	; (adr r3, 80060d8 <_dtoa_r+0x2d0>)
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	f7fa fac5 	bl	80004d8 <__aeabi_dmul>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4630      	mov	r0, r6
 8005f54:	4639      	mov	r1, r7
 8005f56:	f7fa f909 	bl	800016c <__adddf3>
 8005f5a:	4606      	mov	r6, r0
 8005f5c:	460f      	mov	r7, r1
 8005f5e:	f7fa fd6b 	bl	8000a38 <__aeabi_d2iz>
 8005f62:	2200      	movs	r2, #0
 8005f64:	4683      	mov	fp, r0
 8005f66:	2300      	movs	r3, #0
 8005f68:	4630      	mov	r0, r6
 8005f6a:	4639      	mov	r1, r7
 8005f6c:	f7fa fd26 	bl	80009bc <__aeabi_dcmplt>
 8005f70:	b148      	cbz	r0, 8005f86 <_dtoa_r+0x17e>
 8005f72:	4658      	mov	r0, fp
 8005f74:	f7fa fa46 	bl	8000404 <__aeabi_i2d>
 8005f78:	4632      	mov	r2, r6
 8005f7a:	463b      	mov	r3, r7
 8005f7c:	f7fa fd14 	bl	80009a8 <__aeabi_dcmpeq>
 8005f80:	b908      	cbnz	r0, 8005f86 <_dtoa_r+0x17e>
 8005f82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f86:	f1bb 0f16 	cmp.w	fp, #22
 8005f8a:	d857      	bhi.n	800603c <_dtoa_r+0x234>
 8005f8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f90:	4b5a      	ldr	r3, [pc, #360]	; (80060fc <_dtoa_r+0x2f4>)
 8005f92:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9a:	f7fa fd0f 	bl	80009bc <__aeabi_dcmplt>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	d04e      	beq.n	8006040 <_dtoa_r+0x238>
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005faa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fac:	1b1b      	subs	r3, r3, r4
 8005fae:	1e5a      	subs	r2, r3, #1
 8005fb0:	bf46      	itte	mi
 8005fb2:	f1c3 0901 	rsbmi	r9, r3, #1
 8005fb6:	2300      	movmi	r3, #0
 8005fb8:	f04f 0900 	movpl.w	r9, #0
 8005fbc:	9209      	str	r2, [sp, #36]	; 0x24
 8005fbe:	bf48      	it	mi
 8005fc0:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005fc2:	f1bb 0f00 	cmp.w	fp, #0
 8005fc6:	db3d      	blt.n	8006044 <_dtoa_r+0x23c>
 8005fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fca:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8005fce:	445b      	add	r3, fp
 8005fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	930a      	str	r3, [sp, #40]	; 0x28
 8005fd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fd8:	2b09      	cmp	r3, #9
 8005fda:	d867      	bhi.n	80060ac <_dtoa_r+0x2a4>
 8005fdc:	2b05      	cmp	r3, #5
 8005fde:	bfc4      	itt	gt
 8005fe0:	3b04      	subgt	r3, #4
 8005fe2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005fe4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fe6:	bfc8      	it	gt
 8005fe8:	2400      	movgt	r4, #0
 8005fea:	f1a3 0302 	sub.w	r3, r3, #2
 8005fee:	bfd8      	it	le
 8005ff0:	2401      	movle	r4, #1
 8005ff2:	2b03      	cmp	r3, #3
 8005ff4:	f200 8086 	bhi.w	8006104 <_dtoa_r+0x2fc>
 8005ff8:	e8df f003 	tbb	[pc, r3]
 8005ffc:	5637392c 	.word	0x5637392c
 8006000:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006004:	441c      	add	r4, r3
 8006006:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800600a:	2b20      	cmp	r3, #32
 800600c:	bfc1      	itttt	gt
 800600e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006012:	fa09 f903 	lslgt.w	r9, r9, r3
 8006016:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800601a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800601e:	bfd6      	itet	le
 8006020:	f1c3 0320 	rsble	r3, r3, #32
 8006024:	ea49 0003 	orrgt.w	r0, r9, r3
 8006028:	fa06 f003 	lslle.w	r0, r6, r3
 800602c:	f7fa f9da 	bl	80003e4 <__aeabi_ui2d>
 8006030:	2201      	movs	r2, #1
 8006032:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006036:	3c01      	subs	r4, #1
 8006038:	9213      	str	r2, [sp, #76]	; 0x4c
 800603a:	e76f      	b.n	8005f1c <_dtoa_r+0x114>
 800603c:	2301      	movs	r3, #1
 800603e:	e7b3      	b.n	8005fa8 <_dtoa_r+0x1a0>
 8006040:	900f      	str	r0, [sp, #60]	; 0x3c
 8006042:	e7b2      	b.n	8005faa <_dtoa_r+0x1a2>
 8006044:	f1cb 0300 	rsb	r3, fp, #0
 8006048:	930a      	str	r3, [sp, #40]	; 0x28
 800604a:	2300      	movs	r3, #0
 800604c:	eba9 090b 	sub.w	r9, r9, fp
 8006050:	930e      	str	r3, [sp, #56]	; 0x38
 8006052:	e7c0      	b.n	8005fd6 <_dtoa_r+0x1ce>
 8006054:	2300      	movs	r3, #0
 8006056:	930b      	str	r3, [sp, #44]	; 0x2c
 8006058:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800605a:	2b00      	cmp	r3, #0
 800605c:	dc55      	bgt.n	800610a <_dtoa_r+0x302>
 800605e:	2301      	movs	r3, #1
 8006060:	461a      	mov	r2, r3
 8006062:	9306      	str	r3, [sp, #24]
 8006064:	9308      	str	r3, [sp, #32]
 8006066:	9223      	str	r2, [sp, #140]	; 0x8c
 8006068:	e00b      	b.n	8006082 <_dtoa_r+0x27a>
 800606a:	2301      	movs	r3, #1
 800606c:	e7f3      	b.n	8006056 <_dtoa_r+0x24e>
 800606e:	2300      	movs	r3, #0
 8006070:	930b      	str	r3, [sp, #44]	; 0x2c
 8006072:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006074:	445b      	add	r3, fp
 8006076:	9306      	str	r3, [sp, #24]
 8006078:	3301      	adds	r3, #1
 800607a:	2b01      	cmp	r3, #1
 800607c:	9308      	str	r3, [sp, #32]
 800607e:	bfb8      	it	lt
 8006080:	2301      	movlt	r3, #1
 8006082:	2100      	movs	r1, #0
 8006084:	2204      	movs	r2, #4
 8006086:	69e8      	ldr	r0, [r5, #28]
 8006088:	f102 0614 	add.w	r6, r2, #20
 800608c:	429e      	cmp	r6, r3
 800608e:	d940      	bls.n	8006112 <_dtoa_r+0x30a>
 8006090:	6041      	str	r1, [r0, #4]
 8006092:	4628      	mov	r0, r5
 8006094:	f000 fd98 	bl	8006bc8 <_Balloc>
 8006098:	9003      	str	r0, [sp, #12]
 800609a:	2800      	cmp	r0, #0
 800609c:	d13c      	bne.n	8006118 <_dtoa_r+0x310>
 800609e:	4602      	mov	r2, r0
 80060a0:	f240 11af 	movw	r1, #431	; 0x1af
 80060a4:	4b16      	ldr	r3, [pc, #88]	; (8006100 <_dtoa_r+0x2f8>)
 80060a6:	e6c3      	b.n	8005e30 <_dtoa_r+0x28>
 80060a8:	2301      	movs	r3, #1
 80060aa:	e7e1      	b.n	8006070 <_dtoa_r+0x268>
 80060ac:	2401      	movs	r4, #1
 80060ae:	2300      	movs	r3, #0
 80060b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80060b2:	9322      	str	r3, [sp, #136]	; 0x88
 80060b4:	f04f 33ff 	mov.w	r3, #4294967295
 80060b8:	2200      	movs	r2, #0
 80060ba:	9306      	str	r3, [sp, #24]
 80060bc:	9308      	str	r3, [sp, #32]
 80060be:	2312      	movs	r3, #18
 80060c0:	e7d1      	b.n	8006066 <_dtoa_r+0x25e>
 80060c2:	bf00      	nop
 80060c4:	f3af 8000 	nop.w
 80060c8:	636f4361 	.word	0x636f4361
 80060cc:	3fd287a7 	.word	0x3fd287a7
 80060d0:	8b60c8b3 	.word	0x8b60c8b3
 80060d4:	3fc68a28 	.word	0x3fc68a28
 80060d8:	509f79fb 	.word	0x509f79fb
 80060dc:	3fd34413 	.word	0x3fd34413
 80060e0:	08007ebf 	.word	0x08007ebf
 80060e4:	08007ed6 	.word	0x08007ed6
 80060e8:	7ff00000 	.word	0x7ff00000
 80060ec:	08007ebb 	.word	0x08007ebb
 80060f0:	08007eb2 	.word	0x08007eb2
 80060f4:	08007e8f 	.word	0x08007e8f
 80060f8:	3ff80000 	.word	0x3ff80000
 80060fc:	08007fc0 	.word	0x08007fc0
 8006100:	08007f2e 	.word	0x08007f2e
 8006104:	2301      	movs	r3, #1
 8006106:	930b      	str	r3, [sp, #44]	; 0x2c
 8006108:	e7d4      	b.n	80060b4 <_dtoa_r+0x2ac>
 800610a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800610c:	9306      	str	r3, [sp, #24]
 800610e:	9308      	str	r3, [sp, #32]
 8006110:	e7b7      	b.n	8006082 <_dtoa_r+0x27a>
 8006112:	3101      	adds	r1, #1
 8006114:	0052      	lsls	r2, r2, #1
 8006116:	e7b7      	b.n	8006088 <_dtoa_r+0x280>
 8006118:	69eb      	ldr	r3, [r5, #28]
 800611a:	9a03      	ldr	r2, [sp, #12]
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	9b08      	ldr	r3, [sp, #32]
 8006120:	2b0e      	cmp	r3, #14
 8006122:	f200 80a8 	bhi.w	8006276 <_dtoa_r+0x46e>
 8006126:	2c00      	cmp	r4, #0
 8006128:	f000 80a5 	beq.w	8006276 <_dtoa_r+0x46e>
 800612c:	f1bb 0f00 	cmp.w	fp, #0
 8006130:	dd34      	ble.n	800619c <_dtoa_r+0x394>
 8006132:	4b9a      	ldr	r3, [pc, #616]	; (800639c <_dtoa_r+0x594>)
 8006134:	f00b 020f 	and.w	r2, fp, #15
 8006138:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800613c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006140:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006144:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006148:	ea4f 142b 	mov.w	r4, fp, asr #4
 800614c:	d016      	beq.n	800617c <_dtoa_r+0x374>
 800614e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006152:	4b93      	ldr	r3, [pc, #588]	; (80063a0 <_dtoa_r+0x598>)
 8006154:	2703      	movs	r7, #3
 8006156:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800615a:	f7fa fae7 	bl	800072c <__aeabi_ddiv>
 800615e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006162:	f004 040f 	and.w	r4, r4, #15
 8006166:	4e8e      	ldr	r6, [pc, #568]	; (80063a0 <_dtoa_r+0x598>)
 8006168:	b954      	cbnz	r4, 8006180 <_dtoa_r+0x378>
 800616a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800616e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006172:	f7fa fadb 	bl	800072c <__aeabi_ddiv>
 8006176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800617a:	e029      	b.n	80061d0 <_dtoa_r+0x3c8>
 800617c:	2702      	movs	r7, #2
 800617e:	e7f2      	b.n	8006166 <_dtoa_r+0x35e>
 8006180:	07e1      	lsls	r1, r4, #31
 8006182:	d508      	bpl.n	8006196 <_dtoa_r+0x38e>
 8006184:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006188:	e9d6 2300 	ldrd	r2, r3, [r6]
 800618c:	f7fa f9a4 	bl	80004d8 <__aeabi_dmul>
 8006190:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006194:	3701      	adds	r7, #1
 8006196:	1064      	asrs	r4, r4, #1
 8006198:	3608      	adds	r6, #8
 800619a:	e7e5      	b.n	8006168 <_dtoa_r+0x360>
 800619c:	f000 80a5 	beq.w	80062ea <_dtoa_r+0x4e2>
 80061a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061a4:	f1cb 0400 	rsb	r4, fp, #0
 80061a8:	4b7c      	ldr	r3, [pc, #496]	; (800639c <_dtoa_r+0x594>)
 80061aa:	f004 020f 	and.w	r2, r4, #15
 80061ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b6:	f7fa f98f 	bl	80004d8 <__aeabi_dmul>
 80061ba:	2702      	movs	r7, #2
 80061bc:	2300      	movs	r3, #0
 80061be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061c2:	4e77      	ldr	r6, [pc, #476]	; (80063a0 <_dtoa_r+0x598>)
 80061c4:	1124      	asrs	r4, r4, #4
 80061c6:	2c00      	cmp	r4, #0
 80061c8:	f040 8084 	bne.w	80062d4 <_dtoa_r+0x4cc>
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1d2      	bne.n	8006176 <_dtoa_r+0x36e>
 80061d0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80061d4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80061d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 8087 	beq.w	80062ee <_dtoa_r+0x4e6>
 80061e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061e4:	2200      	movs	r2, #0
 80061e6:	4b6f      	ldr	r3, [pc, #444]	; (80063a4 <_dtoa_r+0x59c>)
 80061e8:	f7fa fbe8 	bl	80009bc <__aeabi_dcmplt>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	d07e      	beq.n	80062ee <_dtoa_r+0x4e6>
 80061f0:	9b08      	ldr	r3, [sp, #32]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d07b      	beq.n	80062ee <_dtoa_r+0x4e6>
 80061f6:	9b06      	ldr	r3, [sp, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	dd38      	ble.n	800626e <_dtoa_r+0x466>
 80061fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006200:	2200      	movs	r2, #0
 8006202:	4b69      	ldr	r3, [pc, #420]	; (80063a8 <_dtoa_r+0x5a0>)
 8006204:	f7fa f968 	bl	80004d8 <__aeabi_dmul>
 8006208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800620c:	9c06      	ldr	r4, [sp, #24]
 800620e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006212:	3701      	adds	r7, #1
 8006214:	4638      	mov	r0, r7
 8006216:	f7fa f8f5 	bl	8000404 <__aeabi_i2d>
 800621a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800621e:	f7fa f95b 	bl	80004d8 <__aeabi_dmul>
 8006222:	2200      	movs	r2, #0
 8006224:	4b61      	ldr	r3, [pc, #388]	; (80063ac <_dtoa_r+0x5a4>)
 8006226:	f7f9 ffa1 	bl	800016c <__adddf3>
 800622a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800622e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006232:	9611      	str	r6, [sp, #68]	; 0x44
 8006234:	2c00      	cmp	r4, #0
 8006236:	d15d      	bne.n	80062f4 <_dtoa_r+0x4ec>
 8006238:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800623c:	2200      	movs	r2, #0
 800623e:	4b5c      	ldr	r3, [pc, #368]	; (80063b0 <_dtoa_r+0x5a8>)
 8006240:	f7f9 ff92 	bl	8000168 <__aeabi_dsub>
 8006244:	4602      	mov	r2, r0
 8006246:	460b      	mov	r3, r1
 8006248:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800624c:	4633      	mov	r3, r6
 800624e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006250:	f7fa fbd2 	bl	80009f8 <__aeabi_dcmpgt>
 8006254:	2800      	cmp	r0, #0
 8006256:	f040 8295 	bne.w	8006784 <_dtoa_r+0x97c>
 800625a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800625e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006260:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006264:	f7fa fbaa 	bl	80009bc <__aeabi_dcmplt>
 8006268:	2800      	cmp	r0, #0
 800626a:	f040 8289 	bne.w	8006780 <_dtoa_r+0x978>
 800626e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006272:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006276:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006278:	2b00      	cmp	r3, #0
 800627a:	f2c0 8151 	blt.w	8006520 <_dtoa_r+0x718>
 800627e:	f1bb 0f0e 	cmp.w	fp, #14
 8006282:	f300 814d 	bgt.w	8006520 <_dtoa_r+0x718>
 8006286:	4b45      	ldr	r3, [pc, #276]	; (800639c <_dtoa_r+0x594>)
 8006288:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800628c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006290:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006294:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006296:	2b00      	cmp	r3, #0
 8006298:	f280 80da 	bge.w	8006450 <_dtoa_r+0x648>
 800629c:	9b08      	ldr	r3, [sp, #32]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f300 80d6 	bgt.w	8006450 <_dtoa_r+0x648>
 80062a4:	f040 826b 	bne.w	800677e <_dtoa_r+0x976>
 80062a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ac:	2200      	movs	r2, #0
 80062ae:	4b40      	ldr	r3, [pc, #256]	; (80063b0 <_dtoa_r+0x5a8>)
 80062b0:	f7fa f912 	bl	80004d8 <__aeabi_dmul>
 80062b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062b8:	f7fa fb94 	bl	80009e4 <__aeabi_dcmpge>
 80062bc:	9c08      	ldr	r4, [sp, #32]
 80062be:	4626      	mov	r6, r4
 80062c0:	2800      	cmp	r0, #0
 80062c2:	f040 8241 	bne.w	8006748 <_dtoa_r+0x940>
 80062c6:	2331      	movs	r3, #49	; 0x31
 80062c8:	9f03      	ldr	r7, [sp, #12]
 80062ca:	f10b 0b01 	add.w	fp, fp, #1
 80062ce:	f807 3b01 	strb.w	r3, [r7], #1
 80062d2:	e23d      	b.n	8006750 <_dtoa_r+0x948>
 80062d4:	07e2      	lsls	r2, r4, #31
 80062d6:	d505      	bpl.n	80062e4 <_dtoa_r+0x4dc>
 80062d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80062dc:	f7fa f8fc 	bl	80004d8 <__aeabi_dmul>
 80062e0:	2301      	movs	r3, #1
 80062e2:	3701      	adds	r7, #1
 80062e4:	1064      	asrs	r4, r4, #1
 80062e6:	3608      	adds	r6, #8
 80062e8:	e76d      	b.n	80061c6 <_dtoa_r+0x3be>
 80062ea:	2702      	movs	r7, #2
 80062ec:	e770      	b.n	80061d0 <_dtoa_r+0x3c8>
 80062ee:	46d8      	mov	r8, fp
 80062f0:	9c08      	ldr	r4, [sp, #32]
 80062f2:	e78f      	b.n	8006214 <_dtoa_r+0x40c>
 80062f4:	9903      	ldr	r1, [sp, #12]
 80062f6:	4b29      	ldr	r3, [pc, #164]	; (800639c <_dtoa_r+0x594>)
 80062f8:	4421      	add	r1, r4
 80062fa:	9112      	str	r1, [sp, #72]	; 0x48
 80062fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062fe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006302:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006306:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800630a:	2900      	cmp	r1, #0
 800630c:	d054      	beq.n	80063b8 <_dtoa_r+0x5b0>
 800630e:	2000      	movs	r0, #0
 8006310:	4928      	ldr	r1, [pc, #160]	; (80063b4 <_dtoa_r+0x5ac>)
 8006312:	f7fa fa0b 	bl	800072c <__aeabi_ddiv>
 8006316:	463b      	mov	r3, r7
 8006318:	4632      	mov	r2, r6
 800631a:	f7f9 ff25 	bl	8000168 <__aeabi_dsub>
 800631e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006322:	9f03      	ldr	r7, [sp, #12]
 8006324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006328:	f7fa fb86 	bl	8000a38 <__aeabi_d2iz>
 800632c:	4604      	mov	r4, r0
 800632e:	f7fa f869 	bl	8000404 <__aeabi_i2d>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800633a:	f7f9 ff15 	bl	8000168 <__aeabi_dsub>
 800633e:	4602      	mov	r2, r0
 8006340:	460b      	mov	r3, r1
 8006342:	3430      	adds	r4, #48	; 0x30
 8006344:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006348:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800634c:	f807 4b01 	strb.w	r4, [r7], #1
 8006350:	f7fa fb34 	bl	80009bc <__aeabi_dcmplt>
 8006354:	2800      	cmp	r0, #0
 8006356:	d173      	bne.n	8006440 <_dtoa_r+0x638>
 8006358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800635c:	2000      	movs	r0, #0
 800635e:	4911      	ldr	r1, [pc, #68]	; (80063a4 <_dtoa_r+0x59c>)
 8006360:	f7f9 ff02 	bl	8000168 <__aeabi_dsub>
 8006364:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006368:	f7fa fb28 	bl	80009bc <__aeabi_dcmplt>
 800636c:	2800      	cmp	r0, #0
 800636e:	f040 80b6 	bne.w	80064de <_dtoa_r+0x6d6>
 8006372:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006374:	429f      	cmp	r7, r3
 8006376:	f43f af7a 	beq.w	800626e <_dtoa_r+0x466>
 800637a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800637e:	2200      	movs	r2, #0
 8006380:	4b09      	ldr	r3, [pc, #36]	; (80063a8 <_dtoa_r+0x5a0>)
 8006382:	f7fa f8a9 	bl	80004d8 <__aeabi_dmul>
 8006386:	2200      	movs	r2, #0
 8006388:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800638c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006390:	4b05      	ldr	r3, [pc, #20]	; (80063a8 <_dtoa_r+0x5a0>)
 8006392:	f7fa f8a1 	bl	80004d8 <__aeabi_dmul>
 8006396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800639a:	e7c3      	b.n	8006324 <_dtoa_r+0x51c>
 800639c:	08007fc0 	.word	0x08007fc0
 80063a0:	08007f98 	.word	0x08007f98
 80063a4:	3ff00000 	.word	0x3ff00000
 80063a8:	40240000 	.word	0x40240000
 80063ac:	401c0000 	.word	0x401c0000
 80063b0:	40140000 	.word	0x40140000
 80063b4:	3fe00000 	.word	0x3fe00000
 80063b8:	4630      	mov	r0, r6
 80063ba:	4639      	mov	r1, r7
 80063bc:	f7fa f88c 	bl	80004d8 <__aeabi_dmul>
 80063c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063c6:	9c03      	ldr	r4, [sp, #12]
 80063c8:	9314      	str	r3, [sp, #80]	; 0x50
 80063ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063ce:	f7fa fb33 	bl	8000a38 <__aeabi_d2iz>
 80063d2:	9015      	str	r0, [sp, #84]	; 0x54
 80063d4:	f7fa f816 	bl	8000404 <__aeabi_i2d>
 80063d8:	4602      	mov	r2, r0
 80063da:	460b      	mov	r3, r1
 80063dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063e0:	f7f9 fec2 	bl	8000168 <__aeabi_dsub>
 80063e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80063e6:	4606      	mov	r6, r0
 80063e8:	3330      	adds	r3, #48	; 0x30
 80063ea:	f804 3b01 	strb.w	r3, [r4], #1
 80063ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063f0:	460f      	mov	r7, r1
 80063f2:	429c      	cmp	r4, r3
 80063f4:	f04f 0200 	mov.w	r2, #0
 80063f8:	d124      	bne.n	8006444 <_dtoa_r+0x63c>
 80063fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063fe:	4baf      	ldr	r3, [pc, #700]	; (80066bc <_dtoa_r+0x8b4>)
 8006400:	f7f9 feb4 	bl	800016c <__adddf3>
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4630      	mov	r0, r6
 800640a:	4639      	mov	r1, r7
 800640c:	f7fa faf4 	bl	80009f8 <__aeabi_dcmpgt>
 8006410:	2800      	cmp	r0, #0
 8006412:	d163      	bne.n	80064dc <_dtoa_r+0x6d4>
 8006414:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006418:	2000      	movs	r0, #0
 800641a:	49a8      	ldr	r1, [pc, #672]	; (80066bc <_dtoa_r+0x8b4>)
 800641c:	f7f9 fea4 	bl	8000168 <__aeabi_dsub>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4630      	mov	r0, r6
 8006426:	4639      	mov	r1, r7
 8006428:	f7fa fac8 	bl	80009bc <__aeabi_dcmplt>
 800642c:	2800      	cmp	r0, #0
 800642e:	f43f af1e 	beq.w	800626e <_dtoa_r+0x466>
 8006432:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006434:	1e7b      	subs	r3, r7, #1
 8006436:	9314      	str	r3, [sp, #80]	; 0x50
 8006438:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800643c:	2b30      	cmp	r3, #48	; 0x30
 800643e:	d0f8      	beq.n	8006432 <_dtoa_r+0x62a>
 8006440:	46c3      	mov	fp, r8
 8006442:	e03b      	b.n	80064bc <_dtoa_r+0x6b4>
 8006444:	4b9e      	ldr	r3, [pc, #632]	; (80066c0 <_dtoa_r+0x8b8>)
 8006446:	f7fa f847 	bl	80004d8 <__aeabi_dmul>
 800644a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800644e:	e7bc      	b.n	80063ca <_dtoa_r+0x5c2>
 8006450:	9f03      	ldr	r7, [sp, #12]
 8006452:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006456:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800645a:	4640      	mov	r0, r8
 800645c:	4649      	mov	r1, r9
 800645e:	f7fa f965 	bl	800072c <__aeabi_ddiv>
 8006462:	f7fa fae9 	bl	8000a38 <__aeabi_d2iz>
 8006466:	4604      	mov	r4, r0
 8006468:	f7f9 ffcc 	bl	8000404 <__aeabi_i2d>
 800646c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006470:	f7fa f832 	bl	80004d8 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4640      	mov	r0, r8
 800647a:	4649      	mov	r1, r9
 800647c:	f7f9 fe74 	bl	8000168 <__aeabi_dsub>
 8006480:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006484:	f807 6b01 	strb.w	r6, [r7], #1
 8006488:	9e03      	ldr	r6, [sp, #12]
 800648a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800648e:	1bbe      	subs	r6, r7, r6
 8006490:	45b4      	cmp	ip, r6
 8006492:	4602      	mov	r2, r0
 8006494:	460b      	mov	r3, r1
 8006496:	d136      	bne.n	8006506 <_dtoa_r+0x6fe>
 8006498:	f7f9 fe68 	bl	800016c <__adddf3>
 800649c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064a0:	4680      	mov	r8, r0
 80064a2:	4689      	mov	r9, r1
 80064a4:	f7fa faa8 	bl	80009f8 <__aeabi_dcmpgt>
 80064a8:	bb58      	cbnz	r0, 8006502 <_dtoa_r+0x6fa>
 80064aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064ae:	4640      	mov	r0, r8
 80064b0:	4649      	mov	r1, r9
 80064b2:	f7fa fa79 	bl	80009a8 <__aeabi_dcmpeq>
 80064b6:	b108      	cbz	r0, 80064bc <_dtoa_r+0x6b4>
 80064b8:	07e3      	lsls	r3, r4, #31
 80064ba:	d422      	bmi.n	8006502 <_dtoa_r+0x6fa>
 80064bc:	4651      	mov	r1, sl
 80064be:	4628      	mov	r0, r5
 80064c0:	f000 fbc2 	bl	8006c48 <_Bfree>
 80064c4:	2300      	movs	r3, #0
 80064c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064c8:	703b      	strb	r3, [r7, #0]
 80064ca:	f10b 0301 	add.w	r3, fp, #1
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f43f ace6 	beq.w	8005ea4 <_dtoa_r+0x9c>
 80064d8:	601f      	str	r7, [r3, #0]
 80064da:	e4e3      	b.n	8005ea4 <_dtoa_r+0x9c>
 80064dc:	4627      	mov	r7, r4
 80064de:	463b      	mov	r3, r7
 80064e0:	461f      	mov	r7, r3
 80064e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064e6:	2a39      	cmp	r2, #57	; 0x39
 80064e8:	d107      	bne.n	80064fa <_dtoa_r+0x6f2>
 80064ea:	9a03      	ldr	r2, [sp, #12]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d1f7      	bne.n	80064e0 <_dtoa_r+0x6d8>
 80064f0:	2230      	movs	r2, #48	; 0x30
 80064f2:	9903      	ldr	r1, [sp, #12]
 80064f4:	f108 0801 	add.w	r8, r8, #1
 80064f8:	700a      	strb	r2, [r1, #0]
 80064fa:	781a      	ldrb	r2, [r3, #0]
 80064fc:	3201      	adds	r2, #1
 80064fe:	701a      	strb	r2, [r3, #0]
 8006500:	e79e      	b.n	8006440 <_dtoa_r+0x638>
 8006502:	46d8      	mov	r8, fp
 8006504:	e7eb      	b.n	80064de <_dtoa_r+0x6d6>
 8006506:	2200      	movs	r2, #0
 8006508:	4b6d      	ldr	r3, [pc, #436]	; (80066c0 <_dtoa_r+0x8b8>)
 800650a:	f7f9 ffe5 	bl	80004d8 <__aeabi_dmul>
 800650e:	2200      	movs	r2, #0
 8006510:	2300      	movs	r3, #0
 8006512:	4680      	mov	r8, r0
 8006514:	4689      	mov	r9, r1
 8006516:	f7fa fa47 	bl	80009a8 <__aeabi_dcmpeq>
 800651a:	2800      	cmp	r0, #0
 800651c:	d09b      	beq.n	8006456 <_dtoa_r+0x64e>
 800651e:	e7cd      	b.n	80064bc <_dtoa_r+0x6b4>
 8006520:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006522:	2a00      	cmp	r2, #0
 8006524:	f000 80c4 	beq.w	80066b0 <_dtoa_r+0x8a8>
 8006528:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800652a:	2a01      	cmp	r2, #1
 800652c:	f300 80a8 	bgt.w	8006680 <_dtoa_r+0x878>
 8006530:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006532:	2a00      	cmp	r2, #0
 8006534:	f000 80a0 	beq.w	8006678 <_dtoa_r+0x870>
 8006538:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800653c:	464f      	mov	r7, r9
 800653e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006540:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006542:	2101      	movs	r1, #1
 8006544:	441a      	add	r2, r3
 8006546:	4628      	mov	r0, r5
 8006548:	4499      	add	r9, r3
 800654a:	9209      	str	r2, [sp, #36]	; 0x24
 800654c:	f000 fc32 	bl	8006db4 <__i2b>
 8006550:	4606      	mov	r6, r0
 8006552:	b15f      	cbz	r7, 800656c <_dtoa_r+0x764>
 8006554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006556:	2b00      	cmp	r3, #0
 8006558:	dd08      	ble.n	800656c <_dtoa_r+0x764>
 800655a:	42bb      	cmp	r3, r7
 800655c:	bfa8      	it	ge
 800655e:	463b      	movge	r3, r7
 8006560:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006562:	eba9 0903 	sub.w	r9, r9, r3
 8006566:	1aff      	subs	r7, r7, r3
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	9309      	str	r3, [sp, #36]	; 0x24
 800656c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800656e:	b1f3      	cbz	r3, 80065ae <_dtoa_r+0x7a6>
 8006570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 80a0 	beq.w	80066b8 <_dtoa_r+0x8b0>
 8006578:	2c00      	cmp	r4, #0
 800657a:	dd10      	ble.n	800659e <_dtoa_r+0x796>
 800657c:	4631      	mov	r1, r6
 800657e:	4622      	mov	r2, r4
 8006580:	4628      	mov	r0, r5
 8006582:	f000 fcd5 	bl	8006f30 <__pow5mult>
 8006586:	4652      	mov	r2, sl
 8006588:	4601      	mov	r1, r0
 800658a:	4606      	mov	r6, r0
 800658c:	4628      	mov	r0, r5
 800658e:	f000 fc27 	bl	8006de0 <__multiply>
 8006592:	4680      	mov	r8, r0
 8006594:	4651      	mov	r1, sl
 8006596:	4628      	mov	r0, r5
 8006598:	f000 fb56 	bl	8006c48 <_Bfree>
 800659c:	46c2      	mov	sl, r8
 800659e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065a0:	1b1a      	subs	r2, r3, r4
 80065a2:	d004      	beq.n	80065ae <_dtoa_r+0x7a6>
 80065a4:	4651      	mov	r1, sl
 80065a6:	4628      	mov	r0, r5
 80065a8:	f000 fcc2 	bl	8006f30 <__pow5mult>
 80065ac:	4682      	mov	sl, r0
 80065ae:	2101      	movs	r1, #1
 80065b0:	4628      	mov	r0, r5
 80065b2:	f000 fbff 	bl	8006db4 <__i2b>
 80065b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065b8:	4604      	mov	r4, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f340 8082 	ble.w	80066c4 <_dtoa_r+0x8bc>
 80065c0:	461a      	mov	r2, r3
 80065c2:	4601      	mov	r1, r0
 80065c4:	4628      	mov	r0, r5
 80065c6:	f000 fcb3 	bl	8006f30 <__pow5mult>
 80065ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065cc:	4604      	mov	r4, r0
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	dd7b      	ble.n	80066ca <_dtoa_r+0x8c2>
 80065d2:	f04f 0800 	mov.w	r8, #0
 80065d6:	6923      	ldr	r3, [r4, #16]
 80065d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80065dc:	6918      	ldr	r0, [r3, #16]
 80065de:	f000 fb9b 	bl	8006d18 <__hi0bits>
 80065e2:	f1c0 0020 	rsb	r0, r0, #32
 80065e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065e8:	4418      	add	r0, r3
 80065ea:	f010 001f 	ands.w	r0, r0, #31
 80065ee:	f000 8092 	beq.w	8006716 <_dtoa_r+0x90e>
 80065f2:	f1c0 0320 	rsb	r3, r0, #32
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	f340 8085 	ble.w	8006706 <_dtoa_r+0x8fe>
 80065fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fe:	f1c0 001c 	rsb	r0, r0, #28
 8006602:	4403      	add	r3, r0
 8006604:	4481      	add	r9, r0
 8006606:	4407      	add	r7, r0
 8006608:	9309      	str	r3, [sp, #36]	; 0x24
 800660a:	f1b9 0f00 	cmp.w	r9, #0
 800660e:	dd05      	ble.n	800661c <_dtoa_r+0x814>
 8006610:	4651      	mov	r1, sl
 8006612:	464a      	mov	r2, r9
 8006614:	4628      	mov	r0, r5
 8006616:	f000 fce5 	bl	8006fe4 <__lshift>
 800661a:	4682      	mov	sl, r0
 800661c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661e:	2b00      	cmp	r3, #0
 8006620:	dd05      	ble.n	800662e <_dtoa_r+0x826>
 8006622:	4621      	mov	r1, r4
 8006624:	461a      	mov	r2, r3
 8006626:	4628      	mov	r0, r5
 8006628:	f000 fcdc 	bl	8006fe4 <__lshift>
 800662c:	4604      	mov	r4, r0
 800662e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006630:	2b00      	cmp	r3, #0
 8006632:	d072      	beq.n	800671a <_dtoa_r+0x912>
 8006634:	4621      	mov	r1, r4
 8006636:	4650      	mov	r0, sl
 8006638:	f000 fd40 	bl	80070bc <__mcmp>
 800663c:	2800      	cmp	r0, #0
 800663e:	da6c      	bge.n	800671a <_dtoa_r+0x912>
 8006640:	2300      	movs	r3, #0
 8006642:	4651      	mov	r1, sl
 8006644:	220a      	movs	r2, #10
 8006646:	4628      	mov	r0, r5
 8006648:	f000 fb20 	bl	8006c8c <__multadd>
 800664c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800664e:	4682      	mov	sl, r0
 8006650:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006654:	2b00      	cmp	r3, #0
 8006656:	f000 81ac 	beq.w	80069b2 <_dtoa_r+0xbaa>
 800665a:	2300      	movs	r3, #0
 800665c:	4631      	mov	r1, r6
 800665e:	220a      	movs	r2, #10
 8006660:	4628      	mov	r0, r5
 8006662:	f000 fb13 	bl	8006c8c <__multadd>
 8006666:	9b06      	ldr	r3, [sp, #24]
 8006668:	4606      	mov	r6, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	f300 8093 	bgt.w	8006796 <_dtoa_r+0x98e>
 8006670:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006672:	2b02      	cmp	r3, #2
 8006674:	dc59      	bgt.n	800672a <_dtoa_r+0x922>
 8006676:	e08e      	b.n	8006796 <_dtoa_r+0x98e>
 8006678:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800667a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800667e:	e75d      	b.n	800653c <_dtoa_r+0x734>
 8006680:	9b08      	ldr	r3, [sp, #32]
 8006682:	1e5c      	subs	r4, r3, #1
 8006684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006686:	42a3      	cmp	r3, r4
 8006688:	bfbf      	itttt	lt
 800668a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800668c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800668e:	1ae3      	sublt	r3, r4, r3
 8006690:	18d2      	addlt	r2, r2, r3
 8006692:	bfa8      	it	ge
 8006694:	1b1c      	subge	r4, r3, r4
 8006696:	9b08      	ldr	r3, [sp, #32]
 8006698:	bfbe      	ittt	lt
 800669a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800669c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800669e:	2400      	movlt	r4, #0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	bfb5      	itete	lt
 80066a4:	eba9 0703 	sublt.w	r7, r9, r3
 80066a8:	464f      	movge	r7, r9
 80066aa:	2300      	movlt	r3, #0
 80066ac:	9b08      	ldrge	r3, [sp, #32]
 80066ae:	e747      	b.n	8006540 <_dtoa_r+0x738>
 80066b0:	464f      	mov	r7, r9
 80066b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066b4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80066b6:	e74c      	b.n	8006552 <_dtoa_r+0x74a>
 80066b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066ba:	e773      	b.n	80065a4 <_dtoa_r+0x79c>
 80066bc:	3fe00000 	.word	0x3fe00000
 80066c0:	40240000 	.word	0x40240000
 80066c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	dc18      	bgt.n	80066fc <_dtoa_r+0x8f4>
 80066ca:	9b04      	ldr	r3, [sp, #16]
 80066cc:	b9b3      	cbnz	r3, 80066fc <_dtoa_r+0x8f4>
 80066ce:	9b05      	ldr	r3, [sp, #20]
 80066d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066d4:	b993      	cbnz	r3, 80066fc <_dtoa_r+0x8f4>
 80066d6:	9b05      	ldr	r3, [sp, #20]
 80066d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066dc:	0d1b      	lsrs	r3, r3, #20
 80066de:	051b      	lsls	r3, r3, #20
 80066e0:	b17b      	cbz	r3, 8006702 <_dtoa_r+0x8fa>
 80066e2:	f04f 0801 	mov.w	r8, #1
 80066e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e8:	f109 0901 	add.w	r9, r9, #1
 80066ec:	3301      	adds	r3, #1
 80066ee:	9309      	str	r3, [sp, #36]	; 0x24
 80066f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f47f af6f 	bne.w	80065d6 <_dtoa_r+0x7ce>
 80066f8:	2001      	movs	r0, #1
 80066fa:	e774      	b.n	80065e6 <_dtoa_r+0x7de>
 80066fc:	f04f 0800 	mov.w	r8, #0
 8006700:	e7f6      	b.n	80066f0 <_dtoa_r+0x8e8>
 8006702:	4698      	mov	r8, r3
 8006704:	e7f4      	b.n	80066f0 <_dtoa_r+0x8e8>
 8006706:	d080      	beq.n	800660a <_dtoa_r+0x802>
 8006708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800670a:	331c      	adds	r3, #28
 800670c:	441a      	add	r2, r3
 800670e:	4499      	add	r9, r3
 8006710:	441f      	add	r7, r3
 8006712:	9209      	str	r2, [sp, #36]	; 0x24
 8006714:	e779      	b.n	800660a <_dtoa_r+0x802>
 8006716:	4603      	mov	r3, r0
 8006718:	e7f6      	b.n	8006708 <_dtoa_r+0x900>
 800671a:	9b08      	ldr	r3, [sp, #32]
 800671c:	2b00      	cmp	r3, #0
 800671e:	dc34      	bgt.n	800678a <_dtoa_r+0x982>
 8006720:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006722:	2b02      	cmp	r3, #2
 8006724:	dd31      	ble.n	800678a <_dtoa_r+0x982>
 8006726:	9b08      	ldr	r3, [sp, #32]
 8006728:	9306      	str	r3, [sp, #24]
 800672a:	9b06      	ldr	r3, [sp, #24]
 800672c:	b963      	cbnz	r3, 8006748 <_dtoa_r+0x940>
 800672e:	4621      	mov	r1, r4
 8006730:	2205      	movs	r2, #5
 8006732:	4628      	mov	r0, r5
 8006734:	f000 faaa 	bl	8006c8c <__multadd>
 8006738:	4601      	mov	r1, r0
 800673a:	4604      	mov	r4, r0
 800673c:	4650      	mov	r0, sl
 800673e:	f000 fcbd 	bl	80070bc <__mcmp>
 8006742:	2800      	cmp	r0, #0
 8006744:	f73f adbf 	bgt.w	80062c6 <_dtoa_r+0x4be>
 8006748:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800674a:	9f03      	ldr	r7, [sp, #12]
 800674c:	ea6f 0b03 	mvn.w	fp, r3
 8006750:	f04f 0800 	mov.w	r8, #0
 8006754:	4621      	mov	r1, r4
 8006756:	4628      	mov	r0, r5
 8006758:	f000 fa76 	bl	8006c48 <_Bfree>
 800675c:	2e00      	cmp	r6, #0
 800675e:	f43f aead 	beq.w	80064bc <_dtoa_r+0x6b4>
 8006762:	f1b8 0f00 	cmp.w	r8, #0
 8006766:	d005      	beq.n	8006774 <_dtoa_r+0x96c>
 8006768:	45b0      	cmp	r8, r6
 800676a:	d003      	beq.n	8006774 <_dtoa_r+0x96c>
 800676c:	4641      	mov	r1, r8
 800676e:	4628      	mov	r0, r5
 8006770:	f000 fa6a 	bl	8006c48 <_Bfree>
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	f000 fa66 	bl	8006c48 <_Bfree>
 800677c:	e69e      	b.n	80064bc <_dtoa_r+0x6b4>
 800677e:	2400      	movs	r4, #0
 8006780:	4626      	mov	r6, r4
 8006782:	e7e1      	b.n	8006748 <_dtoa_r+0x940>
 8006784:	46c3      	mov	fp, r8
 8006786:	4626      	mov	r6, r4
 8006788:	e59d      	b.n	80062c6 <_dtoa_r+0x4be>
 800678a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800678c:	2b00      	cmp	r3, #0
 800678e:	f000 80c8 	beq.w	8006922 <_dtoa_r+0xb1a>
 8006792:	9b08      	ldr	r3, [sp, #32]
 8006794:	9306      	str	r3, [sp, #24]
 8006796:	2f00      	cmp	r7, #0
 8006798:	dd05      	ble.n	80067a6 <_dtoa_r+0x99e>
 800679a:	4631      	mov	r1, r6
 800679c:	463a      	mov	r2, r7
 800679e:	4628      	mov	r0, r5
 80067a0:	f000 fc20 	bl	8006fe4 <__lshift>
 80067a4:	4606      	mov	r6, r0
 80067a6:	f1b8 0f00 	cmp.w	r8, #0
 80067aa:	d05b      	beq.n	8006864 <_dtoa_r+0xa5c>
 80067ac:	4628      	mov	r0, r5
 80067ae:	6871      	ldr	r1, [r6, #4]
 80067b0:	f000 fa0a 	bl	8006bc8 <_Balloc>
 80067b4:	4607      	mov	r7, r0
 80067b6:	b928      	cbnz	r0, 80067c4 <_dtoa_r+0x9bc>
 80067b8:	4602      	mov	r2, r0
 80067ba:	f240 21ef 	movw	r1, #751	; 0x2ef
 80067be:	4b81      	ldr	r3, [pc, #516]	; (80069c4 <_dtoa_r+0xbbc>)
 80067c0:	f7ff bb36 	b.w	8005e30 <_dtoa_r+0x28>
 80067c4:	6932      	ldr	r2, [r6, #16]
 80067c6:	f106 010c 	add.w	r1, r6, #12
 80067ca:	3202      	adds	r2, #2
 80067cc:	0092      	lsls	r2, r2, #2
 80067ce:	300c      	adds	r0, #12
 80067d0:	f7ff fa83 	bl	8005cda <memcpy>
 80067d4:	2201      	movs	r2, #1
 80067d6:	4639      	mov	r1, r7
 80067d8:	4628      	mov	r0, r5
 80067da:	f000 fc03 	bl	8006fe4 <__lshift>
 80067de:	46b0      	mov	r8, r6
 80067e0:	4606      	mov	r6, r0
 80067e2:	9b03      	ldr	r3, [sp, #12]
 80067e4:	9a03      	ldr	r2, [sp, #12]
 80067e6:	3301      	adds	r3, #1
 80067e8:	9308      	str	r3, [sp, #32]
 80067ea:	9b06      	ldr	r3, [sp, #24]
 80067ec:	4413      	add	r3, r2
 80067ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80067f0:	9b04      	ldr	r3, [sp, #16]
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	930a      	str	r3, [sp, #40]	; 0x28
 80067f8:	9b08      	ldr	r3, [sp, #32]
 80067fa:	4621      	mov	r1, r4
 80067fc:	3b01      	subs	r3, #1
 80067fe:	4650      	mov	r0, sl
 8006800:	9304      	str	r3, [sp, #16]
 8006802:	f7ff fa78 	bl	8005cf6 <quorem>
 8006806:	4641      	mov	r1, r8
 8006808:	9006      	str	r0, [sp, #24]
 800680a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800680e:	4650      	mov	r0, sl
 8006810:	f000 fc54 	bl	80070bc <__mcmp>
 8006814:	4632      	mov	r2, r6
 8006816:	9009      	str	r0, [sp, #36]	; 0x24
 8006818:	4621      	mov	r1, r4
 800681a:	4628      	mov	r0, r5
 800681c:	f000 fc6a 	bl	80070f4 <__mdiff>
 8006820:	68c2      	ldr	r2, [r0, #12]
 8006822:	4607      	mov	r7, r0
 8006824:	bb02      	cbnz	r2, 8006868 <_dtoa_r+0xa60>
 8006826:	4601      	mov	r1, r0
 8006828:	4650      	mov	r0, sl
 800682a:	f000 fc47 	bl	80070bc <__mcmp>
 800682e:	4602      	mov	r2, r0
 8006830:	4639      	mov	r1, r7
 8006832:	4628      	mov	r0, r5
 8006834:	920c      	str	r2, [sp, #48]	; 0x30
 8006836:	f000 fa07 	bl	8006c48 <_Bfree>
 800683a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800683c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800683e:	9f08      	ldr	r7, [sp, #32]
 8006840:	ea43 0102 	orr.w	r1, r3, r2
 8006844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006846:	4319      	orrs	r1, r3
 8006848:	d110      	bne.n	800686c <_dtoa_r+0xa64>
 800684a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800684e:	d029      	beq.n	80068a4 <_dtoa_r+0xa9c>
 8006850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006852:	2b00      	cmp	r3, #0
 8006854:	dd02      	ble.n	800685c <_dtoa_r+0xa54>
 8006856:	9b06      	ldr	r3, [sp, #24]
 8006858:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800685c:	9b04      	ldr	r3, [sp, #16]
 800685e:	f883 9000 	strb.w	r9, [r3]
 8006862:	e777      	b.n	8006754 <_dtoa_r+0x94c>
 8006864:	4630      	mov	r0, r6
 8006866:	e7ba      	b.n	80067de <_dtoa_r+0x9d6>
 8006868:	2201      	movs	r2, #1
 800686a:	e7e1      	b.n	8006830 <_dtoa_r+0xa28>
 800686c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800686e:	2b00      	cmp	r3, #0
 8006870:	db04      	blt.n	800687c <_dtoa_r+0xa74>
 8006872:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006874:	430b      	orrs	r3, r1
 8006876:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006878:	430b      	orrs	r3, r1
 800687a:	d120      	bne.n	80068be <_dtoa_r+0xab6>
 800687c:	2a00      	cmp	r2, #0
 800687e:	dded      	ble.n	800685c <_dtoa_r+0xa54>
 8006880:	4651      	mov	r1, sl
 8006882:	2201      	movs	r2, #1
 8006884:	4628      	mov	r0, r5
 8006886:	f000 fbad 	bl	8006fe4 <__lshift>
 800688a:	4621      	mov	r1, r4
 800688c:	4682      	mov	sl, r0
 800688e:	f000 fc15 	bl	80070bc <__mcmp>
 8006892:	2800      	cmp	r0, #0
 8006894:	dc03      	bgt.n	800689e <_dtoa_r+0xa96>
 8006896:	d1e1      	bne.n	800685c <_dtoa_r+0xa54>
 8006898:	f019 0f01 	tst.w	r9, #1
 800689c:	d0de      	beq.n	800685c <_dtoa_r+0xa54>
 800689e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068a2:	d1d8      	bne.n	8006856 <_dtoa_r+0xa4e>
 80068a4:	2339      	movs	r3, #57	; 0x39
 80068a6:	9a04      	ldr	r2, [sp, #16]
 80068a8:	7013      	strb	r3, [r2, #0]
 80068aa:	463b      	mov	r3, r7
 80068ac:	461f      	mov	r7, r3
 80068ae:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80068b2:	3b01      	subs	r3, #1
 80068b4:	2a39      	cmp	r2, #57	; 0x39
 80068b6:	d06b      	beq.n	8006990 <_dtoa_r+0xb88>
 80068b8:	3201      	adds	r2, #1
 80068ba:	701a      	strb	r2, [r3, #0]
 80068bc:	e74a      	b.n	8006754 <_dtoa_r+0x94c>
 80068be:	2a00      	cmp	r2, #0
 80068c0:	dd07      	ble.n	80068d2 <_dtoa_r+0xaca>
 80068c2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068c6:	d0ed      	beq.n	80068a4 <_dtoa_r+0xa9c>
 80068c8:	9a04      	ldr	r2, [sp, #16]
 80068ca:	f109 0301 	add.w	r3, r9, #1
 80068ce:	7013      	strb	r3, [r2, #0]
 80068d0:	e740      	b.n	8006754 <_dtoa_r+0x94c>
 80068d2:	9b08      	ldr	r3, [sp, #32]
 80068d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068d6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80068da:	4293      	cmp	r3, r2
 80068dc:	d042      	beq.n	8006964 <_dtoa_r+0xb5c>
 80068de:	4651      	mov	r1, sl
 80068e0:	2300      	movs	r3, #0
 80068e2:	220a      	movs	r2, #10
 80068e4:	4628      	mov	r0, r5
 80068e6:	f000 f9d1 	bl	8006c8c <__multadd>
 80068ea:	45b0      	cmp	r8, r6
 80068ec:	4682      	mov	sl, r0
 80068ee:	f04f 0300 	mov.w	r3, #0
 80068f2:	f04f 020a 	mov.w	r2, #10
 80068f6:	4641      	mov	r1, r8
 80068f8:	4628      	mov	r0, r5
 80068fa:	d107      	bne.n	800690c <_dtoa_r+0xb04>
 80068fc:	f000 f9c6 	bl	8006c8c <__multadd>
 8006900:	4680      	mov	r8, r0
 8006902:	4606      	mov	r6, r0
 8006904:	9b08      	ldr	r3, [sp, #32]
 8006906:	3301      	adds	r3, #1
 8006908:	9308      	str	r3, [sp, #32]
 800690a:	e775      	b.n	80067f8 <_dtoa_r+0x9f0>
 800690c:	f000 f9be 	bl	8006c8c <__multadd>
 8006910:	4631      	mov	r1, r6
 8006912:	4680      	mov	r8, r0
 8006914:	2300      	movs	r3, #0
 8006916:	220a      	movs	r2, #10
 8006918:	4628      	mov	r0, r5
 800691a:	f000 f9b7 	bl	8006c8c <__multadd>
 800691e:	4606      	mov	r6, r0
 8006920:	e7f0      	b.n	8006904 <_dtoa_r+0xafc>
 8006922:	9b08      	ldr	r3, [sp, #32]
 8006924:	9306      	str	r3, [sp, #24]
 8006926:	9f03      	ldr	r7, [sp, #12]
 8006928:	4621      	mov	r1, r4
 800692a:	4650      	mov	r0, sl
 800692c:	f7ff f9e3 	bl	8005cf6 <quorem>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006936:	f807 9b01 	strb.w	r9, [r7], #1
 800693a:	1afa      	subs	r2, r7, r3
 800693c:	9b06      	ldr	r3, [sp, #24]
 800693e:	4293      	cmp	r3, r2
 8006940:	dd07      	ble.n	8006952 <_dtoa_r+0xb4a>
 8006942:	4651      	mov	r1, sl
 8006944:	2300      	movs	r3, #0
 8006946:	220a      	movs	r2, #10
 8006948:	4628      	mov	r0, r5
 800694a:	f000 f99f 	bl	8006c8c <__multadd>
 800694e:	4682      	mov	sl, r0
 8006950:	e7ea      	b.n	8006928 <_dtoa_r+0xb20>
 8006952:	9b06      	ldr	r3, [sp, #24]
 8006954:	f04f 0800 	mov.w	r8, #0
 8006958:	2b00      	cmp	r3, #0
 800695a:	bfcc      	ite	gt
 800695c:	461f      	movgt	r7, r3
 800695e:	2701      	movle	r7, #1
 8006960:	9b03      	ldr	r3, [sp, #12]
 8006962:	441f      	add	r7, r3
 8006964:	4651      	mov	r1, sl
 8006966:	2201      	movs	r2, #1
 8006968:	4628      	mov	r0, r5
 800696a:	f000 fb3b 	bl	8006fe4 <__lshift>
 800696e:	4621      	mov	r1, r4
 8006970:	4682      	mov	sl, r0
 8006972:	f000 fba3 	bl	80070bc <__mcmp>
 8006976:	2800      	cmp	r0, #0
 8006978:	dc97      	bgt.n	80068aa <_dtoa_r+0xaa2>
 800697a:	d102      	bne.n	8006982 <_dtoa_r+0xb7a>
 800697c:	f019 0f01 	tst.w	r9, #1
 8006980:	d193      	bne.n	80068aa <_dtoa_r+0xaa2>
 8006982:	463b      	mov	r3, r7
 8006984:	461f      	mov	r7, r3
 8006986:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800698a:	2a30      	cmp	r2, #48	; 0x30
 800698c:	d0fa      	beq.n	8006984 <_dtoa_r+0xb7c>
 800698e:	e6e1      	b.n	8006754 <_dtoa_r+0x94c>
 8006990:	9a03      	ldr	r2, [sp, #12]
 8006992:	429a      	cmp	r2, r3
 8006994:	d18a      	bne.n	80068ac <_dtoa_r+0xaa4>
 8006996:	2331      	movs	r3, #49	; 0x31
 8006998:	f10b 0b01 	add.w	fp, fp, #1
 800699c:	e797      	b.n	80068ce <_dtoa_r+0xac6>
 800699e:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <_dtoa_r+0xbc0>)
 80069a0:	f7ff ba9f 	b.w	8005ee2 <_dtoa_r+0xda>
 80069a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f47f aa77 	bne.w	8005e9a <_dtoa_r+0x92>
 80069ac:	4b07      	ldr	r3, [pc, #28]	; (80069cc <_dtoa_r+0xbc4>)
 80069ae:	f7ff ba98 	b.w	8005ee2 <_dtoa_r+0xda>
 80069b2:	9b06      	ldr	r3, [sp, #24]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	dcb6      	bgt.n	8006926 <_dtoa_r+0xb1e>
 80069b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	f73f aeb5 	bgt.w	800672a <_dtoa_r+0x922>
 80069c0:	e7b1      	b.n	8006926 <_dtoa_r+0xb1e>
 80069c2:	bf00      	nop
 80069c4:	08007f2e 	.word	0x08007f2e
 80069c8:	08007e8e 	.word	0x08007e8e
 80069cc:	08007eb2 	.word	0x08007eb2

080069d0 <_free_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4605      	mov	r5, r0
 80069d4:	2900      	cmp	r1, #0
 80069d6:	d040      	beq.n	8006a5a <_free_r+0x8a>
 80069d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069dc:	1f0c      	subs	r4, r1, #4
 80069de:	2b00      	cmp	r3, #0
 80069e0:	bfb8      	it	lt
 80069e2:	18e4      	addlt	r4, r4, r3
 80069e4:	f000 f8e4 	bl	8006bb0 <__malloc_lock>
 80069e8:	4a1c      	ldr	r2, [pc, #112]	; (8006a5c <_free_r+0x8c>)
 80069ea:	6813      	ldr	r3, [r2, #0]
 80069ec:	b933      	cbnz	r3, 80069fc <_free_r+0x2c>
 80069ee:	6063      	str	r3, [r4, #4]
 80069f0:	6014      	str	r4, [r2, #0]
 80069f2:	4628      	mov	r0, r5
 80069f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069f8:	f000 b8e0 	b.w	8006bbc <__malloc_unlock>
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	d908      	bls.n	8006a12 <_free_r+0x42>
 8006a00:	6820      	ldr	r0, [r4, #0]
 8006a02:	1821      	adds	r1, r4, r0
 8006a04:	428b      	cmp	r3, r1
 8006a06:	bf01      	itttt	eq
 8006a08:	6819      	ldreq	r1, [r3, #0]
 8006a0a:	685b      	ldreq	r3, [r3, #4]
 8006a0c:	1809      	addeq	r1, r1, r0
 8006a0e:	6021      	streq	r1, [r4, #0]
 8006a10:	e7ed      	b.n	80069ee <_free_r+0x1e>
 8006a12:	461a      	mov	r2, r3
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	b10b      	cbz	r3, 8006a1c <_free_r+0x4c>
 8006a18:	42a3      	cmp	r3, r4
 8006a1a:	d9fa      	bls.n	8006a12 <_free_r+0x42>
 8006a1c:	6811      	ldr	r1, [r2, #0]
 8006a1e:	1850      	adds	r0, r2, r1
 8006a20:	42a0      	cmp	r0, r4
 8006a22:	d10b      	bne.n	8006a3c <_free_r+0x6c>
 8006a24:	6820      	ldr	r0, [r4, #0]
 8006a26:	4401      	add	r1, r0
 8006a28:	1850      	adds	r0, r2, r1
 8006a2a:	4283      	cmp	r3, r0
 8006a2c:	6011      	str	r1, [r2, #0]
 8006a2e:	d1e0      	bne.n	80069f2 <_free_r+0x22>
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	4408      	add	r0, r1
 8006a36:	6010      	str	r0, [r2, #0]
 8006a38:	6053      	str	r3, [r2, #4]
 8006a3a:	e7da      	b.n	80069f2 <_free_r+0x22>
 8006a3c:	d902      	bls.n	8006a44 <_free_r+0x74>
 8006a3e:	230c      	movs	r3, #12
 8006a40:	602b      	str	r3, [r5, #0]
 8006a42:	e7d6      	b.n	80069f2 <_free_r+0x22>
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	1821      	adds	r1, r4, r0
 8006a48:	428b      	cmp	r3, r1
 8006a4a:	bf01      	itttt	eq
 8006a4c:	6819      	ldreq	r1, [r3, #0]
 8006a4e:	685b      	ldreq	r3, [r3, #4]
 8006a50:	1809      	addeq	r1, r1, r0
 8006a52:	6021      	streq	r1, [r4, #0]
 8006a54:	6063      	str	r3, [r4, #4]
 8006a56:	6054      	str	r4, [r2, #4]
 8006a58:	e7cb      	b.n	80069f2 <_free_r+0x22>
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	200004fc 	.word	0x200004fc

08006a60 <malloc>:
 8006a60:	4b02      	ldr	r3, [pc, #8]	; (8006a6c <malloc+0xc>)
 8006a62:	4601      	mov	r1, r0
 8006a64:	6818      	ldr	r0, [r3, #0]
 8006a66:	f000 b823 	b.w	8006ab0 <_malloc_r>
 8006a6a:	bf00      	nop
 8006a6c:	20000064 	.word	0x20000064

08006a70 <sbrk_aligned>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	4e0e      	ldr	r6, [pc, #56]	; (8006aac <sbrk_aligned+0x3c>)
 8006a74:	460c      	mov	r4, r1
 8006a76:	6831      	ldr	r1, [r6, #0]
 8006a78:	4605      	mov	r5, r0
 8006a7a:	b911      	cbnz	r1, 8006a82 <sbrk_aligned+0x12>
 8006a7c:	f000 fe38 	bl	80076f0 <_sbrk_r>
 8006a80:	6030      	str	r0, [r6, #0]
 8006a82:	4621      	mov	r1, r4
 8006a84:	4628      	mov	r0, r5
 8006a86:	f000 fe33 	bl	80076f0 <_sbrk_r>
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	d00a      	beq.n	8006aa4 <sbrk_aligned+0x34>
 8006a8e:	1cc4      	adds	r4, r0, #3
 8006a90:	f024 0403 	bic.w	r4, r4, #3
 8006a94:	42a0      	cmp	r0, r4
 8006a96:	d007      	beq.n	8006aa8 <sbrk_aligned+0x38>
 8006a98:	1a21      	subs	r1, r4, r0
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 fe28 	bl	80076f0 <_sbrk_r>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d101      	bne.n	8006aa8 <sbrk_aligned+0x38>
 8006aa4:	f04f 34ff 	mov.w	r4, #4294967295
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	bd70      	pop	{r4, r5, r6, pc}
 8006aac:	20000500 	.word	0x20000500

08006ab0 <_malloc_r>:
 8006ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ab4:	1ccd      	adds	r5, r1, #3
 8006ab6:	f025 0503 	bic.w	r5, r5, #3
 8006aba:	3508      	adds	r5, #8
 8006abc:	2d0c      	cmp	r5, #12
 8006abe:	bf38      	it	cc
 8006ac0:	250c      	movcc	r5, #12
 8006ac2:	2d00      	cmp	r5, #0
 8006ac4:	4607      	mov	r7, r0
 8006ac6:	db01      	blt.n	8006acc <_malloc_r+0x1c>
 8006ac8:	42a9      	cmp	r1, r5
 8006aca:	d905      	bls.n	8006ad8 <_malloc_r+0x28>
 8006acc:	230c      	movs	r3, #12
 8006ace:	2600      	movs	r6, #0
 8006ad0:	603b      	str	r3, [r7, #0]
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ad8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006bac <_malloc_r+0xfc>
 8006adc:	f000 f868 	bl	8006bb0 <__malloc_lock>
 8006ae0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ae4:	461c      	mov	r4, r3
 8006ae6:	bb5c      	cbnz	r4, 8006b40 <_malloc_r+0x90>
 8006ae8:	4629      	mov	r1, r5
 8006aea:	4638      	mov	r0, r7
 8006aec:	f7ff ffc0 	bl	8006a70 <sbrk_aligned>
 8006af0:	1c43      	adds	r3, r0, #1
 8006af2:	4604      	mov	r4, r0
 8006af4:	d155      	bne.n	8006ba2 <_malloc_r+0xf2>
 8006af6:	f8d8 4000 	ldr.w	r4, [r8]
 8006afa:	4626      	mov	r6, r4
 8006afc:	2e00      	cmp	r6, #0
 8006afe:	d145      	bne.n	8006b8c <_malloc_r+0xdc>
 8006b00:	2c00      	cmp	r4, #0
 8006b02:	d048      	beq.n	8006b96 <_malloc_r+0xe6>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	4631      	mov	r1, r6
 8006b08:	4638      	mov	r0, r7
 8006b0a:	eb04 0903 	add.w	r9, r4, r3
 8006b0e:	f000 fdef 	bl	80076f0 <_sbrk_r>
 8006b12:	4581      	cmp	r9, r0
 8006b14:	d13f      	bne.n	8006b96 <_malloc_r+0xe6>
 8006b16:	6821      	ldr	r1, [r4, #0]
 8006b18:	4638      	mov	r0, r7
 8006b1a:	1a6d      	subs	r5, r5, r1
 8006b1c:	4629      	mov	r1, r5
 8006b1e:	f7ff ffa7 	bl	8006a70 <sbrk_aligned>
 8006b22:	3001      	adds	r0, #1
 8006b24:	d037      	beq.n	8006b96 <_malloc_r+0xe6>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	442b      	add	r3, r5
 8006b2a:	6023      	str	r3, [r4, #0]
 8006b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d038      	beq.n	8006ba6 <_malloc_r+0xf6>
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	42a2      	cmp	r2, r4
 8006b38:	d12b      	bne.n	8006b92 <_malloc_r+0xe2>
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	605a      	str	r2, [r3, #4]
 8006b3e:	e00f      	b.n	8006b60 <_malloc_r+0xb0>
 8006b40:	6822      	ldr	r2, [r4, #0]
 8006b42:	1b52      	subs	r2, r2, r5
 8006b44:	d41f      	bmi.n	8006b86 <_malloc_r+0xd6>
 8006b46:	2a0b      	cmp	r2, #11
 8006b48:	d917      	bls.n	8006b7a <_malloc_r+0xca>
 8006b4a:	1961      	adds	r1, r4, r5
 8006b4c:	42a3      	cmp	r3, r4
 8006b4e:	6025      	str	r5, [r4, #0]
 8006b50:	bf18      	it	ne
 8006b52:	6059      	strne	r1, [r3, #4]
 8006b54:	6863      	ldr	r3, [r4, #4]
 8006b56:	bf08      	it	eq
 8006b58:	f8c8 1000 	streq.w	r1, [r8]
 8006b5c:	5162      	str	r2, [r4, r5]
 8006b5e:	604b      	str	r3, [r1, #4]
 8006b60:	4638      	mov	r0, r7
 8006b62:	f104 060b 	add.w	r6, r4, #11
 8006b66:	f000 f829 	bl	8006bbc <__malloc_unlock>
 8006b6a:	f026 0607 	bic.w	r6, r6, #7
 8006b6e:	1d23      	adds	r3, r4, #4
 8006b70:	1af2      	subs	r2, r6, r3
 8006b72:	d0ae      	beq.n	8006ad2 <_malloc_r+0x22>
 8006b74:	1b9b      	subs	r3, r3, r6
 8006b76:	50a3      	str	r3, [r4, r2]
 8006b78:	e7ab      	b.n	8006ad2 <_malloc_r+0x22>
 8006b7a:	42a3      	cmp	r3, r4
 8006b7c:	6862      	ldr	r2, [r4, #4]
 8006b7e:	d1dd      	bne.n	8006b3c <_malloc_r+0x8c>
 8006b80:	f8c8 2000 	str.w	r2, [r8]
 8006b84:	e7ec      	b.n	8006b60 <_malloc_r+0xb0>
 8006b86:	4623      	mov	r3, r4
 8006b88:	6864      	ldr	r4, [r4, #4]
 8006b8a:	e7ac      	b.n	8006ae6 <_malloc_r+0x36>
 8006b8c:	4634      	mov	r4, r6
 8006b8e:	6876      	ldr	r6, [r6, #4]
 8006b90:	e7b4      	b.n	8006afc <_malloc_r+0x4c>
 8006b92:	4613      	mov	r3, r2
 8006b94:	e7cc      	b.n	8006b30 <_malloc_r+0x80>
 8006b96:	230c      	movs	r3, #12
 8006b98:	4638      	mov	r0, r7
 8006b9a:	603b      	str	r3, [r7, #0]
 8006b9c:	f000 f80e 	bl	8006bbc <__malloc_unlock>
 8006ba0:	e797      	b.n	8006ad2 <_malloc_r+0x22>
 8006ba2:	6025      	str	r5, [r4, #0]
 8006ba4:	e7dc      	b.n	8006b60 <_malloc_r+0xb0>
 8006ba6:	605b      	str	r3, [r3, #4]
 8006ba8:	deff      	udf	#255	; 0xff
 8006baa:	bf00      	nop
 8006bac:	200004fc 	.word	0x200004fc

08006bb0 <__malloc_lock>:
 8006bb0:	4801      	ldr	r0, [pc, #4]	; (8006bb8 <__malloc_lock+0x8>)
 8006bb2:	f7ff b882 	b.w	8005cba <__retarget_lock_acquire_recursive>
 8006bb6:	bf00      	nop
 8006bb8:	200004f8 	.word	0x200004f8

08006bbc <__malloc_unlock>:
 8006bbc:	4801      	ldr	r0, [pc, #4]	; (8006bc4 <__malloc_unlock+0x8>)
 8006bbe:	f7ff b87d 	b.w	8005cbc <__retarget_lock_release_recursive>
 8006bc2:	bf00      	nop
 8006bc4:	200004f8 	.word	0x200004f8

08006bc8 <_Balloc>:
 8006bc8:	b570      	push	{r4, r5, r6, lr}
 8006bca:	69c6      	ldr	r6, [r0, #28]
 8006bcc:	4604      	mov	r4, r0
 8006bce:	460d      	mov	r5, r1
 8006bd0:	b976      	cbnz	r6, 8006bf0 <_Balloc+0x28>
 8006bd2:	2010      	movs	r0, #16
 8006bd4:	f7ff ff44 	bl	8006a60 <malloc>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	61e0      	str	r0, [r4, #28]
 8006bdc:	b920      	cbnz	r0, 8006be8 <_Balloc+0x20>
 8006bde:	216b      	movs	r1, #107	; 0x6b
 8006be0:	4b17      	ldr	r3, [pc, #92]	; (8006c40 <_Balloc+0x78>)
 8006be2:	4818      	ldr	r0, [pc, #96]	; (8006c44 <_Balloc+0x7c>)
 8006be4:	f000 fd94 	bl	8007710 <__assert_func>
 8006be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bec:	6006      	str	r6, [r0, #0]
 8006bee:	60c6      	str	r6, [r0, #12]
 8006bf0:	69e6      	ldr	r6, [r4, #28]
 8006bf2:	68f3      	ldr	r3, [r6, #12]
 8006bf4:	b183      	cbz	r3, 8006c18 <_Balloc+0x50>
 8006bf6:	69e3      	ldr	r3, [r4, #28]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bfe:	b9b8      	cbnz	r0, 8006c30 <_Balloc+0x68>
 8006c00:	2101      	movs	r1, #1
 8006c02:	fa01 f605 	lsl.w	r6, r1, r5
 8006c06:	1d72      	adds	r2, r6, #5
 8006c08:	4620      	mov	r0, r4
 8006c0a:	0092      	lsls	r2, r2, #2
 8006c0c:	f000 fd9e 	bl	800774c <_calloc_r>
 8006c10:	b160      	cbz	r0, 8006c2c <_Balloc+0x64>
 8006c12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c16:	e00e      	b.n	8006c36 <_Balloc+0x6e>
 8006c18:	2221      	movs	r2, #33	; 0x21
 8006c1a:	2104      	movs	r1, #4
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 fd95 	bl	800774c <_calloc_r>
 8006c22:	69e3      	ldr	r3, [r4, #28]
 8006c24:	60f0      	str	r0, [r6, #12]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1e4      	bne.n	8006bf6 <_Balloc+0x2e>
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	6802      	ldr	r2, [r0, #0]
 8006c32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c36:	2300      	movs	r3, #0
 8006c38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c3c:	e7f7      	b.n	8006c2e <_Balloc+0x66>
 8006c3e:	bf00      	nop
 8006c40:	08007ebf 	.word	0x08007ebf
 8006c44:	08007f3f 	.word	0x08007f3f

08006c48 <_Bfree>:
 8006c48:	b570      	push	{r4, r5, r6, lr}
 8006c4a:	69c6      	ldr	r6, [r0, #28]
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	460c      	mov	r4, r1
 8006c50:	b976      	cbnz	r6, 8006c70 <_Bfree+0x28>
 8006c52:	2010      	movs	r0, #16
 8006c54:	f7ff ff04 	bl	8006a60 <malloc>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	61e8      	str	r0, [r5, #28]
 8006c5c:	b920      	cbnz	r0, 8006c68 <_Bfree+0x20>
 8006c5e:	218f      	movs	r1, #143	; 0x8f
 8006c60:	4b08      	ldr	r3, [pc, #32]	; (8006c84 <_Bfree+0x3c>)
 8006c62:	4809      	ldr	r0, [pc, #36]	; (8006c88 <_Bfree+0x40>)
 8006c64:	f000 fd54 	bl	8007710 <__assert_func>
 8006c68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c6c:	6006      	str	r6, [r0, #0]
 8006c6e:	60c6      	str	r6, [r0, #12]
 8006c70:	b13c      	cbz	r4, 8006c82 <_Bfree+0x3a>
 8006c72:	69eb      	ldr	r3, [r5, #28]
 8006c74:	6862      	ldr	r2, [r4, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c7c:	6021      	str	r1, [r4, #0]
 8006c7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c82:	bd70      	pop	{r4, r5, r6, pc}
 8006c84:	08007ebf 	.word	0x08007ebf
 8006c88:	08007f3f 	.word	0x08007f3f

08006c8c <__multadd>:
 8006c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c90:	4607      	mov	r7, r0
 8006c92:	460c      	mov	r4, r1
 8006c94:	461e      	mov	r6, r3
 8006c96:	2000      	movs	r0, #0
 8006c98:	690d      	ldr	r5, [r1, #16]
 8006c9a:	f101 0c14 	add.w	ip, r1, #20
 8006c9e:	f8dc 3000 	ldr.w	r3, [ip]
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	b299      	uxth	r1, r3
 8006ca6:	fb02 6101 	mla	r1, r2, r1, r6
 8006caa:	0c1e      	lsrs	r6, r3, #16
 8006cac:	0c0b      	lsrs	r3, r1, #16
 8006cae:	fb02 3306 	mla	r3, r2, r6, r3
 8006cb2:	b289      	uxth	r1, r1
 8006cb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cb8:	4285      	cmp	r5, r0
 8006cba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cbe:	f84c 1b04 	str.w	r1, [ip], #4
 8006cc2:	dcec      	bgt.n	8006c9e <__multadd+0x12>
 8006cc4:	b30e      	cbz	r6, 8006d0a <__multadd+0x7e>
 8006cc6:	68a3      	ldr	r3, [r4, #8]
 8006cc8:	42ab      	cmp	r3, r5
 8006cca:	dc19      	bgt.n	8006d00 <__multadd+0x74>
 8006ccc:	6861      	ldr	r1, [r4, #4]
 8006cce:	4638      	mov	r0, r7
 8006cd0:	3101      	adds	r1, #1
 8006cd2:	f7ff ff79 	bl	8006bc8 <_Balloc>
 8006cd6:	4680      	mov	r8, r0
 8006cd8:	b928      	cbnz	r0, 8006ce6 <__multadd+0x5a>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	21ba      	movs	r1, #186	; 0xba
 8006cde:	4b0c      	ldr	r3, [pc, #48]	; (8006d10 <__multadd+0x84>)
 8006ce0:	480c      	ldr	r0, [pc, #48]	; (8006d14 <__multadd+0x88>)
 8006ce2:	f000 fd15 	bl	8007710 <__assert_func>
 8006ce6:	6922      	ldr	r2, [r4, #16]
 8006ce8:	f104 010c 	add.w	r1, r4, #12
 8006cec:	3202      	adds	r2, #2
 8006cee:	0092      	lsls	r2, r2, #2
 8006cf0:	300c      	adds	r0, #12
 8006cf2:	f7fe fff2 	bl	8005cda <memcpy>
 8006cf6:	4621      	mov	r1, r4
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f7ff ffa5 	bl	8006c48 <_Bfree>
 8006cfe:	4644      	mov	r4, r8
 8006d00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d04:	3501      	adds	r5, #1
 8006d06:	615e      	str	r6, [r3, #20]
 8006d08:	6125      	str	r5, [r4, #16]
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d10:	08007f2e 	.word	0x08007f2e
 8006d14:	08007f3f 	.word	0x08007f3f

08006d18 <__hi0bits>:
 8006d18:	0c02      	lsrs	r2, r0, #16
 8006d1a:	0412      	lsls	r2, r2, #16
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	b9ca      	cbnz	r2, 8006d54 <__hi0bits+0x3c>
 8006d20:	0403      	lsls	r3, r0, #16
 8006d22:	2010      	movs	r0, #16
 8006d24:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006d28:	bf04      	itt	eq
 8006d2a:	021b      	lsleq	r3, r3, #8
 8006d2c:	3008      	addeq	r0, #8
 8006d2e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006d32:	bf04      	itt	eq
 8006d34:	011b      	lsleq	r3, r3, #4
 8006d36:	3004      	addeq	r0, #4
 8006d38:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006d3c:	bf04      	itt	eq
 8006d3e:	009b      	lsleq	r3, r3, #2
 8006d40:	3002      	addeq	r0, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	db05      	blt.n	8006d52 <__hi0bits+0x3a>
 8006d46:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006d4a:	f100 0001 	add.w	r0, r0, #1
 8006d4e:	bf08      	it	eq
 8006d50:	2020      	moveq	r0, #32
 8006d52:	4770      	bx	lr
 8006d54:	2000      	movs	r0, #0
 8006d56:	e7e5      	b.n	8006d24 <__hi0bits+0xc>

08006d58 <__lo0bits>:
 8006d58:	6803      	ldr	r3, [r0, #0]
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	f013 0007 	ands.w	r0, r3, #7
 8006d60:	d00b      	beq.n	8006d7a <__lo0bits+0x22>
 8006d62:	07d9      	lsls	r1, r3, #31
 8006d64:	d421      	bmi.n	8006daa <__lo0bits+0x52>
 8006d66:	0798      	lsls	r0, r3, #30
 8006d68:	bf49      	itett	mi
 8006d6a:	085b      	lsrmi	r3, r3, #1
 8006d6c:	089b      	lsrpl	r3, r3, #2
 8006d6e:	2001      	movmi	r0, #1
 8006d70:	6013      	strmi	r3, [r2, #0]
 8006d72:	bf5c      	itt	pl
 8006d74:	2002      	movpl	r0, #2
 8006d76:	6013      	strpl	r3, [r2, #0]
 8006d78:	4770      	bx	lr
 8006d7a:	b299      	uxth	r1, r3
 8006d7c:	b909      	cbnz	r1, 8006d82 <__lo0bits+0x2a>
 8006d7e:	2010      	movs	r0, #16
 8006d80:	0c1b      	lsrs	r3, r3, #16
 8006d82:	b2d9      	uxtb	r1, r3
 8006d84:	b909      	cbnz	r1, 8006d8a <__lo0bits+0x32>
 8006d86:	3008      	adds	r0, #8
 8006d88:	0a1b      	lsrs	r3, r3, #8
 8006d8a:	0719      	lsls	r1, r3, #28
 8006d8c:	bf04      	itt	eq
 8006d8e:	091b      	lsreq	r3, r3, #4
 8006d90:	3004      	addeq	r0, #4
 8006d92:	0799      	lsls	r1, r3, #30
 8006d94:	bf04      	itt	eq
 8006d96:	089b      	lsreq	r3, r3, #2
 8006d98:	3002      	addeq	r0, #2
 8006d9a:	07d9      	lsls	r1, r3, #31
 8006d9c:	d403      	bmi.n	8006da6 <__lo0bits+0x4e>
 8006d9e:	085b      	lsrs	r3, r3, #1
 8006da0:	f100 0001 	add.w	r0, r0, #1
 8006da4:	d003      	beq.n	8006dae <__lo0bits+0x56>
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	4770      	bx	lr
 8006daa:	2000      	movs	r0, #0
 8006dac:	4770      	bx	lr
 8006dae:	2020      	movs	r0, #32
 8006db0:	4770      	bx	lr
	...

08006db4 <__i2b>:
 8006db4:	b510      	push	{r4, lr}
 8006db6:	460c      	mov	r4, r1
 8006db8:	2101      	movs	r1, #1
 8006dba:	f7ff ff05 	bl	8006bc8 <_Balloc>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	b928      	cbnz	r0, 8006dce <__i2b+0x1a>
 8006dc2:	f240 1145 	movw	r1, #325	; 0x145
 8006dc6:	4b04      	ldr	r3, [pc, #16]	; (8006dd8 <__i2b+0x24>)
 8006dc8:	4804      	ldr	r0, [pc, #16]	; (8006ddc <__i2b+0x28>)
 8006dca:	f000 fca1 	bl	8007710 <__assert_func>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	6144      	str	r4, [r0, #20]
 8006dd2:	6103      	str	r3, [r0, #16]
 8006dd4:	bd10      	pop	{r4, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08007f2e 	.word	0x08007f2e
 8006ddc:	08007f3f 	.word	0x08007f3f

08006de0 <__multiply>:
 8006de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de4:	4691      	mov	r9, r2
 8006de6:	690a      	ldr	r2, [r1, #16]
 8006de8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006dec:	460c      	mov	r4, r1
 8006dee:	429a      	cmp	r2, r3
 8006df0:	bfbe      	ittt	lt
 8006df2:	460b      	movlt	r3, r1
 8006df4:	464c      	movlt	r4, r9
 8006df6:	4699      	movlt	r9, r3
 8006df8:	6927      	ldr	r7, [r4, #16]
 8006dfa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006dfe:	68a3      	ldr	r3, [r4, #8]
 8006e00:	6861      	ldr	r1, [r4, #4]
 8006e02:	eb07 060a 	add.w	r6, r7, sl
 8006e06:	42b3      	cmp	r3, r6
 8006e08:	b085      	sub	sp, #20
 8006e0a:	bfb8      	it	lt
 8006e0c:	3101      	addlt	r1, #1
 8006e0e:	f7ff fedb 	bl	8006bc8 <_Balloc>
 8006e12:	b930      	cbnz	r0, 8006e22 <__multiply+0x42>
 8006e14:	4602      	mov	r2, r0
 8006e16:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006e1a:	4b43      	ldr	r3, [pc, #268]	; (8006f28 <__multiply+0x148>)
 8006e1c:	4843      	ldr	r0, [pc, #268]	; (8006f2c <__multiply+0x14c>)
 8006e1e:	f000 fc77 	bl	8007710 <__assert_func>
 8006e22:	f100 0514 	add.w	r5, r0, #20
 8006e26:	462b      	mov	r3, r5
 8006e28:	2200      	movs	r2, #0
 8006e2a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e2e:	4543      	cmp	r3, r8
 8006e30:	d321      	bcc.n	8006e76 <__multiply+0x96>
 8006e32:	f104 0314 	add.w	r3, r4, #20
 8006e36:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006e3a:	f109 0314 	add.w	r3, r9, #20
 8006e3e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006e42:	9202      	str	r2, [sp, #8]
 8006e44:	1b3a      	subs	r2, r7, r4
 8006e46:	3a15      	subs	r2, #21
 8006e48:	f022 0203 	bic.w	r2, r2, #3
 8006e4c:	3204      	adds	r2, #4
 8006e4e:	f104 0115 	add.w	r1, r4, #21
 8006e52:	428f      	cmp	r7, r1
 8006e54:	bf38      	it	cc
 8006e56:	2204      	movcc	r2, #4
 8006e58:	9201      	str	r2, [sp, #4]
 8006e5a:	9a02      	ldr	r2, [sp, #8]
 8006e5c:	9303      	str	r3, [sp, #12]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d80c      	bhi.n	8006e7c <__multiply+0x9c>
 8006e62:	2e00      	cmp	r6, #0
 8006e64:	dd03      	ble.n	8006e6e <__multiply+0x8e>
 8006e66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d05a      	beq.n	8006f24 <__multiply+0x144>
 8006e6e:	6106      	str	r6, [r0, #16]
 8006e70:	b005      	add	sp, #20
 8006e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e76:	f843 2b04 	str.w	r2, [r3], #4
 8006e7a:	e7d8      	b.n	8006e2e <__multiply+0x4e>
 8006e7c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e80:	f1ba 0f00 	cmp.w	sl, #0
 8006e84:	d023      	beq.n	8006ece <__multiply+0xee>
 8006e86:	46a9      	mov	r9, r5
 8006e88:	f04f 0c00 	mov.w	ip, #0
 8006e8c:	f104 0e14 	add.w	lr, r4, #20
 8006e90:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e94:	f8d9 1000 	ldr.w	r1, [r9]
 8006e98:	fa1f fb82 	uxth.w	fp, r2
 8006e9c:	b289      	uxth	r1, r1
 8006e9e:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ea2:	4461      	add	r1, ip
 8006ea4:	f8d9 c000 	ldr.w	ip, [r9]
 8006ea8:	0c12      	lsrs	r2, r2, #16
 8006eaa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006eae:	fb0a c202 	mla	r2, sl, r2, ip
 8006eb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006eb6:	b289      	uxth	r1, r1
 8006eb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ebc:	4577      	cmp	r7, lr
 8006ebe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ec2:	f849 1b04 	str.w	r1, [r9], #4
 8006ec6:	d8e3      	bhi.n	8006e90 <__multiply+0xb0>
 8006ec8:	9a01      	ldr	r2, [sp, #4]
 8006eca:	f845 c002 	str.w	ip, [r5, r2]
 8006ece:	9a03      	ldr	r2, [sp, #12]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ed6:	f1b9 0f00 	cmp.w	r9, #0
 8006eda:	d021      	beq.n	8006f20 <__multiply+0x140>
 8006edc:	46ae      	mov	lr, r5
 8006ede:	f04f 0a00 	mov.w	sl, #0
 8006ee2:	6829      	ldr	r1, [r5, #0]
 8006ee4:	f104 0c14 	add.w	ip, r4, #20
 8006ee8:	f8bc b000 	ldrh.w	fp, [ip]
 8006eec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006ef0:	b289      	uxth	r1, r1
 8006ef2:	fb09 220b 	mla	r2, r9, fp, r2
 8006ef6:	4452      	add	r2, sl
 8006ef8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006efc:	f84e 1b04 	str.w	r1, [lr], #4
 8006f00:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006f04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006f08:	f8be 1000 	ldrh.w	r1, [lr]
 8006f0c:	4567      	cmp	r7, ip
 8006f0e:	fb09 110a 	mla	r1, r9, sl, r1
 8006f12:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006f16:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006f1a:	d8e5      	bhi.n	8006ee8 <__multiply+0x108>
 8006f1c:	9a01      	ldr	r2, [sp, #4]
 8006f1e:	50a9      	str	r1, [r5, r2]
 8006f20:	3504      	adds	r5, #4
 8006f22:	e79a      	b.n	8006e5a <__multiply+0x7a>
 8006f24:	3e01      	subs	r6, #1
 8006f26:	e79c      	b.n	8006e62 <__multiply+0x82>
 8006f28:	08007f2e 	.word	0x08007f2e
 8006f2c:	08007f3f 	.word	0x08007f3f

08006f30 <__pow5mult>:
 8006f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f34:	4615      	mov	r5, r2
 8006f36:	f012 0203 	ands.w	r2, r2, #3
 8006f3a:	4606      	mov	r6, r0
 8006f3c:	460f      	mov	r7, r1
 8006f3e:	d007      	beq.n	8006f50 <__pow5mult+0x20>
 8006f40:	4c25      	ldr	r4, [pc, #148]	; (8006fd8 <__pow5mult+0xa8>)
 8006f42:	3a01      	subs	r2, #1
 8006f44:	2300      	movs	r3, #0
 8006f46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f4a:	f7ff fe9f 	bl	8006c8c <__multadd>
 8006f4e:	4607      	mov	r7, r0
 8006f50:	10ad      	asrs	r5, r5, #2
 8006f52:	d03d      	beq.n	8006fd0 <__pow5mult+0xa0>
 8006f54:	69f4      	ldr	r4, [r6, #28]
 8006f56:	b97c      	cbnz	r4, 8006f78 <__pow5mult+0x48>
 8006f58:	2010      	movs	r0, #16
 8006f5a:	f7ff fd81 	bl	8006a60 <malloc>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	61f0      	str	r0, [r6, #28]
 8006f62:	b928      	cbnz	r0, 8006f70 <__pow5mult+0x40>
 8006f64:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006f68:	4b1c      	ldr	r3, [pc, #112]	; (8006fdc <__pow5mult+0xac>)
 8006f6a:	481d      	ldr	r0, [pc, #116]	; (8006fe0 <__pow5mult+0xb0>)
 8006f6c:	f000 fbd0 	bl	8007710 <__assert_func>
 8006f70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f74:	6004      	str	r4, [r0, #0]
 8006f76:	60c4      	str	r4, [r0, #12]
 8006f78:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006f7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f80:	b94c      	cbnz	r4, 8006f96 <__pow5mult+0x66>
 8006f82:	f240 2171 	movw	r1, #625	; 0x271
 8006f86:	4630      	mov	r0, r6
 8006f88:	f7ff ff14 	bl	8006db4 <__i2b>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	4604      	mov	r4, r0
 8006f90:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f94:	6003      	str	r3, [r0, #0]
 8006f96:	f04f 0900 	mov.w	r9, #0
 8006f9a:	07eb      	lsls	r3, r5, #31
 8006f9c:	d50a      	bpl.n	8006fb4 <__pow5mult+0x84>
 8006f9e:	4639      	mov	r1, r7
 8006fa0:	4622      	mov	r2, r4
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	f7ff ff1c 	bl	8006de0 <__multiply>
 8006fa8:	4680      	mov	r8, r0
 8006faa:	4639      	mov	r1, r7
 8006fac:	4630      	mov	r0, r6
 8006fae:	f7ff fe4b 	bl	8006c48 <_Bfree>
 8006fb2:	4647      	mov	r7, r8
 8006fb4:	106d      	asrs	r5, r5, #1
 8006fb6:	d00b      	beq.n	8006fd0 <__pow5mult+0xa0>
 8006fb8:	6820      	ldr	r0, [r4, #0]
 8006fba:	b938      	cbnz	r0, 8006fcc <__pow5mult+0x9c>
 8006fbc:	4622      	mov	r2, r4
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff ff0d 	bl	8006de0 <__multiply>
 8006fc6:	6020      	str	r0, [r4, #0]
 8006fc8:	f8c0 9000 	str.w	r9, [r0]
 8006fcc:	4604      	mov	r4, r0
 8006fce:	e7e4      	b.n	8006f9a <__pow5mult+0x6a>
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fd6:	bf00      	nop
 8006fd8:	08008088 	.word	0x08008088
 8006fdc:	08007ebf 	.word	0x08007ebf
 8006fe0:	08007f3f 	.word	0x08007f3f

08006fe4 <__lshift>:
 8006fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe8:	460c      	mov	r4, r1
 8006fea:	4607      	mov	r7, r0
 8006fec:	4691      	mov	r9, r2
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	6849      	ldr	r1, [r1, #4]
 8006ff2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ff6:	68a3      	ldr	r3, [r4, #8]
 8006ff8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ffc:	f108 0601 	add.w	r6, r8, #1
 8007000:	42b3      	cmp	r3, r6
 8007002:	db0b      	blt.n	800701c <__lshift+0x38>
 8007004:	4638      	mov	r0, r7
 8007006:	f7ff fddf 	bl	8006bc8 <_Balloc>
 800700a:	4605      	mov	r5, r0
 800700c:	b948      	cbnz	r0, 8007022 <__lshift+0x3e>
 800700e:	4602      	mov	r2, r0
 8007010:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007014:	4b27      	ldr	r3, [pc, #156]	; (80070b4 <__lshift+0xd0>)
 8007016:	4828      	ldr	r0, [pc, #160]	; (80070b8 <__lshift+0xd4>)
 8007018:	f000 fb7a 	bl	8007710 <__assert_func>
 800701c:	3101      	adds	r1, #1
 800701e:	005b      	lsls	r3, r3, #1
 8007020:	e7ee      	b.n	8007000 <__lshift+0x1c>
 8007022:	2300      	movs	r3, #0
 8007024:	f100 0114 	add.w	r1, r0, #20
 8007028:	f100 0210 	add.w	r2, r0, #16
 800702c:	4618      	mov	r0, r3
 800702e:	4553      	cmp	r3, sl
 8007030:	db33      	blt.n	800709a <__lshift+0xb6>
 8007032:	6920      	ldr	r0, [r4, #16]
 8007034:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007038:	f104 0314 	add.w	r3, r4, #20
 800703c:	f019 091f 	ands.w	r9, r9, #31
 8007040:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007044:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007048:	d02b      	beq.n	80070a2 <__lshift+0xbe>
 800704a:	468a      	mov	sl, r1
 800704c:	2200      	movs	r2, #0
 800704e:	f1c9 0e20 	rsb	lr, r9, #32
 8007052:	6818      	ldr	r0, [r3, #0]
 8007054:	fa00 f009 	lsl.w	r0, r0, r9
 8007058:	4310      	orrs	r0, r2
 800705a:	f84a 0b04 	str.w	r0, [sl], #4
 800705e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007062:	459c      	cmp	ip, r3
 8007064:	fa22 f20e 	lsr.w	r2, r2, lr
 8007068:	d8f3      	bhi.n	8007052 <__lshift+0x6e>
 800706a:	ebac 0304 	sub.w	r3, ip, r4
 800706e:	3b15      	subs	r3, #21
 8007070:	f023 0303 	bic.w	r3, r3, #3
 8007074:	3304      	adds	r3, #4
 8007076:	f104 0015 	add.w	r0, r4, #21
 800707a:	4584      	cmp	ip, r0
 800707c:	bf38      	it	cc
 800707e:	2304      	movcc	r3, #4
 8007080:	50ca      	str	r2, [r1, r3]
 8007082:	b10a      	cbz	r2, 8007088 <__lshift+0xa4>
 8007084:	f108 0602 	add.w	r6, r8, #2
 8007088:	3e01      	subs	r6, #1
 800708a:	4638      	mov	r0, r7
 800708c:	4621      	mov	r1, r4
 800708e:	612e      	str	r6, [r5, #16]
 8007090:	f7ff fdda 	bl	8006c48 <_Bfree>
 8007094:	4628      	mov	r0, r5
 8007096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800709a:	f842 0f04 	str.w	r0, [r2, #4]!
 800709e:	3301      	adds	r3, #1
 80070a0:	e7c5      	b.n	800702e <__lshift+0x4a>
 80070a2:	3904      	subs	r1, #4
 80070a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80070a8:	459c      	cmp	ip, r3
 80070aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80070ae:	d8f9      	bhi.n	80070a4 <__lshift+0xc0>
 80070b0:	e7ea      	b.n	8007088 <__lshift+0xa4>
 80070b2:	bf00      	nop
 80070b4:	08007f2e 	.word	0x08007f2e
 80070b8:	08007f3f 	.word	0x08007f3f

080070bc <__mcmp>:
 80070bc:	4603      	mov	r3, r0
 80070be:	690a      	ldr	r2, [r1, #16]
 80070c0:	6900      	ldr	r0, [r0, #16]
 80070c2:	b530      	push	{r4, r5, lr}
 80070c4:	1a80      	subs	r0, r0, r2
 80070c6:	d10d      	bne.n	80070e4 <__mcmp+0x28>
 80070c8:	3314      	adds	r3, #20
 80070ca:	3114      	adds	r1, #20
 80070cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070dc:	4295      	cmp	r5, r2
 80070de:	d002      	beq.n	80070e6 <__mcmp+0x2a>
 80070e0:	d304      	bcc.n	80070ec <__mcmp+0x30>
 80070e2:	2001      	movs	r0, #1
 80070e4:	bd30      	pop	{r4, r5, pc}
 80070e6:	42a3      	cmp	r3, r4
 80070e8:	d3f4      	bcc.n	80070d4 <__mcmp+0x18>
 80070ea:	e7fb      	b.n	80070e4 <__mcmp+0x28>
 80070ec:	f04f 30ff 	mov.w	r0, #4294967295
 80070f0:	e7f8      	b.n	80070e4 <__mcmp+0x28>
	...

080070f4 <__mdiff>:
 80070f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f8:	460d      	mov	r5, r1
 80070fa:	4607      	mov	r7, r0
 80070fc:	4611      	mov	r1, r2
 80070fe:	4628      	mov	r0, r5
 8007100:	4614      	mov	r4, r2
 8007102:	f7ff ffdb 	bl	80070bc <__mcmp>
 8007106:	1e06      	subs	r6, r0, #0
 8007108:	d111      	bne.n	800712e <__mdiff+0x3a>
 800710a:	4631      	mov	r1, r6
 800710c:	4638      	mov	r0, r7
 800710e:	f7ff fd5b 	bl	8006bc8 <_Balloc>
 8007112:	4602      	mov	r2, r0
 8007114:	b928      	cbnz	r0, 8007122 <__mdiff+0x2e>
 8007116:	f240 2137 	movw	r1, #567	; 0x237
 800711a:	4b3a      	ldr	r3, [pc, #232]	; (8007204 <__mdiff+0x110>)
 800711c:	483a      	ldr	r0, [pc, #232]	; (8007208 <__mdiff+0x114>)
 800711e:	f000 faf7 	bl	8007710 <__assert_func>
 8007122:	2301      	movs	r3, #1
 8007124:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007128:	4610      	mov	r0, r2
 800712a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800712e:	bfa4      	itt	ge
 8007130:	4623      	movge	r3, r4
 8007132:	462c      	movge	r4, r5
 8007134:	4638      	mov	r0, r7
 8007136:	6861      	ldr	r1, [r4, #4]
 8007138:	bfa6      	itte	ge
 800713a:	461d      	movge	r5, r3
 800713c:	2600      	movge	r6, #0
 800713e:	2601      	movlt	r6, #1
 8007140:	f7ff fd42 	bl	8006bc8 <_Balloc>
 8007144:	4602      	mov	r2, r0
 8007146:	b918      	cbnz	r0, 8007150 <__mdiff+0x5c>
 8007148:	f240 2145 	movw	r1, #581	; 0x245
 800714c:	4b2d      	ldr	r3, [pc, #180]	; (8007204 <__mdiff+0x110>)
 800714e:	e7e5      	b.n	800711c <__mdiff+0x28>
 8007150:	f102 0814 	add.w	r8, r2, #20
 8007154:	46c2      	mov	sl, r8
 8007156:	f04f 0c00 	mov.w	ip, #0
 800715a:	6927      	ldr	r7, [r4, #16]
 800715c:	60c6      	str	r6, [r0, #12]
 800715e:	692e      	ldr	r6, [r5, #16]
 8007160:	f104 0014 	add.w	r0, r4, #20
 8007164:	f105 0914 	add.w	r9, r5, #20
 8007168:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800716c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007170:	3410      	adds	r4, #16
 8007172:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007176:	f859 3b04 	ldr.w	r3, [r9], #4
 800717a:	fa1f f18b 	uxth.w	r1, fp
 800717e:	4461      	add	r1, ip
 8007180:	fa1f fc83 	uxth.w	ip, r3
 8007184:	0c1b      	lsrs	r3, r3, #16
 8007186:	eba1 010c 	sub.w	r1, r1, ip
 800718a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800718e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007192:	b289      	uxth	r1, r1
 8007194:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007198:	454e      	cmp	r6, r9
 800719a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800719e:	f84a 1b04 	str.w	r1, [sl], #4
 80071a2:	d8e6      	bhi.n	8007172 <__mdiff+0x7e>
 80071a4:	1b73      	subs	r3, r6, r5
 80071a6:	3b15      	subs	r3, #21
 80071a8:	f023 0303 	bic.w	r3, r3, #3
 80071ac:	3515      	adds	r5, #21
 80071ae:	3304      	adds	r3, #4
 80071b0:	42ae      	cmp	r6, r5
 80071b2:	bf38      	it	cc
 80071b4:	2304      	movcc	r3, #4
 80071b6:	4418      	add	r0, r3
 80071b8:	4443      	add	r3, r8
 80071ba:	461e      	mov	r6, r3
 80071bc:	4605      	mov	r5, r0
 80071be:	4575      	cmp	r5, lr
 80071c0:	d30e      	bcc.n	80071e0 <__mdiff+0xec>
 80071c2:	f10e 0103 	add.w	r1, lr, #3
 80071c6:	1a09      	subs	r1, r1, r0
 80071c8:	f021 0103 	bic.w	r1, r1, #3
 80071cc:	3803      	subs	r0, #3
 80071ce:	4586      	cmp	lr, r0
 80071d0:	bf38      	it	cc
 80071d2:	2100      	movcc	r1, #0
 80071d4:	440b      	add	r3, r1
 80071d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071da:	b189      	cbz	r1, 8007200 <__mdiff+0x10c>
 80071dc:	6117      	str	r7, [r2, #16]
 80071de:	e7a3      	b.n	8007128 <__mdiff+0x34>
 80071e0:	f855 8b04 	ldr.w	r8, [r5], #4
 80071e4:	fa1f f188 	uxth.w	r1, r8
 80071e8:	4461      	add	r1, ip
 80071ea:	140c      	asrs	r4, r1, #16
 80071ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80071f0:	b289      	uxth	r1, r1
 80071f2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80071f6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80071fa:	f846 1b04 	str.w	r1, [r6], #4
 80071fe:	e7de      	b.n	80071be <__mdiff+0xca>
 8007200:	3f01      	subs	r7, #1
 8007202:	e7e8      	b.n	80071d6 <__mdiff+0xe2>
 8007204:	08007f2e 	.word	0x08007f2e
 8007208:	08007f3f 	.word	0x08007f3f

0800720c <__d2b>:
 800720c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800720e:	2101      	movs	r1, #1
 8007210:	4617      	mov	r7, r2
 8007212:	461c      	mov	r4, r3
 8007214:	9e08      	ldr	r6, [sp, #32]
 8007216:	f7ff fcd7 	bl	8006bc8 <_Balloc>
 800721a:	4605      	mov	r5, r0
 800721c:	b930      	cbnz	r0, 800722c <__d2b+0x20>
 800721e:	4602      	mov	r2, r0
 8007220:	f240 310f 	movw	r1, #783	; 0x30f
 8007224:	4b22      	ldr	r3, [pc, #136]	; (80072b0 <__d2b+0xa4>)
 8007226:	4823      	ldr	r0, [pc, #140]	; (80072b4 <__d2b+0xa8>)
 8007228:	f000 fa72 	bl	8007710 <__assert_func>
 800722c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007230:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007234:	bb24      	cbnz	r4, 8007280 <__d2b+0x74>
 8007236:	2f00      	cmp	r7, #0
 8007238:	9301      	str	r3, [sp, #4]
 800723a:	d026      	beq.n	800728a <__d2b+0x7e>
 800723c:	4668      	mov	r0, sp
 800723e:	9700      	str	r7, [sp, #0]
 8007240:	f7ff fd8a 	bl	8006d58 <__lo0bits>
 8007244:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007248:	b1e8      	cbz	r0, 8007286 <__d2b+0x7a>
 800724a:	f1c0 0320 	rsb	r3, r0, #32
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	430b      	orrs	r3, r1
 8007254:	40c2      	lsrs	r2, r0
 8007256:	616b      	str	r3, [r5, #20]
 8007258:	9201      	str	r2, [sp, #4]
 800725a:	9b01      	ldr	r3, [sp, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	bf14      	ite	ne
 8007260:	2102      	movne	r1, #2
 8007262:	2101      	moveq	r1, #1
 8007264:	61ab      	str	r3, [r5, #24]
 8007266:	6129      	str	r1, [r5, #16]
 8007268:	b1bc      	cbz	r4, 800729a <__d2b+0x8e>
 800726a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800726e:	4404      	add	r4, r0
 8007270:	6034      	str	r4, [r6, #0]
 8007272:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007278:	6018      	str	r0, [r3, #0]
 800727a:	4628      	mov	r0, r5
 800727c:	b003      	add	sp, #12
 800727e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007280:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007284:	e7d7      	b.n	8007236 <__d2b+0x2a>
 8007286:	6169      	str	r1, [r5, #20]
 8007288:	e7e7      	b.n	800725a <__d2b+0x4e>
 800728a:	a801      	add	r0, sp, #4
 800728c:	f7ff fd64 	bl	8006d58 <__lo0bits>
 8007290:	9b01      	ldr	r3, [sp, #4]
 8007292:	2101      	movs	r1, #1
 8007294:	616b      	str	r3, [r5, #20]
 8007296:	3020      	adds	r0, #32
 8007298:	e7e5      	b.n	8007266 <__d2b+0x5a>
 800729a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800729e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80072a2:	6030      	str	r0, [r6, #0]
 80072a4:	6918      	ldr	r0, [r3, #16]
 80072a6:	f7ff fd37 	bl	8006d18 <__hi0bits>
 80072aa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80072ae:	e7e2      	b.n	8007276 <__d2b+0x6a>
 80072b0:	08007f2e 	.word	0x08007f2e
 80072b4:	08007f3f 	.word	0x08007f3f

080072b8 <__ssputs_r>:
 80072b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072bc:	461f      	mov	r7, r3
 80072be:	688e      	ldr	r6, [r1, #8]
 80072c0:	4682      	mov	sl, r0
 80072c2:	42be      	cmp	r6, r7
 80072c4:	460c      	mov	r4, r1
 80072c6:	4690      	mov	r8, r2
 80072c8:	680b      	ldr	r3, [r1, #0]
 80072ca:	d82c      	bhi.n	8007326 <__ssputs_r+0x6e>
 80072cc:	898a      	ldrh	r2, [r1, #12]
 80072ce:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072d2:	d026      	beq.n	8007322 <__ssputs_r+0x6a>
 80072d4:	6965      	ldr	r5, [r4, #20]
 80072d6:	6909      	ldr	r1, [r1, #16]
 80072d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072dc:	eba3 0901 	sub.w	r9, r3, r1
 80072e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072e4:	1c7b      	adds	r3, r7, #1
 80072e6:	444b      	add	r3, r9
 80072e8:	106d      	asrs	r5, r5, #1
 80072ea:	429d      	cmp	r5, r3
 80072ec:	bf38      	it	cc
 80072ee:	461d      	movcc	r5, r3
 80072f0:	0553      	lsls	r3, r2, #21
 80072f2:	d527      	bpl.n	8007344 <__ssputs_r+0x8c>
 80072f4:	4629      	mov	r1, r5
 80072f6:	f7ff fbdb 	bl	8006ab0 <_malloc_r>
 80072fa:	4606      	mov	r6, r0
 80072fc:	b360      	cbz	r0, 8007358 <__ssputs_r+0xa0>
 80072fe:	464a      	mov	r2, r9
 8007300:	6921      	ldr	r1, [r4, #16]
 8007302:	f7fe fcea 	bl	8005cda <memcpy>
 8007306:	89a3      	ldrh	r3, [r4, #12]
 8007308:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800730c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007310:	81a3      	strh	r3, [r4, #12]
 8007312:	6126      	str	r6, [r4, #16]
 8007314:	444e      	add	r6, r9
 8007316:	6026      	str	r6, [r4, #0]
 8007318:	463e      	mov	r6, r7
 800731a:	6165      	str	r5, [r4, #20]
 800731c:	eba5 0509 	sub.w	r5, r5, r9
 8007320:	60a5      	str	r5, [r4, #8]
 8007322:	42be      	cmp	r6, r7
 8007324:	d900      	bls.n	8007328 <__ssputs_r+0x70>
 8007326:	463e      	mov	r6, r7
 8007328:	4632      	mov	r2, r6
 800732a:	4641      	mov	r1, r8
 800732c:	6820      	ldr	r0, [r4, #0]
 800732e:	f000 f9c5 	bl	80076bc <memmove>
 8007332:	2000      	movs	r0, #0
 8007334:	68a3      	ldr	r3, [r4, #8]
 8007336:	1b9b      	subs	r3, r3, r6
 8007338:	60a3      	str	r3, [r4, #8]
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	4433      	add	r3, r6
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007344:	462a      	mov	r2, r5
 8007346:	f000 fa27 	bl	8007798 <_realloc_r>
 800734a:	4606      	mov	r6, r0
 800734c:	2800      	cmp	r0, #0
 800734e:	d1e0      	bne.n	8007312 <__ssputs_r+0x5a>
 8007350:	4650      	mov	r0, sl
 8007352:	6921      	ldr	r1, [r4, #16]
 8007354:	f7ff fb3c 	bl	80069d0 <_free_r>
 8007358:	230c      	movs	r3, #12
 800735a:	f8ca 3000 	str.w	r3, [sl]
 800735e:	89a3      	ldrh	r3, [r4, #12]
 8007360:	f04f 30ff 	mov.w	r0, #4294967295
 8007364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007368:	81a3      	strh	r3, [r4, #12]
 800736a:	e7e9      	b.n	8007340 <__ssputs_r+0x88>

0800736c <_svfiprintf_r>:
 800736c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007370:	4698      	mov	r8, r3
 8007372:	898b      	ldrh	r3, [r1, #12]
 8007374:	4607      	mov	r7, r0
 8007376:	061b      	lsls	r3, r3, #24
 8007378:	460d      	mov	r5, r1
 800737a:	4614      	mov	r4, r2
 800737c:	b09d      	sub	sp, #116	; 0x74
 800737e:	d50e      	bpl.n	800739e <_svfiprintf_r+0x32>
 8007380:	690b      	ldr	r3, [r1, #16]
 8007382:	b963      	cbnz	r3, 800739e <_svfiprintf_r+0x32>
 8007384:	2140      	movs	r1, #64	; 0x40
 8007386:	f7ff fb93 	bl	8006ab0 <_malloc_r>
 800738a:	6028      	str	r0, [r5, #0]
 800738c:	6128      	str	r0, [r5, #16]
 800738e:	b920      	cbnz	r0, 800739a <_svfiprintf_r+0x2e>
 8007390:	230c      	movs	r3, #12
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	f04f 30ff 	mov.w	r0, #4294967295
 8007398:	e0d0      	b.n	800753c <_svfiprintf_r+0x1d0>
 800739a:	2340      	movs	r3, #64	; 0x40
 800739c:	616b      	str	r3, [r5, #20]
 800739e:	2300      	movs	r3, #0
 80073a0:	9309      	str	r3, [sp, #36]	; 0x24
 80073a2:	2320      	movs	r3, #32
 80073a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073a8:	2330      	movs	r3, #48	; 0x30
 80073aa:	f04f 0901 	mov.w	r9, #1
 80073ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8007554 <_svfiprintf_r+0x1e8>
 80073b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073ba:	4623      	mov	r3, r4
 80073bc:	469a      	mov	sl, r3
 80073be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c2:	b10a      	cbz	r2, 80073c8 <_svfiprintf_r+0x5c>
 80073c4:	2a25      	cmp	r2, #37	; 0x25
 80073c6:	d1f9      	bne.n	80073bc <_svfiprintf_r+0x50>
 80073c8:	ebba 0b04 	subs.w	fp, sl, r4
 80073cc:	d00b      	beq.n	80073e6 <_svfiprintf_r+0x7a>
 80073ce:	465b      	mov	r3, fp
 80073d0:	4622      	mov	r2, r4
 80073d2:	4629      	mov	r1, r5
 80073d4:	4638      	mov	r0, r7
 80073d6:	f7ff ff6f 	bl	80072b8 <__ssputs_r>
 80073da:	3001      	adds	r0, #1
 80073dc:	f000 80a9 	beq.w	8007532 <_svfiprintf_r+0x1c6>
 80073e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e2:	445a      	add	r2, fp
 80073e4:	9209      	str	r2, [sp, #36]	; 0x24
 80073e6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f000 80a1 	beq.w	8007532 <_svfiprintf_r+0x1c6>
 80073f0:	2300      	movs	r3, #0
 80073f2:	f04f 32ff 	mov.w	r2, #4294967295
 80073f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073fa:	f10a 0a01 	add.w	sl, sl, #1
 80073fe:	9304      	str	r3, [sp, #16]
 8007400:	9307      	str	r3, [sp, #28]
 8007402:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007406:	931a      	str	r3, [sp, #104]	; 0x68
 8007408:	4654      	mov	r4, sl
 800740a:	2205      	movs	r2, #5
 800740c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007410:	4850      	ldr	r0, [pc, #320]	; (8007554 <_svfiprintf_r+0x1e8>)
 8007412:	f7fe fc54 	bl	8005cbe <memchr>
 8007416:	9a04      	ldr	r2, [sp, #16]
 8007418:	b9d8      	cbnz	r0, 8007452 <_svfiprintf_r+0xe6>
 800741a:	06d0      	lsls	r0, r2, #27
 800741c:	bf44      	itt	mi
 800741e:	2320      	movmi	r3, #32
 8007420:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007424:	0711      	lsls	r1, r2, #28
 8007426:	bf44      	itt	mi
 8007428:	232b      	movmi	r3, #43	; 0x2b
 800742a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800742e:	f89a 3000 	ldrb.w	r3, [sl]
 8007432:	2b2a      	cmp	r3, #42	; 0x2a
 8007434:	d015      	beq.n	8007462 <_svfiprintf_r+0xf6>
 8007436:	4654      	mov	r4, sl
 8007438:	2000      	movs	r0, #0
 800743a:	f04f 0c0a 	mov.w	ip, #10
 800743e:	9a07      	ldr	r2, [sp, #28]
 8007440:	4621      	mov	r1, r4
 8007442:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007446:	3b30      	subs	r3, #48	; 0x30
 8007448:	2b09      	cmp	r3, #9
 800744a:	d94d      	bls.n	80074e8 <_svfiprintf_r+0x17c>
 800744c:	b1b0      	cbz	r0, 800747c <_svfiprintf_r+0x110>
 800744e:	9207      	str	r2, [sp, #28]
 8007450:	e014      	b.n	800747c <_svfiprintf_r+0x110>
 8007452:	eba0 0308 	sub.w	r3, r0, r8
 8007456:	fa09 f303 	lsl.w	r3, r9, r3
 800745a:	4313      	orrs	r3, r2
 800745c:	46a2      	mov	sl, r4
 800745e:	9304      	str	r3, [sp, #16]
 8007460:	e7d2      	b.n	8007408 <_svfiprintf_r+0x9c>
 8007462:	9b03      	ldr	r3, [sp, #12]
 8007464:	1d19      	adds	r1, r3, #4
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	9103      	str	r1, [sp, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	bfbb      	ittet	lt
 800746e:	425b      	neglt	r3, r3
 8007470:	f042 0202 	orrlt.w	r2, r2, #2
 8007474:	9307      	strge	r3, [sp, #28]
 8007476:	9307      	strlt	r3, [sp, #28]
 8007478:	bfb8      	it	lt
 800747a:	9204      	strlt	r2, [sp, #16]
 800747c:	7823      	ldrb	r3, [r4, #0]
 800747e:	2b2e      	cmp	r3, #46	; 0x2e
 8007480:	d10c      	bne.n	800749c <_svfiprintf_r+0x130>
 8007482:	7863      	ldrb	r3, [r4, #1]
 8007484:	2b2a      	cmp	r3, #42	; 0x2a
 8007486:	d134      	bne.n	80074f2 <_svfiprintf_r+0x186>
 8007488:	9b03      	ldr	r3, [sp, #12]
 800748a:	3402      	adds	r4, #2
 800748c:	1d1a      	adds	r2, r3, #4
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	9203      	str	r2, [sp, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	bfb8      	it	lt
 8007496:	f04f 33ff 	movlt.w	r3, #4294967295
 800749a:	9305      	str	r3, [sp, #20]
 800749c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8007558 <_svfiprintf_r+0x1ec>
 80074a0:	2203      	movs	r2, #3
 80074a2:	4650      	mov	r0, sl
 80074a4:	7821      	ldrb	r1, [r4, #0]
 80074a6:	f7fe fc0a 	bl	8005cbe <memchr>
 80074aa:	b138      	cbz	r0, 80074bc <_svfiprintf_r+0x150>
 80074ac:	2240      	movs	r2, #64	; 0x40
 80074ae:	9b04      	ldr	r3, [sp, #16]
 80074b0:	eba0 000a 	sub.w	r0, r0, sl
 80074b4:	4082      	lsls	r2, r0
 80074b6:	4313      	orrs	r3, r2
 80074b8:	3401      	adds	r4, #1
 80074ba:	9304      	str	r3, [sp, #16]
 80074bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c0:	2206      	movs	r2, #6
 80074c2:	4826      	ldr	r0, [pc, #152]	; (800755c <_svfiprintf_r+0x1f0>)
 80074c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074c8:	f7fe fbf9 	bl	8005cbe <memchr>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d038      	beq.n	8007542 <_svfiprintf_r+0x1d6>
 80074d0:	4b23      	ldr	r3, [pc, #140]	; (8007560 <_svfiprintf_r+0x1f4>)
 80074d2:	bb1b      	cbnz	r3, 800751c <_svfiprintf_r+0x1b0>
 80074d4:	9b03      	ldr	r3, [sp, #12]
 80074d6:	3307      	adds	r3, #7
 80074d8:	f023 0307 	bic.w	r3, r3, #7
 80074dc:	3308      	adds	r3, #8
 80074de:	9303      	str	r3, [sp, #12]
 80074e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e2:	4433      	add	r3, r6
 80074e4:	9309      	str	r3, [sp, #36]	; 0x24
 80074e6:	e768      	b.n	80073ba <_svfiprintf_r+0x4e>
 80074e8:	460c      	mov	r4, r1
 80074ea:	2001      	movs	r0, #1
 80074ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f0:	e7a6      	b.n	8007440 <_svfiprintf_r+0xd4>
 80074f2:	2300      	movs	r3, #0
 80074f4:	f04f 0c0a 	mov.w	ip, #10
 80074f8:	4619      	mov	r1, r3
 80074fa:	3401      	adds	r4, #1
 80074fc:	9305      	str	r3, [sp, #20]
 80074fe:	4620      	mov	r0, r4
 8007500:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007504:	3a30      	subs	r2, #48	; 0x30
 8007506:	2a09      	cmp	r2, #9
 8007508:	d903      	bls.n	8007512 <_svfiprintf_r+0x1a6>
 800750a:	2b00      	cmp	r3, #0
 800750c:	d0c6      	beq.n	800749c <_svfiprintf_r+0x130>
 800750e:	9105      	str	r1, [sp, #20]
 8007510:	e7c4      	b.n	800749c <_svfiprintf_r+0x130>
 8007512:	4604      	mov	r4, r0
 8007514:	2301      	movs	r3, #1
 8007516:	fb0c 2101 	mla	r1, ip, r1, r2
 800751a:	e7f0      	b.n	80074fe <_svfiprintf_r+0x192>
 800751c:	ab03      	add	r3, sp, #12
 800751e:	9300      	str	r3, [sp, #0]
 8007520:	462a      	mov	r2, r5
 8007522:	4638      	mov	r0, r7
 8007524:	4b0f      	ldr	r3, [pc, #60]	; (8007564 <_svfiprintf_r+0x1f8>)
 8007526:	a904      	add	r1, sp, #16
 8007528:	f7fd fe62 	bl	80051f0 <_printf_float>
 800752c:	1c42      	adds	r2, r0, #1
 800752e:	4606      	mov	r6, r0
 8007530:	d1d6      	bne.n	80074e0 <_svfiprintf_r+0x174>
 8007532:	89ab      	ldrh	r3, [r5, #12]
 8007534:	065b      	lsls	r3, r3, #25
 8007536:	f53f af2d 	bmi.w	8007394 <_svfiprintf_r+0x28>
 800753a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800753c:	b01d      	add	sp, #116	; 0x74
 800753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007542:	ab03      	add	r3, sp, #12
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	462a      	mov	r2, r5
 8007548:	4638      	mov	r0, r7
 800754a:	4b06      	ldr	r3, [pc, #24]	; (8007564 <_svfiprintf_r+0x1f8>)
 800754c:	a904      	add	r1, sp, #16
 800754e:	f7fe f8ef 	bl	8005730 <_printf_i>
 8007552:	e7eb      	b.n	800752c <_svfiprintf_r+0x1c0>
 8007554:	08008094 	.word	0x08008094
 8007558:	0800809a 	.word	0x0800809a
 800755c:	0800809e 	.word	0x0800809e
 8007560:	080051f1 	.word	0x080051f1
 8007564:	080072b9 	.word	0x080072b9

08007568 <__sflush_r>:
 8007568:	898a      	ldrh	r2, [r1, #12]
 800756a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756c:	4605      	mov	r5, r0
 800756e:	0710      	lsls	r0, r2, #28
 8007570:	460c      	mov	r4, r1
 8007572:	d457      	bmi.n	8007624 <__sflush_r+0xbc>
 8007574:	684b      	ldr	r3, [r1, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	dc04      	bgt.n	8007584 <__sflush_r+0x1c>
 800757a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	dc01      	bgt.n	8007584 <__sflush_r+0x1c>
 8007580:	2000      	movs	r0, #0
 8007582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007586:	2e00      	cmp	r6, #0
 8007588:	d0fa      	beq.n	8007580 <__sflush_r+0x18>
 800758a:	2300      	movs	r3, #0
 800758c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007590:	682f      	ldr	r7, [r5, #0]
 8007592:	6a21      	ldr	r1, [r4, #32]
 8007594:	602b      	str	r3, [r5, #0]
 8007596:	d032      	beq.n	80075fe <__sflush_r+0x96>
 8007598:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	075a      	lsls	r2, r3, #29
 800759e:	d505      	bpl.n	80075ac <__sflush_r+0x44>
 80075a0:	6863      	ldr	r3, [r4, #4]
 80075a2:	1ac0      	subs	r0, r0, r3
 80075a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075a6:	b10b      	cbz	r3, 80075ac <__sflush_r+0x44>
 80075a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075aa:	1ac0      	subs	r0, r0, r3
 80075ac:	2300      	movs	r3, #0
 80075ae:	4602      	mov	r2, r0
 80075b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075b2:	4628      	mov	r0, r5
 80075b4:	6a21      	ldr	r1, [r4, #32]
 80075b6:	47b0      	blx	r6
 80075b8:	1c43      	adds	r3, r0, #1
 80075ba:	89a3      	ldrh	r3, [r4, #12]
 80075bc:	d106      	bne.n	80075cc <__sflush_r+0x64>
 80075be:	6829      	ldr	r1, [r5, #0]
 80075c0:	291d      	cmp	r1, #29
 80075c2:	d82b      	bhi.n	800761c <__sflush_r+0xb4>
 80075c4:	4a28      	ldr	r2, [pc, #160]	; (8007668 <__sflush_r+0x100>)
 80075c6:	410a      	asrs	r2, r1
 80075c8:	07d6      	lsls	r6, r2, #31
 80075ca:	d427      	bmi.n	800761c <__sflush_r+0xb4>
 80075cc:	2200      	movs	r2, #0
 80075ce:	6062      	str	r2, [r4, #4]
 80075d0:	6922      	ldr	r2, [r4, #16]
 80075d2:	04d9      	lsls	r1, r3, #19
 80075d4:	6022      	str	r2, [r4, #0]
 80075d6:	d504      	bpl.n	80075e2 <__sflush_r+0x7a>
 80075d8:	1c42      	adds	r2, r0, #1
 80075da:	d101      	bne.n	80075e0 <__sflush_r+0x78>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	b903      	cbnz	r3, 80075e2 <__sflush_r+0x7a>
 80075e0:	6560      	str	r0, [r4, #84]	; 0x54
 80075e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075e4:	602f      	str	r7, [r5, #0]
 80075e6:	2900      	cmp	r1, #0
 80075e8:	d0ca      	beq.n	8007580 <__sflush_r+0x18>
 80075ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075ee:	4299      	cmp	r1, r3
 80075f0:	d002      	beq.n	80075f8 <__sflush_r+0x90>
 80075f2:	4628      	mov	r0, r5
 80075f4:	f7ff f9ec 	bl	80069d0 <_free_r>
 80075f8:	2000      	movs	r0, #0
 80075fa:	6360      	str	r0, [r4, #52]	; 0x34
 80075fc:	e7c1      	b.n	8007582 <__sflush_r+0x1a>
 80075fe:	2301      	movs	r3, #1
 8007600:	4628      	mov	r0, r5
 8007602:	47b0      	blx	r6
 8007604:	1c41      	adds	r1, r0, #1
 8007606:	d1c8      	bne.n	800759a <__sflush_r+0x32>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d0c5      	beq.n	800759a <__sflush_r+0x32>
 800760e:	2b1d      	cmp	r3, #29
 8007610:	d001      	beq.n	8007616 <__sflush_r+0xae>
 8007612:	2b16      	cmp	r3, #22
 8007614:	d101      	bne.n	800761a <__sflush_r+0xb2>
 8007616:	602f      	str	r7, [r5, #0]
 8007618:	e7b2      	b.n	8007580 <__sflush_r+0x18>
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007620:	81a3      	strh	r3, [r4, #12]
 8007622:	e7ae      	b.n	8007582 <__sflush_r+0x1a>
 8007624:	690f      	ldr	r7, [r1, #16]
 8007626:	2f00      	cmp	r7, #0
 8007628:	d0aa      	beq.n	8007580 <__sflush_r+0x18>
 800762a:	0793      	lsls	r3, r2, #30
 800762c:	bf18      	it	ne
 800762e:	2300      	movne	r3, #0
 8007630:	680e      	ldr	r6, [r1, #0]
 8007632:	bf08      	it	eq
 8007634:	694b      	ldreq	r3, [r1, #20]
 8007636:	1bf6      	subs	r6, r6, r7
 8007638:	600f      	str	r7, [r1, #0]
 800763a:	608b      	str	r3, [r1, #8]
 800763c:	2e00      	cmp	r6, #0
 800763e:	dd9f      	ble.n	8007580 <__sflush_r+0x18>
 8007640:	4633      	mov	r3, r6
 8007642:	463a      	mov	r2, r7
 8007644:	4628      	mov	r0, r5
 8007646:	6a21      	ldr	r1, [r4, #32]
 8007648:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800764c:	47e0      	blx	ip
 800764e:	2800      	cmp	r0, #0
 8007650:	dc06      	bgt.n	8007660 <__sflush_r+0xf8>
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	f04f 30ff 	mov.w	r0, #4294967295
 8007658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800765c:	81a3      	strh	r3, [r4, #12]
 800765e:	e790      	b.n	8007582 <__sflush_r+0x1a>
 8007660:	4407      	add	r7, r0
 8007662:	1a36      	subs	r6, r6, r0
 8007664:	e7ea      	b.n	800763c <__sflush_r+0xd4>
 8007666:	bf00      	nop
 8007668:	dfbffffe 	.word	0xdfbffffe

0800766c <_fflush_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	690b      	ldr	r3, [r1, #16]
 8007670:	4605      	mov	r5, r0
 8007672:	460c      	mov	r4, r1
 8007674:	b913      	cbnz	r3, 800767c <_fflush_r+0x10>
 8007676:	2500      	movs	r5, #0
 8007678:	4628      	mov	r0, r5
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	b118      	cbz	r0, 8007686 <_fflush_r+0x1a>
 800767e:	6a03      	ldr	r3, [r0, #32]
 8007680:	b90b      	cbnz	r3, 8007686 <_fflush_r+0x1a>
 8007682:	f7fe fa03 	bl	8005a8c <__sinit>
 8007686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0f3      	beq.n	8007676 <_fflush_r+0xa>
 800768e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007690:	07d0      	lsls	r0, r2, #31
 8007692:	d404      	bmi.n	800769e <_fflush_r+0x32>
 8007694:	0599      	lsls	r1, r3, #22
 8007696:	d402      	bmi.n	800769e <_fflush_r+0x32>
 8007698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800769a:	f7fe fb0e 	bl	8005cba <__retarget_lock_acquire_recursive>
 800769e:	4628      	mov	r0, r5
 80076a0:	4621      	mov	r1, r4
 80076a2:	f7ff ff61 	bl	8007568 <__sflush_r>
 80076a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076a8:	4605      	mov	r5, r0
 80076aa:	07da      	lsls	r2, r3, #31
 80076ac:	d4e4      	bmi.n	8007678 <_fflush_r+0xc>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	059b      	lsls	r3, r3, #22
 80076b2:	d4e1      	bmi.n	8007678 <_fflush_r+0xc>
 80076b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076b6:	f7fe fb01 	bl	8005cbc <__retarget_lock_release_recursive>
 80076ba:	e7dd      	b.n	8007678 <_fflush_r+0xc>

080076bc <memmove>:
 80076bc:	4288      	cmp	r0, r1
 80076be:	b510      	push	{r4, lr}
 80076c0:	eb01 0402 	add.w	r4, r1, r2
 80076c4:	d902      	bls.n	80076cc <memmove+0x10>
 80076c6:	4284      	cmp	r4, r0
 80076c8:	4623      	mov	r3, r4
 80076ca:	d807      	bhi.n	80076dc <memmove+0x20>
 80076cc:	1e43      	subs	r3, r0, #1
 80076ce:	42a1      	cmp	r1, r4
 80076d0:	d008      	beq.n	80076e4 <memmove+0x28>
 80076d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076da:	e7f8      	b.n	80076ce <memmove+0x12>
 80076dc:	4601      	mov	r1, r0
 80076de:	4402      	add	r2, r0
 80076e0:	428a      	cmp	r2, r1
 80076e2:	d100      	bne.n	80076e6 <memmove+0x2a>
 80076e4:	bd10      	pop	{r4, pc}
 80076e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076ee:	e7f7      	b.n	80076e0 <memmove+0x24>

080076f0 <_sbrk_r>:
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	2300      	movs	r3, #0
 80076f4:	4d05      	ldr	r5, [pc, #20]	; (800770c <_sbrk_r+0x1c>)
 80076f6:	4604      	mov	r4, r0
 80076f8:	4608      	mov	r0, r1
 80076fa:	602b      	str	r3, [r5, #0]
 80076fc:	f7fa fc74 	bl	8001fe8 <_sbrk>
 8007700:	1c43      	adds	r3, r0, #1
 8007702:	d102      	bne.n	800770a <_sbrk_r+0x1a>
 8007704:	682b      	ldr	r3, [r5, #0]
 8007706:	b103      	cbz	r3, 800770a <_sbrk_r+0x1a>
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	bd38      	pop	{r3, r4, r5, pc}
 800770c:	200004f4 	.word	0x200004f4

08007710 <__assert_func>:
 8007710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007712:	4614      	mov	r4, r2
 8007714:	461a      	mov	r2, r3
 8007716:	4b09      	ldr	r3, [pc, #36]	; (800773c <__assert_func+0x2c>)
 8007718:	4605      	mov	r5, r0
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68d8      	ldr	r0, [r3, #12]
 800771e:	b14c      	cbz	r4, 8007734 <__assert_func+0x24>
 8007720:	4b07      	ldr	r3, [pc, #28]	; (8007740 <__assert_func+0x30>)
 8007722:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007726:	9100      	str	r1, [sp, #0]
 8007728:	462b      	mov	r3, r5
 800772a:	4906      	ldr	r1, [pc, #24]	; (8007744 <__assert_func+0x34>)
 800772c:	f000 f870 	bl	8007810 <fiprintf>
 8007730:	f000 f880 	bl	8007834 <abort>
 8007734:	4b04      	ldr	r3, [pc, #16]	; (8007748 <__assert_func+0x38>)
 8007736:	461c      	mov	r4, r3
 8007738:	e7f3      	b.n	8007722 <__assert_func+0x12>
 800773a:	bf00      	nop
 800773c:	20000064 	.word	0x20000064
 8007740:	080080af 	.word	0x080080af
 8007744:	080080bc 	.word	0x080080bc
 8007748:	080080ea 	.word	0x080080ea

0800774c <_calloc_r>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	fba1 5402 	umull	r5, r4, r1, r2
 8007752:	b934      	cbnz	r4, 8007762 <_calloc_r+0x16>
 8007754:	4629      	mov	r1, r5
 8007756:	f7ff f9ab 	bl	8006ab0 <_malloc_r>
 800775a:	4606      	mov	r6, r0
 800775c:	b928      	cbnz	r0, 800776a <_calloc_r+0x1e>
 800775e:	4630      	mov	r0, r6
 8007760:	bd70      	pop	{r4, r5, r6, pc}
 8007762:	220c      	movs	r2, #12
 8007764:	2600      	movs	r6, #0
 8007766:	6002      	str	r2, [r0, #0]
 8007768:	e7f9      	b.n	800775e <_calloc_r+0x12>
 800776a:	462a      	mov	r2, r5
 800776c:	4621      	mov	r1, r4
 800776e:	f7fe fa26 	bl	8005bbe <memset>
 8007772:	e7f4      	b.n	800775e <_calloc_r+0x12>

08007774 <__ascii_mbtowc>:
 8007774:	b082      	sub	sp, #8
 8007776:	b901      	cbnz	r1, 800777a <__ascii_mbtowc+0x6>
 8007778:	a901      	add	r1, sp, #4
 800777a:	b142      	cbz	r2, 800778e <__ascii_mbtowc+0x1a>
 800777c:	b14b      	cbz	r3, 8007792 <__ascii_mbtowc+0x1e>
 800777e:	7813      	ldrb	r3, [r2, #0]
 8007780:	600b      	str	r3, [r1, #0]
 8007782:	7812      	ldrb	r2, [r2, #0]
 8007784:	1e10      	subs	r0, r2, #0
 8007786:	bf18      	it	ne
 8007788:	2001      	movne	r0, #1
 800778a:	b002      	add	sp, #8
 800778c:	4770      	bx	lr
 800778e:	4610      	mov	r0, r2
 8007790:	e7fb      	b.n	800778a <__ascii_mbtowc+0x16>
 8007792:	f06f 0001 	mvn.w	r0, #1
 8007796:	e7f8      	b.n	800778a <__ascii_mbtowc+0x16>

08007798 <_realloc_r>:
 8007798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800779c:	4680      	mov	r8, r0
 800779e:	4614      	mov	r4, r2
 80077a0:	460e      	mov	r6, r1
 80077a2:	b921      	cbnz	r1, 80077ae <_realloc_r+0x16>
 80077a4:	4611      	mov	r1, r2
 80077a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077aa:	f7ff b981 	b.w	8006ab0 <_malloc_r>
 80077ae:	b92a      	cbnz	r2, 80077bc <_realloc_r+0x24>
 80077b0:	f7ff f90e 	bl	80069d0 <_free_r>
 80077b4:	4625      	mov	r5, r4
 80077b6:	4628      	mov	r0, r5
 80077b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077bc:	f000 f841 	bl	8007842 <_malloc_usable_size_r>
 80077c0:	4284      	cmp	r4, r0
 80077c2:	4607      	mov	r7, r0
 80077c4:	d802      	bhi.n	80077cc <_realloc_r+0x34>
 80077c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80077ca:	d812      	bhi.n	80077f2 <_realloc_r+0x5a>
 80077cc:	4621      	mov	r1, r4
 80077ce:	4640      	mov	r0, r8
 80077d0:	f7ff f96e 	bl	8006ab0 <_malloc_r>
 80077d4:	4605      	mov	r5, r0
 80077d6:	2800      	cmp	r0, #0
 80077d8:	d0ed      	beq.n	80077b6 <_realloc_r+0x1e>
 80077da:	42bc      	cmp	r4, r7
 80077dc:	4622      	mov	r2, r4
 80077de:	4631      	mov	r1, r6
 80077e0:	bf28      	it	cs
 80077e2:	463a      	movcs	r2, r7
 80077e4:	f7fe fa79 	bl	8005cda <memcpy>
 80077e8:	4631      	mov	r1, r6
 80077ea:	4640      	mov	r0, r8
 80077ec:	f7ff f8f0 	bl	80069d0 <_free_r>
 80077f0:	e7e1      	b.n	80077b6 <_realloc_r+0x1e>
 80077f2:	4635      	mov	r5, r6
 80077f4:	e7df      	b.n	80077b6 <_realloc_r+0x1e>

080077f6 <__ascii_wctomb>:
 80077f6:	4603      	mov	r3, r0
 80077f8:	4608      	mov	r0, r1
 80077fa:	b141      	cbz	r1, 800780e <__ascii_wctomb+0x18>
 80077fc:	2aff      	cmp	r2, #255	; 0xff
 80077fe:	d904      	bls.n	800780a <__ascii_wctomb+0x14>
 8007800:	228a      	movs	r2, #138	; 0x8a
 8007802:	f04f 30ff 	mov.w	r0, #4294967295
 8007806:	601a      	str	r2, [r3, #0]
 8007808:	4770      	bx	lr
 800780a:	2001      	movs	r0, #1
 800780c:	700a      	strb	r2, [r1, #0]
 800780e:	4770      	bx	lr

08007810 <fiprintf>:
 8007810:	b40e      	push	{r1, r2, r3}
 8007812:	b503      	push	{r0, r1, lr}
 8007814:	4601      	mov	r1, r0
 8007816:	ab03      	add	r3, sp, #12
 8007818:	4805      	ldr	r0, [pc, #20]	; (8007830 <fiprintf+0x20>)
 800781a:	f853 2b04 	ldr.w	r2, [r3], #4
 800781e:	6800      	ldr	r0, [r0, #0]
 8007820:	9301      	str	r3, [sp, #4]
 8007822:	f000 f83d 	bl	80078a0 <_vfiprintf_r>
 8007826:	b002      	add	sp, #8
 8007828:	f85d eb04 	ldr.w	lr, [sp], #4
 800782c:	b003      	add	sp, #12
 800782e:	4770      	bx	lr
 8007830:	20000064 	.word	0x20000064

08007834 <abort>:
 8007834:	2006      	movs	r0, #6
 8007836:	b508      	push	{r3, lr}
 8007838:	f000 fa0a 	bl	8007c50 <raise>
 800783c:	2001      	movs	r0, #1
 800783e:	f7fa fb60 	bl	8001f02 <_exit>

08007842 <_malloc_usable_size_r>:
 8007842:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007846:	1f18      	subs	r0, r3, #4
 8007848:	2b00      	cmp	r3, #0
 800784a:	bfbc      	itt	lt
 800784c:	580b      	ldrlt	r3, [r1, r0]
 800784e:	18c0      	addlt	r0, r0, r3
 8007850:	4770      	bx	lr

08007852 <__sfputc_r>:
 8007852:	6893      	ldr	r3, [r2, #8]
 8007854:	b410      	push	{r4}
 8007856:	3b01      	subs	r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	6093      	str	r3, [r2, #8]
 800785c:	da07      	bge.n	800786e <__sfputc_r+0x1c>
 800785e:	6994      	ldr	r4, [r2, #24]
 8007860:	42a3      	cmp	r3, r4
 8007862:	db01      	blt.n	8007868 <__sfputc_r+0x16>
 8007864:	290a      	cmp	r1, #10
 8007866:	d102      	bne.n	800786e <__sfputc_r+0x1c>
 8007868:	bc10      	pop	{r4}
 800786a:	f000 b933 	b.w	8007ad4 <__swbuf_r>
 800786e:	6813      	ldr	r3, [r2, #0]
 8007870:	1c58      	adds	r0, r3, #1
 8007872:	6010      	str	r0, [r2, #0]
 8007874:	7019      	strb	r1, [r3, #0]
 8007876:	4608      	mov	r0, r1
 8007878:	bc10      	pop	{r4}
 800787a:	4770      	bx	lr

0800787c <__sfputs_r>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	4606      	mov	r6, r0
 8007880:	460f      	mov	r7, r1
 8007882:	4614      	mov	r4, r2
 8007884:	18d5      	adds	r5, r2, r3
 8007886:	42ac      	cmp	r4, r5
 8007888:	d101      	bne.n	800788e <__sfputs_r+0x12>
 800788a:	2000      	movs	r0, #0
 800788c:	e007      	b.n	800789e <__sfputs_r+0x22>
 800788e:	463a      	mov	r2, r7
 8007890:	4630      	mov	r0, r6
 8007892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007896:	f7ff ffdc 	bl	8007852 <__sfputc_r>
 800789a:	1c43      	adds	r3, r0, #1
 800789c:	d1f3      	bne.n	8007886 <__sfputs_r+0xa>
 800789e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078a0 <_vfiprintf_r>:
 80078a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a4:	460d      	mov	r5, r1
 80078a6:	4614      	mov	r4, r2
 80078a8:	4698      	mov	r8, r3
 80078aa:	4606      	mov	r6, r0
 80078ac:	b09d      	sub	sp, #116	; 0x74
 80078ae:	b118      	cbz	r0, 80078b8 <_vfiprintf_r+0x18>
 80078b0:	6a03      	ldr	r3, [r0, #32]
 80078b2:	b90b      	cbnz	r3, 80078b8 <_vfiprintf_r+0x18>
 80078b4:	f7fe f8ea 	bl	8005a8c <__sinit>
 80078b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078ba:	07d9      	lsls	r1, r3, #31
 80078bc:	d405      	bmi.n	80078ca <_vfiprintf_r+0x2a>
 80078be:	89ab      	ldrh	r3, [r5, #12]
 80078c0:	059a      	lsls	r2, r3, #22
 80078c2:	d402      	bmi.n	80078ca <_vfiprintf_r+0x2a>
 80078c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078c6:	f7fe f9f8 	bl	8005cba <__retarget_lock_acquire_recursive>
 80078ca:	89ab      	ldrh	r3, [r5, #12]
 80078cc:	071b      	lsls	r3, r3, #28
 80078ce:	d501      	bpl.n	80078d4 <_vfiprintf_r+0x34>
 80078d0:	692b      	ldr	r3, [r5, #16]
 80078d2:	b99b      	cbnz	r3, 80078fc <_vfiprintf_r+0x5c>
 80078d4:	4629      	mov	r1, r5
 80078d6:	4630      	mov	r0, r6
 80078d8:	f000 f93a 	bl	8007b50 <__swsetup_r>
 80078dc:	b170      	cbz	r0, 80078fc <_vfiprintf_r+0x5c>
 80078de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078e0:	07dc      	lsls	r4, r3, #31
 80078e2:	d504      	bpl.n	80078ee <_vfiprintf_r+0x4e>
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295
 80078e8:	b01d      	add	sp, #116	; 0x74
 80078ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ee:	89ab      	ldrh	r3, [r5, #12]
 80078f0:	0598      	lsls	r0, r3, #22
 80078f2:	d4f7      	bmi.n	80078e4 <_vfiprintf_r+0x44>
 80078f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078f6:	f7fe f9e1 	bl	8005cbc <__retarget_lock_release_recursive>
 80078fa:	e7f3      	b.n	80078e4 <_vfiprintf_r+0x44>
 80078fc:	2300      	movs	r3, #0
 80078fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007900:	2320      	movs	r3, #32
 8007902:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007906:	2330      	movs	r3, #48	; 0x30
 8007908:	f04f 0901 	mov.w	r9, #1
 800790c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007910:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007ac0 <_vfiprintf_r+0x220>
 8007914:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007918:	4623      	mov	r3, r4
 800791a:	469a      	mov	sl, r3
 800791c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007920:	b10a      	cbz	r2, 8007926 <_vfiprintf_r+0x86>
 8007922:	2a25      	cmp	r2, #37	; 0x25
 8007924:	d1f9      	bne.n	800791a <_vfiprintf_r+0x7a>
 8007926:	ebba 0b04 	subs.w	fp, sl, r4
 800792a:	d00b      	beq.n	8007944 <_vfiprintf_r+0xa4>
 800792c:	465b      	mov	r3, fp
 800792e:	4622      	mov	r2, r4
 8007930:	4629      	mov	r1, r5
 8007932:	4630      	mov	r0, r6
 8007934:	f7ff ffa2 	bl	800787c <__sfputs_r>
 8007938:	3001      	adds	r0, #1
 800793a:	f000 80a9 	beq.w	8007a90 <_vfiprintf_r+0x1f0>
 800793e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007940:	445a      	add	r2, fp
 8007942:	9209      	str	r2, [sp, #36]	; 0x24
 8007944:	f89a 3000 	ldrb.w	r3, [sl]
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 80a1 	beq.w	8007a90 <_vfiprintf_r+0x1f0>
 800794e:	2300      	movs	r3, #0
 8007950:	f04f 32ff 	mov.w	r2, #4294967295
 8007954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007958:	f10a 0a01 	add.w	sl, sl, #1
 800795c:	9304      	str	r3, [sp, #16]
 800795e:	9307      	str	r3, [sp, #28]
 8007960:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007964:	931a      	str	r3, [sp, #104]	; 0x68
 8007966:	4654      	mov	r4, sl
 8007968:	2205      	movs	r2, #5
 800796a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800796e:	4854      	ldr	r0, [pc, #336]	; (8007ac0 <_vfiprintf_r+0x220>)
 8007970:	f7fe f9a5 	bl	8005cbe <memchr>
 8007974:	9a04      	ldr	r2, [sp, #16]
 8007976:	b9d8      	cbnz	r0, 80079b0 <_vfiprintf_r+0x110>
 8007978:	06d1      	lsls	r1, r2, #27
 800797a:	bf44      	itt	mi
 800797c:	2320      	movmi	r3, #32
 800797e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007982:	0713      	lsls	r3, r2, #28
 8007984:	bf44      	itt	mi
 8007986:	232b      	movmi	r3, #43	; 0x2b
 8007988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800798c:	f89a 3000 	ldrb.w	r3, [sl]
 8007990:	2b2a      	cmp	r3, #42	; 0x2a
 8007992:	d015      	beq.n	80079c0 <_vfiprintf_r+0x120>
 8007994:	4654      	mov	r4, sl
 8007996:	2000      	movs	r0, #0
 8007998:	f04f 0c0a 	mov.w	ip, #10
 800799c:	9a07      	ldr	r2, [sp, #28]
 800799e:	4621      	mov	r1, r4
 80079a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079a4:	3b30      	subs	r3, #48	; 0x30
 80079a6:	2b09      	cmp	r3, #9
 80079a8:	d94d      	bls.n	8007a46 <_vfiprintf_r+0x1a6>
 80079aa:	b1b0      	cbz	r0, 80079da <_vfiprintf_r+0x13a>
 80079ac:	9207      	str	r2, [sp, #28]
 80079ae:	e014      	b.n	80079da <_vfiprintf_r+0x13a>
 80079b0:	eba0 0308 	sub.w	r3, r0, r8
 80079b4:	fa09 f303 	lsl.w	r3, r9, r3
 80079b8:	4313      	orrs	r3, r2
 80079ba:	46a2      	mov	sl, r4
 80079bc:	9304      	str	r3, [sp, #16]
 80079be:	e7d2      	b.n	8007966 <_vfiprintf_r+0xc6>
 80079c0:	9b03      	ldr	r3, [sp, #12]
 80079c2:	1d19      	adds	r1, r3, #4
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	9103      	str	r1, [sp, #12]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	bfbb      	ittet	lt
 80079cc:	425b      	neglt	r3, r3
 80079ce:	f042 0202 	orrlt.w	r2, r2, #2
 80079d2:	9307      	strge	r3, [sp, #28]
 80079d4:	9307      	strlt	r3, [sp, #28]
 80079d6:	bfb8      	it	lt
 80079d8:	9204      	strlt	r2, [sp, #16]
 80079da:	7823      	ldrb	r3, [r4, #0]
 80079dc:	2b2e      	cmp	r3, #46	; 0x2e
 80079de:	d10c      	bne.n	80079fa <_vfiprintf_r+0x15a>
 80079e0:	7863      	ldrb	r3, [r4, #1]
 80079e2:	2b2a      	cmp	r3, #42	; 0x2a
 80079e4:	d134      	bne.n	8007a50 <_vfiprintf_r+0x1b0>
 80079e6:	9b03      	ldr	r3, [sp, #12]
 80079e8:	3402      	adds	r4, #2
 80079ea:	1d1a      	adds	r2, r3, #4
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	9203      	str	r2, [sp, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bfb8      	it	lt
 80079f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80079f8:	9305      	str	r3, [sp, #20]
 80079fa:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007ac4 <_vfiprintf_r+0x224>
 80079fe:	2203      	movs	r2, #3
 8007a00:	4650      	mov	r0, sl
 8007a02:	7821      	ldrb	r1, [r4, #0]
 8007a04:	f7fe f95b 	bl	8005cbe <memchr>
 8007a08:	b138      	cbz	r0, 8007a1a <_vfiprintf_r+0x17a>
 8007a0a:	2240      	movs	r2, #64	; 0x40
 8007a0c:	9b04      	ldr	r3, [sp, #16]
 8007a0e:	eba0 000a 	sub.w	r0, r0, sl
 8007a12:	4082      	lsls	r2, r0
 8007a14:	4313      	orrs	r3, r2
 8007a16:	3401      	adds	r4, #1
 8007a18:	9304      	str	r3, [sp, #16]
 8007a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a1e:	2206      	movs	r2, #6
 8007a20:	4829      	ldr	r0, [pc, #164]	; (8007ac8 <_vfiprintf_r+0x228>)
 8007a22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a26:	f7fe f94a 	bl	8005cbe <memchr>
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	d03f      	beq.n	8007aae <_vfiprintf_r+0x20e>
 8007a2e:	4b27      	ldr	r3, [pc, #156]	; (8007acc <_vfiprintf_r+0x22c>)
 8007a30:	bb1b      	cbnz	r3, 8007a7a <_vfiprintf_r+0x1da>
 8007a32:	9b03      	ldr	r3, [sp, #12]
 8007a34:	3307      	adds	r3, #7
 8007a36:	f023 0307 	bic.w	r3, r3, #7
 8007a3a:	3308      	adds	r3, #8
 8007a3c:	9303      	str	r3, [sp, #12]
 8007a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a40:	443b      	add	r3, r7
 8007a42:	9309      	str	r3, [sp, #36]	; 0x24
 8007a44:	e768      	b.n	8007918 <_vfiprintf_r+0x78>
 8007a46:	460c      	mov	r4, r1
 8007a48:	2001      	movs	r0, #1
 8007a4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a4e:	e7a6      	b.n	800799e <_vfiprintf_r+0xfe>
 8007a50:	2300      	movs	r3, #0
 8007a52:	f04f 0c0a 	mov.w	ip, #10
 8007a56:	4619      	mov	r1, r3
 8007a58:	3401      	adds	r4, #1
 8007a5a:	9305      	str	r3, [sp, #20]
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a62:	3a30      	subs	r2, #48	; 0x30
 8007a64:	2a09      	cmp	r2, #9
 8007a66:	d903      	bls.n	8007a70 <_vfiprintf_r+0x1d0>
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0c6      	beq.n	80079fa <_vfiprintf_r+0x15a>
 8007a6c:	9105      	str	r1, [sp, #20]
 8007a6e:	e7c4      	b.n	80079fa <_vfiprintf_r+0x15a>
 8007a70:	4604      	mov	r4, r0
 8007a72:	2301      	movs	r3, #1
 8007a74:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a78:	e7f0      	b.n	8007a5c <_vfiprintf_r+0x1bc>
 8007a7a:	ab03      	add	r3, sp, #12
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	462a      	mov	r2, r5
 8007a80:	4630      	mov	r0, r6
 8007a82:	4b13      	ldr	r3, [pc, #76]	; (8007ad0 <_vfiprintf_r+0x230>)
 8007a84:	a904      	add	r1, sp, #16
 8007a86:	f7fd fbb3 	bl	80051f0 <_printf_float>
 8007a8a:	4607      	mov	r7, r0
 8007a8c:	1c78      	adds	r0, r7, #1
 8007a8e:	d1d6      	bne.n	8007a3e <_vfiprintf_r+0x19e>
 8007a90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a92:	07d9      	lsls	r1, r3, #31
 8007a94:	d405      	bmi.n	8007aa2 <_vfiprintf_r+0x202>
 8007a96:	89ab      	ldrh	r3, [r5, #12]
 8007a98:	059a      	lsls	r2, r3, #22
 8007a9a:	d402      	bmi.n	8007aa2 <_vfiprintf_r+0x202>
 8007a9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a9e:	f7fe f90d 	bl	8005cbc <__retarget_lock_release_recursive>
 8007aa2:	89ab      	ldrh	r3, [r5, #12]
 8007aa4:	065b      	lsls	r3, r3, #25
 8007aa6:	f53f af1d 	bmi.w	80078e4 <_vfiprintf_r+0x44>
 8007aaa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007aac:	e71c      	b.n	80078e8 <_vfiprintf_r+0x48>
 8007aae:	ab03      	add	r3, sp, #12
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	462a      	mov	r2, r5
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	4b06      	ldr	r3, [pc, #24]	; (8007ad0 <_vfiprintf_r+0x230>)
 8007ab8:	a904      	add	r1, sp, #16
 8007aba:	f7fd fe39 	bl	8005730 <_printf_i>
 8007abe:	e7e4      	b.n	8007a8a <_vfiprintf_r+0x1ea>
 8007ac0:	08008094 	.word	0x08008094
 8007ac4:	0800809a 	.word	0x0800809a
 8007ac8:	0800809e 	.word	0x0800809e
 8007acc:	080051f1 	.word	0x080051f1
 8007ad0:	0800787d 	.word	0x0800787d

08007ad4 <__swbuf_r>:
 8007ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad6:	460e      	mov	r6, r1
 8007ad8:	4614      	mov	r4, r2
 8007ada:	4605      	mov	r5, r0
 8007adc:	b118      	cbz	r0, 8007ae6 <__swbuf_r+0x12>
 8007ade:	6a03      	ldr	r3, [r0, #32]
 8007ae0:	b90b      	cbnz	r3, 8007ae6 <__swbuf_r+0x12>
 8007ae2:	f7fd ffd3 	bl	8005a8c <__sinit>
 8007ae6:	69a3      	ldr	r3, [r4, #24]
 8007ae8:	60a3      	str	r3, [r4, #8]
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	071a      	lsls	r2, r3, #28
 8007aee:	d525      	bpl.n	8007b3c <__swbuf_r+0x68>
 8007af0:	6923      	ldr	r3, [r4, #16]
 8007af2:	b31b      	cbz	r3, 8007b3c <__swbuf_r+0x68>
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	6922      	ldr	r2, [r4, #16]
 8007af8:	b2f6      	uxtb	r6, r6
 8007afa:	1a98      	subs	r0, r3, r2
 8007afc:	6963      	ldr	r3, [r4, #20]
 8007afe:	4637      	mov	r7, r6
 8007b00:	4283      	cmp	r3, r0
 8007b02:	dc04      	bgt.n	8007b0e <__swbuf_r+0x3a>
 8007b04:	4621      	mov	r1, r4
 8007b06:	4628      	mov	r0, r5
 8007b08:	f7ff fdb0 	bl	800766c <_fflush_r>
 8007b0c:	b9e0      	cbnz	r0, 8007b48 <__swbuf_r+0x74>
 8007b0e:	68a3      	ldr	r3, [r4, #8]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	60a3      	str	r3, [r4, #8]
 8007b14:	6823      	ldr	r3, [r4, #0]
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	6022      	str	r2, [r4, #0]
 8007b1a:	701e      	strb	r6, [r3, #0]
 8007b1c:	6962      	ldr	r2, [r4, #20]
 8007b1e:	1c43      	adds	r3, r0, #1
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d004      	beq.n	8007b2e <__swbuf_r+0x5a>
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	07db      	lsls	r3, r3, #31
 8007b28:	d506      	bpl.n	8007b38 <__swbuf_r+0x64>
 8007b2a:	2e0a      	cmp	r6, #10
 8007b2c:	d104      	bne.n	8007b38 <__swbuf_r+0x64>
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4628      	mov	r0, r5
 8007b32:	f7ff fd9b 	bl	800766c <_fflush_r>
 8007b36:	b938      	cbnz	r0, 8007b48 <__swbuf_r+0x74>
 8007b38:	4638      	mov	r0, r7
 8007b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	4628      	mov	r0, r5
 8007b40:	f000 f806 	bl	8007b50 <__swsetup_r>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d0d5      	beq.n	8007af4 <__swbuf_r+0x20>
 8007b48:	f04f 37ff 	mov.w	r7, #4294967295
 8007b4c:	e7f4      	b.n	8007b38 <__swbuf_r+0x64>
	...

08007b50 <__swsetup_r>:
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	4b2a      	ldr	r3, [pc, #168]	; (8007bfc <__swsetup_r+0xac>)
 8007b54:	4605      	mov	r5, r0
 8007b56:	6818      	ldr	r0, [r3, #0]
 8007b58:	460c      	mov	r4, r1
 8007b5a:	b118      	cbz	r0, 8007b64 <__swsetup_r+0x14>
 8007b5c:	6a03      	ldr	r3, [r0, #32]
 8007b5e:	b90b      	cbnz	r3, 8007b64 <__swsetup_r+0x14>
 8007b60:	f7fd ff94 	bl	8005a8c <__sinit>
 8007b64:	89a3      	ldrh	r3, [r4, #12]
 8007b66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b6a:	0718      	lsls	r0, r3, #28
 8007b6c:	d422      	bmi.n	8007bb4 <__swsetup_r+0x64>
 8007b6e:	06d9      	lsls	r1, r3, #27
 8007b70:	d407      	bmi.n	8007b82 <__swsetup_r+0x32>
 8007b72:	2309      	movs	r3, #9
 8007b74:	602b      	str	r3, [r5, #0]
 8007b76:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b7e:	81a3      	strh	r3, [r4, #12]
 8007b80:	e034      	b.n	8007bec <__swsetup_r+0x9c>
 8007b82:	0758      	lsls	r0, r3, #29
 8007b84:	d512      	bpl.n	8007bac <__swsetup_r+0x5c>
 8007b86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b88:	b141      	cbz	r1, 8007b9c <__swsetup_r+0x4c>
 8007b8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b8e:	4299      	cmp	r1, r3
 8007b90:	d002      	beq.n	8007b98 <__swsetup_r+0x48>
 8007b92:	4628      	mov	r0, r5
 8007b94:	f7fe ff1c 	bl	80069d0 <_free_r>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	6363      	str	r3, [r4, #52]	; 0x34
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007ba2:	81a3      	strh	r3, [r4, #12]
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	6063      	str	r3, [r4, #4]
 8007ba8:	6923      	ldr	r3, [r4, #16]
 8007baa:	6023      	str	r3, [r4, #0]
 8007bac:	89a3      	ldrh	r3, [r4, #12]
 8007bae:	f043 0308 	orr.w	r3, r3, #8
 8007bb2:	81a3      	strh	r3, [r4, #12]
 8007bb4:	6923      	ldr	r3, [r4, #16]
 8007bb6:	b94b      	cbnz	r3, 8007bcc <__swsetup_r+0x7c>
 8007bb8:	89a3      	ldrh	r3, [r4, #12]
 8007bba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bc2:	d003      	beq.n	8007bcc <__swsetup_r+0x7c>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	f000 f883 	bl	8007cd2 <__smakebuf_r>
 8007bcc:	89a0      	ldrh	r0, [r4, #12]
 8007bce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bd2:	f010 0301 	ands.w	r3, r0, #1
 8007bd6:	d00a      	beq.n	8007bee <__swsetup_r+0x9e>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60a3      	str	r3, [r4, #8]
 8007bdc:	6963      	ldr	r3, [r4, #20]
 8007bde:	425b      	negs	r3, r3
 8007be0:	61a3      	str	r3, [r4, #24]
 8007be2:	6923      	ldr	r3, [r4, #16]
 8007be4:	b943      	cbnz	r3, 8007bf8 <__swsetup_r+0xa8>
 8007be6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007bea:	d1c4      	bne.n	8007b76 <__swsetup_r+0x26>
 8007bec:	bd38      	pop	{r3, r4, r5, pc}
 8007bee:	0781      	lsls	r1, r0, #30
 8007bf0:	bf58      	it	pl
 8007bf2:	6963      	ldrpl	r3, [r4, #20]
 8007bf4:	60a3      	str	r3, [r4, #8]
 8007bf6:	e7f4      	b.n	8007be2 <__swsetup_r+0x92>
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	e7f7      	b.n	8007bec <__swsetup_r+0x9c>
 8007bfc:	20000064 	.word	0x20000064

08007c00 <_raise_r>:
 8007c00:	291f      	cmp	r1, #31
 8007c02:	b538      	push	{r3, r4, r5, lr}
 8007c04:	4604      	mov	r4, r0
 8007c06:	460d      	mov	r5, r1
 8007c08:	d904      	bls.n	8007c14 <_raise_r+0x14>
 8007c0a:	2316      	movs	r3, #22
 8007c0c:	6003      	str	r3, [r0, #0]
 8007c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007c16:	b112      	cbz	r2, 8007c1e <_raise_r+0x1e>
 8007c18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c1c:	b94b      	cbnz	r3, 8007c32 <_raise_r+0x32>
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 f830 	bl	8007c84 <_getpid_r>
 8007c24:	462a      	mov	r2, r5
 8007c26:	4601      	mov	r1, r0
 8007c28:	4620      	mov	r0, r4
 8007c2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c2e:	f000 b817 	b.w	8007c60 <_kill_r>
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d00a      	beq.n	8007c4c <_raise_r+0x4c>
 8007c36:	1c59      	adds	r1, r3, #1
 8007c38:	d103      	bne.n	8007c42 <_raise_r+0x42>
 8007c3a:	2316      	movs	r3, #22
 8007c3c:	6003      	str	r3, [r0, #0]
 8007c3e:	2001      	movs	r0, #1
 8007c40:	e7e7      	b.n	8007c12 <_raise_r+0x12>
 8007c42:	2400      	movs	r4, #0
 8007c44:	4628      	mov	r0, r5
 8007c46:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007c4a:	4798      	blx	r3
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e7e0      	b.n	8007c12 <_raise_r+0x12>

08007c50 <raise>:
 8007c50:	4b02      	ldr	r3, [pc, #8]	; (8007c5c <raise+0xc>)
 8007c52:	4601      	mov	r1, r0
 8007c54:	6818      	ldr	r0, [r3, #0]
 8007c56:	f7ff bfd3 	b.w	8007c00 <_raise_r>
 8007c5a:	bf00      	nop
 8007c5c:	20000064 	.word	0x20000064

08007c60 <_kill_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	2300      	movs	r3, #0
 8007c64:	4d06      	ldr	r5, [pc, #24]	; (8007c80 <_kill_r+0x20>)
 8007c66:	4604      	mov	r4, r0
 8007c68:	4608      	mov	r0, r1
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	602b      	str	r3, [r5, #0]
 8007c6e:	f7fa f938 	bl	8001ee2 <_kill>
 8007c72:	1c43      	adds	r3, r0, #1
 8007c74:	d102      	bne.n	8007c7c <_kill_r+0x1c>
 8007c76:	682b      	ldr	r3, [r5, #0]
 8007c78:	b103      	cbz	r3, 8007c7c <_kill_r+0x1c>
 8007c7a:	6023      	str	r3, [r4, #0]
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
 8007c7e:	bf00      	nop
 8007c80:	200004f4 	.word	0x200004f4

08007c84 <_getpid_r>:
 8007c84:	f7fa b926 	b.w	8001ed4 <_getpid>

08007c88 <__swhatbuf_r>:
 8007c88:	b570      	push	{r4, r5, r6, lr}
 8007c8a:	460c      	mov	r4, r1
 8007c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c90:	4615      	mov	r5, r2
 8007c92:	2900      	cmp	r1, #0
 8007c94:	461e      	mov	r6, r3
 8007c96:	b096      	sub	sp, #88	; 0x58
 8007c98:	da0c      	bge.n	8007cb4 <__swhatbuf_r+0x2c>
 8007c9a:	89a3      	ldrh	r3, [r4, #12]
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007ca2:	bf0c      	ite	eq
 8007ca4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007ca8:	2340      	movne	r3, #64	; 0x40
 8007caa:	2000      	movs	r0, #0
 8007cac:	6031      	str	r1, [r6, #0]
 8007cae:	602b      	str	r3, [r5, #0]
 8007cb0:	b016      	add	sp, #88	; 0x58
 8007cb2:	bd70      	pop	{r4, r5, r6, pc}
 8007cb4:	466a      	mov	r2, sp
 8007cb6:	f000 f849 	bl	8007d4c <_fstat_r>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	dbed      	blt.n	8007c9a <__swhatbuf_r+0x12>
 8007cbe:	9901      	ldr	r1, [sp, #4]
 8007cc0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007cc4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007cc8:	4259      	negs	r1, r3
 8007cca:	4159      	adcs	r1, r3
 8007ccc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cd0:	e7eb      	b.n	8007caa <__swhatbuf_r+0x22>

08007cd2 <__smakebuf_r>:
 8007cd2:	898b      	ldrh	r3, [r1, #12]
 8007cd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007cd6:	079d      	lsls	r5, r3, #30
 8007cd8:	4606      	mov	r6, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	d507      	bpl.n	8007cee <__smakebuf_r+0x1c>
 8007cde:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ce2:	6023      	str	r3, [r4, #0]
 8007ce4:	6123      	str	r3, [r4, #16]
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	6163      	str	r3, [r4, #20]
 8007cea:	b002      	add	sp, #8
 8007cec:	bd70      	pop	{r4, r5, r6, pc}
 8007cee:	466a      	mov	r2, sp
 8007cf0:	ab01      	add	r3, sp, #4
 8007cf2:	f7ff ffc9 	bl	8007c88 <__swhatbuf_r>
 8007cf6:	9900      	ldr	r1, [sp, #0]
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f7fe fed8 	bl	8006ab0 <_malloc_r>
 8007d00:	b948      	cbnz	r0, 8007d16 <__smakebuf_r+0x44>
 8007d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d06:	059a      	lsls	r2, r3, #22
 8007d08:	d4ef      	bmi.n	8007cea <__smakebuf_r+0x18>
 8007d0a:	f023 0303 	bic.w	r3, r3, #3
 8007d0e:	f043 0302 	orr.w	r3, r3, #2
 8007d12:	81a3      	strh	r3, [r4, #12]
 8007d14:	e7e3      	b.n	8007cde <__smakebuf_r+0xc>
 8007d16:	89a3      	ldrh	r3, [r4, #12]
 8007d18:	6020      	str	r0, [r4, #0]
 8007d1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d1e:	81a3      	strh	r3, [r4, #12]
 8007d20:	9b00      	ldr	r3, [sp, #0]
 8007d22:	6120      	str	r0, [r4, #16]
 8007d24:	6163      	str	r3, [r4, #20]
 8007d26:	9b01      	ldr	r3, [sp, #4]
 8007d28:	b15b      	cbz	r3, 8007d42 <__smakebuf_r+0x70>
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d30:	f000 f81e 	bl	8007d70 <_isatty_r>
 8007d34:	b128      	cbz	r0, 8007d42 <__smakebuf_r+0x70>
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	f023 0303 	bic.w	r3, r3, #3
 8007d3c:	f043 0301 	orr.w	r3, r3, #1
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	431d      	orrs	r5, r3
 8007d46:	81a5      	strh	r5, [r4, #12]
 8007d48:	e7cf      	b.n	8007cea <__smakebuf_r+0x18>
	...

08007d4c <_fstat_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	2300      	movs	r3, #0
 8007d50:	4d06      	ldr	r5, [pc, #24]	; (8007d6c <_fstat_r+0x20>)
 8007d52:	4604      	mov	r4, r0
 8007d54:	4608      	mov	r0, r1
 8007d56:	4611      	mov	r1, r2
 8007d58:	602b      	str	r3, [r5, #0]
 8007d5a:	f7fa f920 	bl	8001f9e <_fstat>
 8007d5e:	1c43      	adds	r3, r0, #1
 8007d60:	d102      	bne.n	8007d68 <_fstat_r+0x1c>
 8007d62:	682b      	ldr	r3, [r5, #0]
 8007d64:	b103      	cbz	r3, 8007d68 <_fstat_r+0x1c>
 8007d66:	6023      	str	r3, [r4, #0]
 8007d68:	bd38      	pop	{r3, r4, r5, pc}
 8007d6a:	bf00      	nop
 8007d6c:	200004f4 	.word	0x200004f4

08007d70 <_isatty_r>:
 8007d70:	b538      	push	{r3, r4, r5, lr}
 8007d72:	2300      	movs	r3, #0
 8007d74:	4d05      	ldr	r5, [pc, #20]	; (8007d8c <_isatty_r+0x1c>)
 8007d76:	4604      	mov	r4, r0
 8007d78:	4608      	mov	r0, r1
 8007d7a:	602b      	str	r3, [r5, #0]
 8007d7c:	f7fa f91e 	bl	8001fbc <_isatty>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_isatty_r+0x1a>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_isatty_r+0x1a>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	200004f4 	.word	0x200004f4

08007d90 <_init>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	bf00      	nop
 8007d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d96:	bc08      	pop	{r3}
 8007d98:	469e      	mov	lr, r3
 8007d9a:	4770      	bx	lr

08007d9c <_fini>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr
