#Makefile - with rules all and variables CC, SRC

CC  = gcc
SRC = main.c holberton.c
OBJ = $(SRC:c=o)
NAME = holberton
RM = rm

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

clean:
	$(RM) -f *~ holberton
oclean:
	$(RM) -f main.o holberton.o
fclean:
	$(RM) -f *~ holberton
	$(RM) -f main.o holberton.o

re: oclean all

edit : $(OBJ)
	cc -c edit $(OBJ)
