ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	__NVIC_SystemReset:
  27              	.LFB121:
  28              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 2


  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 3


  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 4


 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 5


 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 6


 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 7


 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 8


 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 9


 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 10


 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 11


 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 12


 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 13


 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 14


 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 15


 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 16


 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 17


 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 18


 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 19


1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 20


1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 21


1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 22


1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 23


1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 24


1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 25


1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 26


1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 27


1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 28


1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 29


1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 30


1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 31


1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:Drivers/CMSIS/Include/core_cm4.h ****   }
1692:Drivers/CMSIS/Include/core_cm4.h **** }
1693:Drivers/CMSIS/Include/core_cm4.h **** 
1694:Drivers/CMSIS/Include/core_cm4.h **** 
1695:Drivers/CMSIS/Include/core_cm4.h **** /**
1696:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:Drivers/CMSIS/Include/core_cm4.h ****  */
1703:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:Drivers/CMSIS/Include/core_cm4.h **** {
1705:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:Drivers/CMSIS/Include/core_cm4.h ****   {
1707:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:Drivers/CMSIS/Include/core_cm4.h ****   }
1709:Drivers/CMSIS/Include/core_cm4.h ****   else
1710:Drivers/CMSIS/Include/core_cm4.h ****   {
1711:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1712:Drivers/CMSIS/Include/core_cm4.h ****   }
1713:Drivers/CMSIS/Include/core_cm4.h **** }
1714:Drivers/CMSIS/Include/core_cm4.h **** 
1715:Drivers/CMSIS/Include/core_cm4.h **** 
1716:Drivers/CMSIS/Include/core_cm4.h **** /**
1717:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:Drivers/CMSIS/Include/core_cm4.h ****  */
1722:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:Drivers/CMSIS/Include/core_cm4.h **** {
1724:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:Drivers/CMSIS/Include/core_cm4.h ****   {
1726:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1728:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1729:Drivers/CMSIS/Include/core_cm4.h ****   }
1730:Drivers/CMSIS/Include/core_cm4.h **** }
1731:Drivers/CMSIS/Include/core_cm4.h **** 
1732:Drivers/CMSIS/Include/core_cm4.h **** 
1733:Drivers/CMSIS/Include/core_cm4.h **** /**
1734:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 32


1741:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:Drivers/CMSIS/Include/core_cm4.h **** {
1743:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:Drivers/CMSIS/Include/core_cm4.h ****   {
1745:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:Drivers/CMSIS/Include/core_cm4.h ****   }
1747:Drivers/CMSIS/Include/core_cm4.h ****   else
1748:Drivers/CMSIS/Include/core_cm4.h ****   {
1749:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1750:Drivers/CMSIS/Include/core_cm4.h ****   }
1751:Drivers/CMSIS/Include/core_cm4.h **** }
1752:Drivers/CMSIS/Include/core_cm4.h **** 
1753:Drivers/CMSIS/Include/core_cm4.h **** 
1754:Drivers/CMSIS/Include/core_cm4.h **** /**
1755:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:Drivers/CMSIS/Include/core_cm4.h ****  */
1760:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:Drivers/CMSIS/Include/core_cm4.h **** {
1762:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:Drivers/CMSIS/Include/core_cm4.h ****   {
1764:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:Drivers/CMSIS/Include/core_cm4.h ****   }
1766:Drivers/CMSIS/Include/core_cm4.h **** }
1767:Drivers/CMSIS/Include/core_cm4.h **** 
1768:Drivers/CMSIS/Include/core_cm4.h **** 
1769:Drivers/CMSIS/Include/core_cm4.h **** /**
1770:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:Drivers/CMSIS/Include/core_cm4.h ****  */
1775:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:Drivers/CMSIS/Include/core_cm4.h **** {
1777:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:Drivers/CMSIS/Include/core_cm4.h ****   {
1779:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:Drivers/CMSIS/Include/core_cm4.h ****   }
1781:Drivers/CMSIS/Include/core_cm4.h **** }
1782:Drivers/CMSIS/Include/core_cm4.h **** 
1783:Drivers/CMSIS/Include/core_cm4.h **** 
1784:Drivers/CMSIS/Include/core_cm4.h **** /**
1785:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1786:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1791:Drivers/CMSIS/Include/core_cm4.h ****  */
1792:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:Drivers/CMSIS/Include/core_cm4.h **** {
1794:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:Drivers/CMSIS/Include/core_cm4.h ****   {
1796:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 33


1798:Drivers/CMSIS/Include/core_cm4.h ****   else
1799:Drivers/CMSIS/Include/core_cm4.h ****   {
1800:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1801:Drivers/CMSIS/Include/core_cm4.h ****   }
1802:Drivers/CMSIS/Include/core_cm4.h **** }
1803:Drivers/CMSIS/Include/core_cm4.h **** 
1804:Drivers/CMSIS/Include/core_cm4.h **** 
1805:Drivers/CMSIS/Include/core_cm4.h **** /**
1806:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1807:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:Drivers/CMSIS/Include/core_cm4.h ****  */
1814:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:Drivers/CMSIS/Include/core_cm4.h **** {
1816:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:Drivers/CMSIS/Include/core_cm4.h ****   {
1818:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:Drivers/CMSIS/Include/core_cm4.h ****   }
1820:Drivers/CMSIS/Include/core_cm4.h ****   else
1821:Drivers/CMSIS/Include/core_cm4.h ****   {
1822:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:Drivers/CMSIS/Include/core_cm4.h ****   }
1824:Drivers/CMSIS/Include/core_cm4.h **** }
1825:Drivers/CMSIS/Include/core_cm4.h **** 
1826:Drivers/CMSIS/Include/core_cm4.h **** 
1827:Drivers/CMSIS/Include/core_cm4.h **** /**
1828:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1829:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1834:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:Drivers/CMSIS/Include/core_cm4.h ****  */
1836:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:Drivers/CMSIS/Include/core_cm4.h **** {
1838:Drivers/CMSIS/Include/core_cm4.h **** 
1839:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:Drivers/CMSIS/Include/core_cm4.h ****   {
1841:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:Drivers/CMSIS/Include/core_cm4.h ****   }
1843:Drivers/CMSIS/Include/core_cm4.h ****   else
1844:Drivers/CMSIS/Include/core_cm4.h ****   {
1845:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:Drivers/CMSIS/Include/core_cm4.h ****   }
1847:Drivers/CMSIS/Include/core_cm4.h **** }
1848:Drivers/CMSIS/Include/core_cm4.h **** 
1849:Drivers/CMSIS/Include/core_cm4.h **** 
1850:Drivers/CMSIS/Include/core_cm4.h **** /**
1851:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1852:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 34


1855:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:Drivers/CMSIS/Include/core_cm4.h ****  */
1861:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:Drivers/CMSIS/Include/core_cm4.h **** {
1863:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1866:Drivers/CMSIS/Include/core_cm4.h **** 
1867:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:Drivers/CMSIS/Include/core_cm4.h **** 
1870:Drivers/CMSIS/Include/core_cm4.h ****   return (
1871:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:Drivers/CMSIS/Include/core_cm4.h ****          );
1874:Drivers/CMSIS/Include/core_cm4.h **** }
1875:Drivers/CMSIS/Include/core_cm4.h **** 
1876:Drivers/CMSIS/Include/core_cm4.h **** 
1877:Drivers/CMSIS/Include/core_cm4.h **** /**
1878:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1879:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1881:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:Drivers/CMSIS/Include/core_cm4.h ****  */
1888:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:Drivers/CMSIS/Include/core_cm4.h **** {
1890:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1893:Drivers/CMSIS/Include/core_cm4.h **** 
1894:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:Drivers/CMSIS/Include/core_cm4.h **** 
1897:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:Drivers/CMSIS/Include/core_cm4.h **** }
1900:Drivers/CMSIS/Include/core_cm4.h **** 
1901:Drivers/CMSIS/Include/core_cm4.h **** 
1902:Drivers/CMSIS/Include/core_cm4.h **** /**
1903:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1904:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:Drivers/CMSIS/Include/core_cm4.h ****  */
1911:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 35


1912:Drivers/CMSIS/Include/core_cm4.h **** {
1913:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:Drivers/CMSIS/Include/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:Drivers/CMSIS/Include/core_cm4.h **** }
1917:Drivers/CMSIS/Include/core_cm4.h **** 
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** /**
1920:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1921:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1924:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1926:Drivers/CMSIS/Include/core_cm4.h ****  */
1927:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:Drivers/CMSIS/Include/core_cm4.h **** {
1929:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:Drivers/CMSIS/Include/core_cm4.h **** }
1932:Drivers/CMSIS/Include/core_cm4.h **** 
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** /**
1935:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1936:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:Drivers/CMSIS/Include/core_cm4.h ****  */
1938:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1939:Drivers/CMSIS/Include/core_cm4.h **** {
  29              		.loc 2 1939 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1940:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  35              		.loc 2 1940 3 view .LVU1
  36              	.LBB8:
  37              	.LBI8:
  38              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 36


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 37


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 38


 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 39


 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 40


 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  39              		.loc 3 269 27 view .LVU2
  40              	.LBB9:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  41              		.loc 3 271 3 view .LVU3
  42              		.syntax unified
  43              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 BFF34F8F 		dsb 0xF
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.LBE9:
  49              	.LBE8:
1941:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1942:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  50              		.loc 2 1942 3 view .LVU4
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              		.loc 2 1943 32 is_stmt 0 view .LVU5
  52 0004 0549     		ldr	r1, .L3
  53 0006 CA68     		ldr	r2, [r1, #12]
  54              		.loc 2 1943 40 view .LVU6
  55 0008 02F4E062 		and	r2, r2, #1792
1942:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  56              		.loc 2 1942 17 view .LVU7
  57 000c 044B     		ldr	r3, .L3+4
  58 000e 1343     		orrs	r3, r3, r2
1942:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  59              		.loc 2 1942 15 view .LVU8
  60 0010 CB60     		str	r3, [r1, #12]
1944:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  61              		.loc 2 1945 3 is_stmt 1 view .LVU9
  62              	.LBB10:
  63              	.LBI10:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 41


 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  64              		.loc 3 269 27 view .LVU10
  65              	.LBB11:
  66              		.loc 3 271 3 view .LVU11
  67              		.syntax unified
  68              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  69 0012 BFF34F8F 		dsb 0xF
  70              	@ 0 "" 2
  71              		.thumb
  72              		.syntax unified
  73              	.L2:
  74              	.LBE11:
  75              	.LBE10:
1946:Drivers/CMSIS/Include/core_cm4.h **** 
1947:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  76              		.loc 2 1947 3 view .LVU12
1948:Drivers/CMSIS/Include/core_cm4.h ****   {
1949:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
  77              		.loc 2 1949 5 discriminator 1 view .LVU13
  78              		.syntax unified
  79              	@ 1949 "Drivers/CMSIS/Include/core_cm4.h" 1
  80 0016 00BF     		nop
  81              	@ 0 "" 2
1947:Drivers/CMSIS/Include/core_cm4.h ****   {
  82              		.loc 2 1947 3 view .LVU14
  83              		.thumb
  84              		.syntax unified
  85 0018 FDE7     		b	.L2
  86              	.L4:
  87 001a 00BF     		.align	2
  88              	.L3:
  89 001c 00ED00E0 		.word	-536810240
  90 0020 0400FA05 		.word	100270084
  91              		.cfi_endproc
  92              	.LFE121:
  94              		.section	.text.MX_GPIO_Init,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	MX_GPIO_Init:
 101              	.LFB141:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 42


  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <stdlib.h>
  25:Core/Src/main.c **** #include <dispcolor.h>
  26:Core/Src/main.c **** #include <gpio.h>
  27:Core/Src/main.c **** #include "info_disp.h"
  28:Core/Src/main.c **** #include "buttons.h"
  29:Core/Src/main.c **** #include "enc.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** #define STATE_INIT    0
  40:Core/Src/main.c **** #define STATE_DISPLAY 1
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** #define SCROLL_MODE_AUTO  0
  46:Core/Src/main.c **** #define SCROLL_MODE_HALT  1
  47:Core/Src/main.c **** #define SCROLL_MODE_CLICK 2
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** // DMA_HandleTypeDef hdma_spi1_tx;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** UART_HandleTypeDef huart5;
  55:Core/Src/main.c **** UART_HandleTypeDef huart8;
  56:Core/Src/main.c **** DMA_HandleTypeDef hdma_uart5_rx;
  57:Core/Src/main.c **** DMA_HandleTypeDef hdma_uart5_tx;
  58:Core/Src/main.c **** DMA_HandleTypeDef hdma_uart8_rx;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c **** #define DEV0_UART &huart5
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** #define DEV_STATE_IN    1
  67:Core/Src/main.c **** #define DEV_STATE_UNIN  0
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 43


  73:Core/Src/main.c **** static void MX_DMA_Init(void);
  74:Core/Src/main.c **** static void MX_SPI1_Init(void);
  75:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  76:Core/Src/main.c **** static void MX_UART5_Init(void);
  77:Core/Src/main.c **** static void MX_UART8_Init(void);
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** double val = 10;
  85:Core/Src/main.c **** uint8_t tx_buff[]={84,66,67,68,69,70,71,72,73,74};
  86:Core/Src/main.c **** uint8_t palette = TEMP_PALETTE;
  87:Core/Src/main.c **** uint8_t device_type = TYPE_SET_TEL;
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** uint8_t state = STATE_INIT;
  90:Core/Src/main.c **** uint8_t dev_num = 0;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** uint8_t screen_scroll_mode = SCROLL_MODE_AUTO;
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** Button button = {GPIOC, GPIO_PIN_13, TYPE_HIGH_PULL};
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** Encoder enc = {GPIOD, GPIO_PIN_0, GPIOD, GPIO_PIN_1};
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** // Device device_0 = {&huart5, DEV_STATE_UNIN, TYPE_SET_ONLY};
  99:Core/Src/main.c **** // Device device_2 = {&huart5, DEV_STATE_UNIN, TYPE_SET_ONLY};
 100:Core/Src/main.c **** // Device device_3 = {&huart5, DEV_STATE_UNIN, TYPE_SET_ONLY};
 101:Core/Src/main.c **** // Device device_4 = {&huart5, DEV_STATE_UNIN, TYPE_SET_ONLY};
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** Device deviceList[] = {{&huart5, DEV_STATE_UNIN, TYPE_SET_ONLY}};
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** #define DEV_COUNT sizeof(deviceList)/sizeof(deviceList[0])
 106:Core/Src/main.c **** /* USER CODE END 0 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief  The application entry point.
 110:Core/Src/main.c ****   * @retval int
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** int main(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.c ****   HAL_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.c **** 	
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** 	gpio_SetGPIOmode_Out(GPIOB, GPIO_PIN_14);
 129:Core/Src/main.c ****   gpio_SetGPIOmode_Out(GPIOB, GPIO_PIN_7);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 44


 130:Core/Src/main.c ****   gpio_SetGPIOmode_Out(GPIOB, GPIO_PIN_0);
 131:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 132:Core/Src/main.c **** 	HAL_Delay(100);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** 	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 136:Core/Src/main.c **** 	HAL_Delay(100);
 137:Core/Src/main.c **** 	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 138:Core/Src/main.c ****   /* USER CODE END Init */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Configure the system clock */
 141:Core/Src/main.c ****   SystemClock_Config();
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE END SysInit */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Initialize all configured peripherals */
 148:Core/Src/main.c ****   MX_GPIO_Init();
 149:Core/Src/main.c ****   MX_DMA_Init();
 150:Core/Src/main.c ****   MX_SPI1_Init();
 151:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 152:Core/Src/main.c ****   MX_UART5_Init();
 153:Core/Src/main.c ****   MX_UART8_Init();
 154:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 155:Core/Src/main.c ****   init(&button);
 156:Core/Src/main.c ****   initEnc(&enc);
 157:Core/Src/main.c ****   
 158:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 159:Core/Src/main.c ****   HAL_Delay(100);
 160:Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** 	dispcolor_Init(240, 240);
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** 	uint32_t dev_init_timeout = HAL_GetTick();
 165:Core/Src/main.c ****   uint32_t screen_disp_time = HAL_GetTick();
 166:Core/Src/main.c ****   uint32_t hold_timeout = HAL_GetTick();
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   uint32_t simtmr = HAL_GetTick();
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** 	bool isOn = 0;
 171:Core/Src/main.c ****   
 172:Core/Src/main.c ****   uint8_t old_dev_num = 0;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   uint8_t rx_buff[5];
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   bool testMode = MODE_NORMAL;
 177:Core/Src/main.c ****   uint16_t testVal = 28.5;
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   deviceList[0].tx_buff[0] = 84;
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   //Show_Message("HELLO, WORLD!", 5000);
 182:Core/Src/main.c ****   /* USER CODE END 2 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* Infinite loop */
 185:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 186:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 45


 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     // NEW CODE START
 189:Core/Src/main.c ****     if(state == STATE_INIT){
 190:Core/Src/main.c ****       Display_Init(dev_num, DEV_COUNT);
 191:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 192:Core/Src/main.c ****       HAL_UART_Receive_DMA(deviceList[dev_num].uart, deviceList[dev_num].rx_buff, 10);
 193:Core/Src/main.c ****     }else{
 194:Core/Src/main.c ****       Dispaly_Data(&deviceList[dev_num]);
 195:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 196:Core/Src/main.c ****     }
 197:Core/Src/main.c ****     // NEW CODE END
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****     // DEVICE INITIALIZATION START
 200:Core/Src/main.c ****     if (HAL_GetTick()-dev_init_timeout>50 && state == STATE_INIT){
 201:Core/Src/main.c ****       if(dev_num == old_dev_num){
 202:Core/Src/main.c ****         dev_num++;
 203:Core/Src/main.c ****       }else{
 204:Core/Src/main.c ****         old_dev_num = dev_num;
 205:Core/Src/main.c ****       }
 206:Core/Src/main.c ****       dev_init_timeout = HAL_GetTick();
 207:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 208:Core/Src/main.c ****     }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     if(dev_num == DEV_COUNT && state == STATE_INIT){
 211:Core/Src/main.c ****       state = STATE_DISPLAY;
 212:Core/Src/main.c ****       dev_num = 0;
 213:Core/Src/main.c ****     }
 214:Core/Src/main.c ****     // DEVICE INITIALIZATION END
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     // AUTO SCREEN SCROLL START
 217:Core/Src/main.c ****     if (HAL_GetTick()-screen_disp_time>5000 && screen_scroll_mode == SCROLL_MODE_AUTO){
 218:Core/Src/main.c ****       if(state != STATE_INIT){
 219:Core/Src/main.c ****         do{
 220:Core/Src/main.c ****           if(dev_num < DEV_COUNT-1){
 221:Core/Src/main.c ****             dev_num++;
 222:Core/Src/main.c ****           }else{
 223:Core/Src/main.c ****             dev_num=0;
 224:Core/Src/main.c ****           }
 225:Core/Src/main.c ****         }while (!deviceList[dev_num].initState);  
 226:Core/Src/main.c ****       }
 227:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 228:Core/Src/main.c ****     }
 229:Core/Src/main.c ****     // AUTO SCREEN SCROLL END
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****     // GPIO READING START
 232:Core/Src/main.c ****     tick(&button);
 233:Core/Src/main.c ****     tickEnc(&enc);
 234:Core/Src/main.c ****     // GPIO READING END
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****     // SCROLL MODE CHANGE START
 237:Core/Src/main.c ****     if(isClicked(&button)){
 238:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 239:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 240:Core/Src/main.c ****       if(screen_scroll_mode == SCROLL_MODE_AUTO){
 241:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 242:Core/Src/main.c ****       }else{
 243:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_AUTO;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 46


 244:Core/Src/main.c ****       }
 245:Core/Src/main.c ****     }
 246:Core/Src/main.c ****     // SCROLL MODE CHANGE END
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****     // ENCODER START
 249:Core/Src/main.c ****     // TEST CODE START
 250:Core/Src/main.c ****     if (deviceList[dev_num].deviceDisplayMode == MODE_NORMAL){
 251:Core/Src/main.c ****     // TEST CODE
 252:Core/Src/main.c ****       // MANUAL SCREEN SROLL START
 253:Core/Src/main.c ****       if(isRight(&enc)){
 254:Core/Src/main.c ****         if(dev_num < DEV_COUNT){
 255:Core/Src/main.c ****           dev_num++;
 256:Core/Src/main.c ****         }else{
 257:Core/Src/main.c ****           dev_num = 0;
 258:Core/Src/main.c ****         }
 259:Core/Src/main.c ****         screen_disp_time = HAL_GetTick();
 260:Core/Src/main.c ****       }
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****       if(isLeft(&enc)){
 263:Core/Src/main.c ****         if(dev_num > 0){
 264:Core/Src/main.c ****           dev_num--;
 265:Core/Src/main.c ****         }else{
 266:Core/Src/main.c ****           dev_num = DEV_COUNT;
 267:Core/Src/main.c ****         }
 268:Core/Src/main.c ****         screen_disp_time = HAL_GetTick();
 269:Core/Src/main.c ****       }
 270:Core/Src/main.c ****       // MANUAL SCREEN SCROLL START
 271:Core/Src/main.c ****     }else{
 272:Core/Src/main.c ****       // VALUE EDIT START
 273:Core/Src/main.c ****       if(isRight(&enc)){
 274:Core/Src/main.c ****         deviceList[dev_num].setValue +=10;
 275:Core/Src/main.c ****       }
 276:Core/Src/main.c ****       if(isLeft(&enc)){
 277:Core/Src/main.c ****         deviceList[dev_num].setValue -=10;
 278:Core/Src/main.c ****       }
 279:Core/Src/main.c ****       // VALUE EDIT END
 280:Core/Src/main.c ****     }
 281:Core/Src/main.c ****     // ENCODER END
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****     // EDIT VALUE START
 284:Core/Src/main.c ****     if(isHold(&button) && HAL_GetTick() - hold_timeout > 750){
 285:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 286:Core/Src/main.c ****       hold_timeout = HAL_GetTick();
 287:Core/Src/main.c ****       if(deviceList[dev_num].deviceDisplayMode == MODE_NORMAL){
 288:Core/Src/main.c ****         deviceList[dev_num].setValue = deviceList[dev_num].currentValue;
 289:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_EDIT;
 290:Core/Src/main.c ****       }else{
 291:Core/Src/main.c ****         char setValueTx[10];
 292:Core/Src/main.c ****         sprintf(setValueTx, "%d", deviceList[dev_num].setValue);
 293:Core/Src/main.c ****         HAL_UART_Transmit_DMA(deviceList[dev_num].uart, setValueTx, 10);
 294:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_NORMAL;
 295:Core/Src/main.c ****       }
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****       if(screen_scroll_mode == SCROLL_MODE_AUTO){
 298:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 299:Core/Src/main.c ****       }else{
 300:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_AUTO;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 47


 301:Core/Src/main.c ****       }
 302:Core/Src/main.c ****     }
 303:Core/Src/main.c ****     // EDIT VALUE END
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****     /* USER CODE END WHILE */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE END 3 */
 310:Core/Src/main.c **** }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /**
 313:Core/Src/main.c ****   * @brief System Clock Configuration
 314:Core/Src/main.c ****   * @retval None
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c **** void SystemClock_Config(void)
 317:Core/Src/main.c **** {
 318:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 319:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 324:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 327:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 328:Core/Src/main.c ****   */
 329:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 330:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 384;
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 337:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 338:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 344:Core/Src/main.c ****   */
 345:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 346:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 347:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 348:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 349:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 350:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 353:Core/Src/main.c ****   {
 354:Core/Src/main.c ****     Error_Handler();
 355:Core/Src/main.c ****   }
 356:Core/Src/main.c **** }
 357:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 48


 358:Core/Src/main.c **** /**
 359:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 360:Core/Src/main.c ****   * @param None
 361:Core/Src/main.c ****   * @retval None
 362:Core/Src/main.c ****   */
 363:Core/Src/main.c **** static void MX_SPI1_Init(void)
 364:Core/Src/main.c **** {
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 373:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 374:Core/Src/main.c ****   hspi1.Instance = SPI1;
 375:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 376:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 377:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 378:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 379:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 380:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 381:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 382:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 383:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 384:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 385:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 386:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** }
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** /**
 397:Core/Src/main.c ****   * @brief UART5 Initialization Function
 398:Core/Src/main.c ****   * @param None
 399:Core/Src/main.c ****   * @retval None
 400:Core/Src/main.c ****   */
 401:Core/Src/main.c **** static void MX_UART5_Init(void)
 402:Core/Src/main.c **** {
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 0 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE END UART5_Init 0 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 1 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE END UART5_Init 1 */
 411:Core/Src/main.c ****   huart5.Instance = UART5;
 412:Core/Src/main.c ****   huart5.Init.BaudRate = 9600;
 413:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 414:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 49


 415:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 416:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 417:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 418:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 419:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 420:Core/Src/main.c ****   {
 421:Core/Src/main.c ****     Error_Handler();
 422:Core/Src/main.c ****   }
 423:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 2 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /* USER CODE END UART5_Init 2 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** }
 428:Core/Src/main.c **** 
 429:Core/Src/main.c **** /**
 430:Core/Src/main.c ****   * @brief UART8 Initialization Function
 431:Core/Src/main.c ****   * @param None
 432:Core/Src/main.c ****   * @retval None
 433:Core/Src/main.c ****   */
 434:Core/Src/main.c **** static void MX_UART8_Init(void)
 435:Core/Src/main.c **** {
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 444:Core/Src/main.c ****   huart8.Instance = UART8;
 445:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 446:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 447:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 448:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 449:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 450:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 451:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 452:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** }
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /**
 463:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 464:Core/Src/main.c ****   * @param None
 465:Core/Src/main.c ****   * @retval None
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 468:Core/Src/main.c **** {
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 471:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 50


 472:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 477:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 478:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 479:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 487:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 488:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 489:Core/Src/main.c ****   {
 490:Core/Src/main.c ****     Error_Handler();
 491:Core/Src/main.c ****   }
 492:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** }
 497:Core/Src/main.c **** 
 498:Core/Src/main.c **** /**
 499:Core/Src/main.c ****   * Enable DMA controller clock
 500:Core/Src/main.c ****   */
 501:Core/Src/main.c **** static void MX_DMA_Init(void)
 502:Core/Src/main.c **** {
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* DMA controller clock enable */
 505:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 506:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* DMA interrupt init */
 509:Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 510:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 511:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 512:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 513:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 514:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 515:Core/Src/main.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 516:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 517:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 518:Core/Src/main.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
 519:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 520:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 521:Core/Src/main.c **** 
 522:Core/Src/main.c **** }
 523:Core/Src/main.c **** 
 524:Core/Src/main.c **** /**
 525:Core/Src/main.c ****   * @brief GPIO Initialization Function
 526:Core/Src/main.c ****   * @param None
 527:Core/Src/main.c ****   * @retval None
 528:Core/Src/main.c ****   */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 51


 529:Core/Src/main.c **** static void MX_GPIO_Init(void)
 530:Core/Src/main.c **** {
 102              		.loc 1 530 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 48
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 107              		.cfi_def_cfa_offset 28
 108              		.cfi_offset 4, -28
 109              		.cfi_offset 5, -24
 110              		.cfi_offset 6, -20
 111              		.cfi_offset 7, -16
 112              		.cfi_offset 8, -12
 113              		.cfi_offset 9, -8
 114              		.cfi_offset 14, -4
 115 0004 8DB0     		sub	sp, sp, #52
 116              		.cfi_def_cfa_offset 80
 531:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 531 3 view .LVU16
 118              		.loc 1 531 20 is_stmt 0 view .LVU17
 119 0006 0024     		movs	r4, #0
 120 0008 0794     		str	r4, [sp, #28]
 121 000a 0894     		str	r4, [sp, #32]
 122 000c 0994     		str	r4, [sp, #36]
 123 000e 0A94     		str	r4, [sp, #40]
 124 0010 0B94     		str	r4, [sp, #44]
 532:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 533:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 536:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 125              		.loc 1 536 3 is_stmt 1 view .LVU18
 126              	.LBB12:
 127              		.loc 1 536 3 view .LVU19
 128 0012 0094     		str	r4, [sp]
 129              		.loc 1 536 3 view .LVU20
 130 0014 524B     		ldr	r3, .L7
 131 0016 1A6B     		ldr	r2, [r3, #48]
 132 0018 42F00402 		orr	r2, r2, #4
 133 001c 1A63     		str	r2, [r3, #48]
 134              		.loc 1 536 3 view .LVU21
 135 001e 1A6B     		ldr	r2, [r3, #48]
 136 0020 02F00402 		and	r2, r2, #4
 137 0024 0092     		str	r2, [sp]
 138              		.loc 1 536 3 view .LVU22
 139 0026 009A     		ldr	r2, [sp]
 140              	.LBE12:
 141              		.loc 1 536 3 view .LVU23
 537:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 142              		.loc 1 537 3 view .LVU24
 143              	.LBB13:
 144              		.loc 1 537 3 view .LVU25
 145 0028 0194     		str	r4, [sp, #4]
 146              		.loc 1 537 3 view .LVU26
 147 002a 1A6B     		ldr	r2, [r3, #48]
 148 002c 42F02002 		orr	r2, r2, #32
 149 0030 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 52


 150              		.loc 1 537 3 view .LVU27
 151 0032 1A6B     		ldr	r2, [r3, #48]
 152 0034 02F02002 		and	r2, r2, #32
 153 0038 0192     		str	r2, [sp, #4]
 154              		.loc 1 537 3 view .LVU28
 155 003a 019A     		ldr	r2, [sp, #4]
 156              	.LBE13:
 157              		.loc 1 537 3 view .LVU29
 538:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 158              		.loc 1 538 3 view .LVU30
 159              	.LBB14:
 160              		.loc 1 538 3 view .LVU31
 161 003c 0294     		str	r4, [sp, #8]
 162              		.loc 1 538 3 view .LVU32
 163 003e 1A6B     		ldr	r2, [r3, #48]
 164 0040 42F08002 		orr	r2, r2, #128
 165 0044 1A63     		str	r2, [r3, #48]
 166              		.loc 1 538 3 view .LVU33
 167 0046 1A6B     		ldr	r2, [r3, #48]
 168 0048 02F08002 		and	r2, r2, #128
 169 004c 0292     		str	r2, [sp, #8]
 170              		.loc 1 538 3 view .LVU34
 171 004e 029A     		ldr	r2, [sp, #8]
 172              	.LBE14:
 173              		.loc 1 538 3 view .LVU35
 539:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 174              		.loc 1 539 3 view .LVU36
 175              	.LBB15:
 176              		.loc 1 539 3 view .LVU37
 177 0050 0394     		str	r4, [sp, #12]
 178              		.loc 1 539 3 view .LVU38
 179 0052 1A6B     		ldr	r2, [r3, #48]
 180 0054 42F00102 		orr	r2, r2, #1
 181 0058 1A63     		str	r2, [r3, #48]
 182              		.loc 1 539 3 view .LVU39
 183 005a 1A6B     		ldr	r2, [r3, #48]
 184 005c 02F00102 		and	r2, r2, #1
 185 0060 0392     		str	r2, [sp, #12]
 186              		.loc 1 539 3 view .LVU40
 187 0062 039A     		ldr	r2, [sp, #12]
 188              	.LBE15:
 189              		.loc 1 539 3 view .LVU41
 540:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 540 3 view .LVU42
 191              	.LBB16:
 192              		.loc 1 540 3 view .LVU43
 193 0064 0494     		str	r4, [sp, #16]
 194              		.loc 1 540 3 view .LVU44
 195 0066 1A6B     		ldr	r2, [r3, #48]
 196 0068 42F00202 		orr	r2, r2, #2
 197 006c 1A63     		str	r2, [r3, #48]
 198              		.loc 1 540 3 view .LVU45
 199 006e 1A6B     		ldr	r2, [r3, #48]
 200 0070 02F00202 		and	r2, r2, #2
 201 0074 0492     		str	r2, [sp, #16]
 202              		.loc 1 540 3 view .LVU46
 203 0076 049A     		ldr	r2, [sp, #16]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 53


 204              	.LBE16:
 205              		.loc 1 540 3 view .LVU47
 541:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 206              		.loc 1 541 3 view .LVU48
 207              	.LBB17:
 208              		.loc 1 541 3 view .LVU49
 209 0078 0594     		str	r4, [sp, #20]
 210              		.loc 1 541 3 view .LVU50
 211 007a 1A6B     		ldr	r2, [r3, #48]
 212 007c 42F00802 		orr	r2, r2, #8
 213 0080 1A63     		str	r2, [r3, #48]
 214              		.loc 1 541 3 view .LVU51
 215 0082 1A6B     		ldr	r2, [r3, #48]
 216 0084 02F00802 		and	r2, r2, #8
 217 0088 0592     		str	r2, [sp, #20]
 218              		.loc 1 541 3 view .LVU52
 219 008a 059A     		ldr	r2, [sp, #20]
 220              	.LBE17:
 221              		.loc 1 541 3 view .LVU53
 542:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 222              		.loc 1 542 3 view .LVU54
 223              	.LBB18:
 224              		.loc 1 542 3 view .LVU55
 225 008c 0694     		str	r4, [sp, #24]
 226              		.loc 1 542 3 view .LVU56
 227 008e 1A6B     		ldr	r2, [r3, #48]
 228 0090 42F04002 		orr	r2, r2, #64
 229 0094 1A63     		str	r2, [r3, #48]
 230              		.loc 1 542 3 view .LVU57
 231 0096 1B6B     		ldr	r3, [r3, #48]
 232 0098 03F04003 		and	r3, r3, #64
 233 009c 0693     		str	r3, [sp, #24]
 234              		.loc 1 542 3 view .LVU58
 235 009e 069B     		ldr	r3, [sp, #24]
 236              	.LBE18:
 237              		.loc 1 542 3 view .LVU59
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 545:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, DC_Pin|RST_Pin, GPIO_PIN_RESET);
 238              		.loc 1 545 3 view .LVU60
 239 00a0 DFF8C890 		ldr	r9, .L7+12
 240 00a4 2246     		mov	r2, r4
 241 00a6 0C21     		movs	r1, #12
 242 00a8 4846     		mov	r0, r9
 243 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 244              	.LVL0:
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 548:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 245              		.loc 1 548 3 view .LVU61
 246 00ae DFF8C080 		ldr	r8, .L7+16
 247 00b2 2246     		mov	r2, r4
 248 00b4 44F28101 		movw	r1, #16513
 249 00b8 4046     		mov	r0, r8
 250 00ba FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL1:
 549:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 54


 550:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 551:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 252              		.loc 1 551 3 view .LVU62
 253 00be 294E     		ldr	r6, .L7+4
 254 00c0 2246     		mov	r2, r4
 255 00c2 4021     		movs	r1, #64
 256 00c4 3046     		mov	r0, r6
 257 00c6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 258              	.LVL2:
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 554:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 259              		.loc 1 554 3 view .LVU63
 260              		.loc 1 554 23 is_stmt 0 view .LVU64
 261 00ca 4FF40053 		mov	r3, #8192
 262 00ce 0793     		str	r3, [sp, #28]
 555:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 263              		.loc 1 555 3 is_stmt 1 view .LVU65
 264              		.loc 1 555 24 is_stmt 0 view .LVU66
 265 00d0 4FF48813 		mov	r3, #1114112
 266 00d4 0893     		str	r3, [sp, #32]
 556:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 556 3 is_stmt 1 view .LVU67
 268              		.loc 1 556 24 is_stmt 0 view .LVU68
 269 00d6 0994     		str	r4, [sp, #36]
 557:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 270              		.loc 1 557 3 is_stmt 1 view .LVU69
 271 00d8 07A9     		add	r1, sp, #28
 272 00da 2348     		ldr	r0, .L7+8
 273 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL3:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pins : DC_Pin RST_Pin */
 560:Core/Src/main.c ****   GPIO_InitStruct.Pin = DC_Pin|RST_Pin;
 275              		.loc 1 560 3 view .LVU70
 276              		.loc 1 560 23 is_stmt 0 view .LVU71
 277 00e0 0C23     		movs	r3, #12
 278 00e2 0793     		str	r3, [sp, #28]
 561:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 279              		.loc 1 561 3 is_stmt 1 view .LVU72
 280              		.loc 1 561 24 is_stmt 0 view .LVU73
 281 00e4 0127     		movs	r7, #1
 282 00e6 0897     		str	r7, [sp, #32]
 562:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 562 3 is_stmt 1 view .LVU74
 284              		.loc 1 562 24 is_stmt 0 view .LVU75
 285 00e8 0994     		str	r4, [sp, #36]
 563:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 286              		.loc 1 563 3 is_stmt 1 view .LVU76
 287              		.loc 1 563 25 is_stmt 0 view .LVU77
 288 00ea 0325     		movs	r5, #3
 289 00ec 0A95     		str	r5, [sp, #40]
 564:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 290              		.loc 1 564 3 is_stmt 1 view .LVU78
 291 00ee 07A9     		add	r1, sp, #28
 292 00f0 4846     		mov	r0, r9
 293 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 55


 294              	.LVL4:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 567:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 295              		.loc 1 567 3 view .LVU79
 296              		.loc 1 567 23 is_stmt 0 view .LVU80
 297 00f6 44F28103 		movw	r3, #16513
 298 00fa 0793     		str	r3, [sp, #28]
 568:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 299              		.loc 1 568 3 is_stmt 1 view .LVU81
 300              		.loc 1 568 24 is_stmt 0 view .LVU82
 301 00fc 0897     		str	r7, [sp, #32]
 569:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 302              		.loc 1 569 3 is_stmt 1 view .LVU83
 303              		.loc 1 569 24 is_stmt 0 view .LVU84
 304 00fe 0994     		str	r4, [sp, #36]
 570:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 305              		.loc 1 570 3 is_stmt 1 view .LVU85
 306              		.loc 1 570 25 is_stmt 0 view .LVU86
 307 0100 0A94     		str	r4, [sp, #40]
 571:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 308              		.loc 1 571 3 is_stmt 1 view .LVU87
 309 0102 07A9     		add	r1, sp, #28
 310 0104 4046     		mov	r0, r8
 311 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL5:
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
 574:Core/Src/main.c ****   GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 313              		.loc 1 574 3 view .LVU88
 314              		.loc 1 574 23 is_stmt 0 view .LVU89
 315 010a 4FF44073 		mov	r3, #768
 316 010e 0793     		str	r3, [sp, #28]
 575:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317              		.loc 1 575 3 is_stmt 1 view .LVU90
 318              		.loc 1 575 24 is_stmt 0 view .LVU91
 319 0110 0223     		movs	r3, #2
 320 0112 0893     		str	r3, [sp, #32]
 576:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 321              		.loc 1 576 3 is_stmt 1 view .LVU92
 322              		.loc 1 576 24 is_stmt 0 view .LVU93
 323 0114 0994     		str	r4, [sp, #36]
 577:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 324              		.loc 1 577 3 is_stmt 1 view .LVU94
 325              		.loc 1 577 25 is_stmt 0 view .LVU95
 326 0116 0A95     		str	r5, [sp, #40]
 578:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 327              		.loc 1 578 3 is_stmt 1 view .LVU96
 328              		.loc 1 578 29 is_stmt 0 view .LVU97
 329 0118 0723     		movs	r3, #7
 330 011a 0B93     		str	r3, [sp, #44]
 579:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 331              		.loc 1 579 3 is_stmt 1 view .LVU98
 332 011c 08F50068 		add	r8, r8, #2048
 333 0120 07A9     		add	r1, sp, #28
 334 0122 4046     		mov	r0, r8
 335 0124 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 56


 336              	.LVL6:
 580:Core/Src/main.c **** 
 581:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 582:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 337              		.loc 1 582 3 view .LVU99
 338              		.loc 1 582 23 is_stmt 0 view .LVU100
 339 0128 4023     		movs	r3, #64
 340 012a 0793     		str	r3, [sp, #28]
 583:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 341              		.loc 1 583 3 is_stmt 1 view .LVU101
 342              		.loc 1 583 24 is_stmt 0 view .LVU102
 343 012c 0897     		str	r7, [sp, #32]
 584:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 584 3 is_stmt 1 view .LVU103
 345              		.loc 1 584 24 is_stmt 0 view .LVU104
 346 012e 0994     		str	r4, [sp, #36]
 585:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 347              		.loc 1 585 3 is_stmt 1 view .LVU105
 348              		.loc 1 585 25 is_stmt 0 view .LVU106
 349 0130 0A94     		str	r4, [sp, #40]
 586:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 350              		.loc 1 586 3 is_stmt 1 view .LVU107
 351 0132 07A9     		add	r1, sp, #28
 352 0134 3046     		mov	r0, r6
 353 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 354              	.LVL7:
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 589:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 355              		.loc 1 589 3 view .LVU108
 356              		.loc 1 589 23 is_stmt 0 view .LVU109
 357 013a 8023     		movs	r3, #128
 358 013c 0793     		str	r3, [sp, #28]
 590:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 359              		.loc 1 590 3 is_stmt 1 view .LVU110
 360              		.loc 1 590 24 is_stmt 0 view .LVU111
 361 013e 0894     		str	r4, [sp, #32]
 591:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 591 3 is_stmt 1 view .LVU112
 363              		.loc 1 591 24 is_stmt 0 view .LVU113
 364 0140 0994     		str	r4, [sp, #36]
 592:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 365              		.loc 1 592 3 is_stmt 1 view .LVU114
 366 0142 07A9     		add	r1, sp, #28
 367 0144 3046     		mov	r0, r6
 368 0146 FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL8:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /*Configure GPIO pins : ENC_S1_Pin ENC_S2_Pin */
 595:Core/Src/main.c ****   GPIO_InitStruct.Pin = ENC_S1_Pin|ENC_S2_Pin;
 370              		.loc 1 595 3 view .LVU115
 371              		.loc 1 595 23 is_stmt 0 view .LVU116
 372 014a 0795     		str	r5, [sp, #28]
 596:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 373              		.loc 1 596 3 is_stmt 1 view .LVU117
 374              		.loc 1 596 24 is_stmt 0 view .LVU118
 375 014c 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 57


 597:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 597 3 is_stmt 1 view .LVU119
 377              		.loc 1 597 24 is_stmt 0 view .LVU120
 378 014e 0994     		str	r4, [sp, #36]
 598:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 379              		.loc 1 598 3 is_stmt 1 view .LVU121
 380 0150 07A9     		add	r1, sp, #28
 381 0152 4046     		mov	r0, r8
 382 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 383              	.LVL9:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 601:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 602:Core/Src/main.c **** }
 384              		.loc 1 602 1 is_stmt 0 view .LVU122
 385 0158 0DB0     		add	sp, sp, #52
 386              		.cfi_def_cfa_offset 28
 387              		@ sp needed
 388 015a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 389              	.L8:
 390 015e 00BF     		.align	2
 391              	.L7:
 392 0160 00380240 		.word	1073887232
 393 0164 00180240 		.word	1073879040
 394 0168 00080240 		.word	1073874944
 395 016c 00000240 		.word	1073872896
 396 0170 00040240 		.word	1073873920
 397              		.cfi_endproc
 398              	.LFE141:
 400              		.section	.text.MX_DMA_Init,"ax",%progbits
 401              		.align	1
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 406              	MX_DMA_Init:
 407              	.LFB140:
 502:Core/Src/main.c **** 
 408              		.loc 1 502 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 8
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412 0000 10B5     		push	{r4, lr}
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 4, -8
 415              		.cfi_offset 14, -4
 416 0002 82B0     		sub	sp, sp, #8
 417              		.cfi_def_cfa_offset 16
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 418              		.loc 1 505 3 view .LVU124
 419              	.LBB19:
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 420              		.loc 1 505 3 view .LVU125
 421 0004 0024     		movs	r4, #0
 422 0006 0094     		str	r4, [sp]
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 423              		.loc 1 505 3 view .LVU126
 424 0008 1A4B     		ldr	r3, .L11
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 58


 425 000a 1A6B     		ldr	r2, [r3, #48]
 426 000c 42F48002 		orr	r2, r2, #4194304
 427 0010 1A63     		str	r2, [r3, #48]
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 428              		.loc 1 505 3 view .LVU127
 429 0012 1A6B     		ldr	r2, [r3, #48]
 430 0014 02F48002 		and	r2, r2, #4194304
 431 0018 0092     		str	r2, [sp]
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 432              		.loc 1 505 3 view .LVU128
 433 001a 009A     		ldr	r2, [sp]
 434              	.LBE19:
 505:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 435              		.loc 1 505 3 view .LVU129
 506:Core/Src/main.c **** 
 436              		.loc 1 506 3 view .LVU130
 437              	.LBB20:
 506:Core/Src/main.c **** 
 438              		.loc 1 506 3 view .LVU131
 439 001c 0194     		str	r4, [sp, #4]
 506:Core/Src/main.c **** 
 440              		.loc 1 506 3 view .LVU132
 441 001e 1A6B     		ldr	r2, [r3, #48]
 442 0020 42F40012 		orr	r2, r2, #2097152
 443 0024 1A63     		str	r2, [r3, #48]
 506:Core/Src/main.c **** 
 444              		.loc 1 506 3 view .LVU133
 445 0026 1B6B     		ldr	r3, [r3, #48]
 446 0028 03F40013 		and	r3, r3, #2097152
 447 002c 0193     		str	r3, [sp, #4]
 506:Core/Src/main.c **** 
 448              		.loc 1 506 3 view .LVU134
 449 002e 019B     		ldr	r3, [sp, #4]
 450              	.LBE20:
 506:Core/Src/main.c **** 
 451              		.loc 1 506 3 view .LVU135
 510:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 452              		.loc 1 510 3 view .LVU136
 453 0030 2246     		mov	r2, r4
 454 0032 2146     		mov	r1, r4
 455 0034 0B20     		movs	r0, #11
 456 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 457              	.LVL10:
 511:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 458              		.loc 1 511 3 view .LVU137
 459 003a 0B20     		movs	r0, #11
 460 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 461              	.LVL11:
 513:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 462              		.loc 1 513 3 view .LVU138
 463 0040 2246     		mov	r2, r4
 464 0042 2146     		mov	r1, r4
 465 0044 1120     		movs	r0, #17
 466 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 467              	.LVL12:
 514:Core/Src/main.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 468              		.loc 1 514 3 view .LVU139
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 59


 469 004a 1120     		movs	r0, #17
 470 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 471              	.LVL13:
 516:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 472              		.loc 1 516 3 view .LVU140
 473 0050 2246     		mov	r2, r4
 474 0052 2146     		mov	r1, r4
 475 0054 2F20     		movs	r0, #47
 476 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 477              	.LVL14:
 517:Core/Src/main.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
 478              		.loc 1 517 3 view .LVU141
 479 005a 2F20     		movs	r0, #47
 480 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 481              	.LVL15:
 519:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 482              		.loc 1 519 3 view .LVU142
 483 0060 2246     		mov	r2, r4
 484 0062 2146     		mov	r1, r4
 485 0064 3A20     		movs	r0, #58
 486 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 487              	.LVL16:
 520:Core/Src/main.c **** 
 488              		.loc 1 520 3 view .LVU143
 489 006a 3A20     		movs	r0, #58
 490 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 491              	.LVL17:
 522:Core/Src/main.c **** 
 492              		.loc 1 522 1 is_stmt 0 view .LVU144
 493 0070 02B0     		add	sp, sp, #8
 494              		.cfi_def_cfa_offset 8
 495              		@ sp needed
 496 0072 10BD     		pop	{r4, pc}
 497              	.L12:
 498              		.align	2
 499              	.L11:
 500 0074 00380240 		.word	1073887232
 501              		.cfi_endproc
 502              	.LFE140:
 504              		.global	__aeabi_d2uiz
 505              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 506              		.align	1
 507              		.global	HAL_UART_RxCpltCallback
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	HAL_UART_RxCpltCallback:
 513              	.LVL18:
 514              	.LFB142:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 605:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 606:Core/Src/main.c **** {
 515              		.loc 1 606 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 60


 519              		.loc 1 606 1 is_stmt 0 view .LVU146
 520 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 521              		.cfi_def_cfa_offset 32
 522              		.cfi_offset 4, -32
 523              		.cfi_offset 5, -28
 524              		.cfi_offset 6, -24
 525              		.cfi_offset 7, -20
 526              		.cfi_offset 8, -16
 527              		.cfi_offset 9, -12
 528              		.cfi_offset 10, -8
 529              		.cfi_offset 14, -4
 530 0004 00AF     		add	r7, sp, #0
 531              		.cfi_def_cfa_register 7
 532 0006 4FF00008 		mov	r8, #0
 533 000a 4546     		mov	r5, r8
 607:Core/Src/main.c ****   /*
 608:Core/Src/main.c ****   COMMUNICATION PROTOCOL
 609:Core/Src/main.c ****   Master    Slave
 610:Core/Src/main.c ****   T      -> palette(L/T), type(S/T/B), (value), X(value), (symbol) ... LB0X250%
 611:Core/Src/main.c ****   G      -> A(value)B ... A754B
 612:Core/Src/main.c ****   val    -> OK
 613:Core/Src/main.c ****   ON     -> OK
 614:Core/Src/main.c ****   OFF    -> OK
 615:Core/Src/main.c ****   S      -> S(state(0/1)) ... S1
 616:Core/Src/main.c ****   */
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   HAL_UART_Receive_DMA(deviceList[dev_num].uart, deviceList[dev_num].rx_buff, 10);
 534              		.loc 1 618 3 is_stmt 1 view .LVU147
 535 000c 964C     		ldr	r4, .L40
 536 000e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 537              		.loc 1 618 69 is_stmt 0 view .LVU148
 538 0010 03EB8301 		add	r1, r3, r3, lsl #2
 539 0014 C900     		lsls	r1, r1, #3
 540 0016 1031     		adds	r1, r1, #16
 541 0018 944E     		ldr	r6, .L40+4
 542 001a 3144     		add	r1, r1, r6
 543              		.loc 1 618 3 view .LVU149
 544 001c 03EB8303 		add	r3, r3, r3, lsl #2
 545 0020 0A22     		movs	r2, #10
 546 0022 0131     		adds	r1, r1, #1
 547 0024 56F83300 		ldr	r0, [r6, r3, lsl #3]
 548              	.LVL19:
 549              		.loc 1 618 3 view .LVU150
 550 0028 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 551              	.LVL20:
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****     // NEW CODE START
 621:Core/Src/main.c ****     // IF FIRST LETTER IS L OR T
 622:Core/Src/main.c ****   if(deviceList[dev_num].rx_buff[0] == 76 || deviceList[dev_num].rx_buff[0] == 84){
 552              		.loc 1 622 3 is_stmt 1 view .LVU151
 553              		.loc 1 622 33 is_stmt 0 view .LVU152
 554 002c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 555 002e 01EB8103 		add	r3, r1, r1, lsl #2
 556 0032 06EBC306 		add	r6, r6, r3, lsl #3
 557 0036 737C     		ldrb	r3, [r6, #17]	@ zero_extendqisi2
 558              		.loc 1 622 5 view .LVU153
 559 0038 4C2B     		cmp	r3, #76
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 61


 560 003a 20D0     		beq	.L14
 561              		.loc 1 622 43 discriminator 1 view .LVU154
 562 003c 542B     		cmp	r3, #84
 563 003e 1ED0     		beq	.L14
 623:Core/Src/main.c ****     // IF L
 624:Core/Src/main.c ****     if (deviceList[dev_num].rx_buff[0] == 76){
 625:Core/Src/main.c ****       deviceList[dev_num].paletteType = LIGHT_PALETTE;
 626:Core/Src/main.c ****     }else{
 627:Core/Src/main.c ****       deviceList[dev_num].paletteType = TEMP_PALETTE;
 628:Core/Src/main.c ****     }
 629:Core/Src/main.c ****     // ENDIF
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****     // DEVICE MODE
 632:Core/Src/main.c ****     switch (deviceList[dev_num].rx_buff[1])
 633:Core/Src/main.c ****     {
 634:Core/Src/main.c ****     case 83:
 635:Core/Src/main.c ****       deviceList[dev_num].deviceMode = TYPE_SET_ONLY;
 636:Core/Src/main.c ****       break;
 637:Core/Src/main.c ****     case 84:
 638:Core/Src/main.c ****       deviceList[dev_num].deviceMode = TYPE_TEL_ONLY;
 639:Core/Src/main.c ****       break;
 640:Core/Src/main.c ****     case 66:
 641:Core/Src/main.c ****       deviceList[dev_num].deviceMode = TYPE_SET_TEL;
 642:Core/Src/main.c ****       break;
 643:Core/Src/main.c ****     }
 644:Core/Src/main.c ****     // ENDIF
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****     uint8_t minValueEndIndex;
 647:Core/Src/main.c ****     uint8_t maxValueEndIndex;
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****     for (int i = 2; i<10; i++){
 650:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 651:Core/Src/main.c ****         minValueEndIndex = i-1;
 652:Core/Src/main.c ****       }
 653:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 89){
 654:Core/Src/main.c ****         maxValueEndIndex = i-1;
 655:Core/Src/main.c ****       }
 656:Core/Src/main.c ****     }
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****     char minValueArr[minValueEndIndex-1];
 659:Core/Src/main.c ****     char maxValueArr[maxValueEndIndex-minValueEndIndex-1];
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****     for (int i = 2; i<minValueEndIndex+1; i++){
 662:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 663:Core/Src/main.c ****     }
 664:Core/Src/main.c **** 
 665:Core/Src/main.c ****     for (int i = minValueEndIndex+2; i<maxValueEndIndex+1; i++){
 666:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 667:Core/Src/main.c ****     }
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****     deviceList[dev_num].minValue = atof(minValueArr);
 670:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****     deviceList[dev_num].symbol = deviceList[dev_num].rx_buff[maxValueEndIndex+2];
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****     deviceList[dev_num].tx_buff[0] = 71;
 675:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 62


 676:Core/Src/main.c ****     memset(deviceList[dev_num].rx_buff, 0, sizeof(deviceList[dev_num].rx_buff));
 677:Core/Src/main.c ****   }else if (deviceList[dev_num].rx_buff[0] == 83){
 564              		.loc 1 677 9 is_stmt 1 view .LVU155
 565              		.loc 1 677 12 is_stmt 0 view .LVU156
 566 0040 532B     		cmp	r3, #83
 567 0042 00F0F280 		beq	.L35
 678:Core/Src/main.c ****     if(atoi(deviceList[dev_num].rx_buff[1]) == 1){
 679:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 1;
 680:Core/Src/main.c ****     }else{
 681:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 0;
 682:Core/Src/main.c ****     }
 683:Core/Src/main.c ****   }
 684:Core/Src/main.c ****   // else if (deviceList[dev_num].rx_buff[0] == 65){
 685:Core/Src/main.c ****   //   uint8_t valueEnd;
 686:Core/Src/main.c ****   //   for (int i = 1; i<10; i++){
 687:Core/Src/main.c ****   //     if(deviceList[dev_num].rx_buff[i] == 66){
 688:Core/Src/main.c ****   //       valueEnd = i;
 689:Core/Src/main.c ****   //       break;
 690:Core/Src/main.c ****   //     }
 691:Core/Src/main.c ****   //   }
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   //   char buf[valueEnd-1];
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   //   for (int i = 1; i<valueEnd; i++){
 696:Core/Src/main.c ****   //     buf[i-1] = deviceList[dev_num].rx_buff[i];
 697:Core/Src/main.c ****   //   }
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   //   deviceList[dev_num].currentValue = atof(buf);
 700:Core/Src/main.c ****   //   deviceList[dev_num].currentValue /= 10;
 701:Core/Src/main.c ****   // }
 702:Core/Src/main.c ****   else{
 703:Core/Src/main.c ****     deviceList[dev_num].currentValue = atof(deviceList[dev_num].rx_buff);
 568              		.loc 1 703 5 is_stmt 1 view .LVU157
 569              		.loc 1 703 64 is_stmt 0 view .LVU158
 570 0046 01EB8100 		add	r0, r1, r1, lsl #2
 571 004a C000     		lsls	r0, r0, #3
 572 004c 1030     		adds	r0, r0, #16
 573 004e 874D     		ldr	r5, .L40+4
 574 0050 2844     		add	r0, r0, r5
 575              		.loc 1 703 40 view .LVU159
 576 0052 0130     		adds	r0, r0, #1
 577 0054 FFF7FEFF 		bl	atof
 578              	.LVL21:
 579 0058 51EC100B 		vmov	r0, r1, d0
 580              		.loc 1 703 24 discriminator 1 view .LVU160
 581 005c 824B     		ldr	r3, .L40
 582 005e 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 583              		.loc 1 703 38 discriminator 1 view .LVU161
 584 0060 FFF7FEFF 		bl	__aeabi_d2uiz
 585              	.LVL22:
 586 0064 80B2     		uxth	r0, r0
 587 0066 04EB8403 		add	r3, r4, r4, lsl #2
 588 006a 05EBC303 		add	r3, r5, r3, lsl #3
 589 006e D880     		strh	r0, [r3, #6]	@ movhi
 704:Core/Src/main.c ****     deviceList[dev_num].currentValue /= 10;
 590              		.loc 1 704 5 is_stmt 1 view .LVU162
 591              		.loc 1 704 38 is_stmt 0 view .LVU163
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 63


 592 0070 1D46     		mov	r5, r3
 593 0072 7F4B     		ldr	r3, .L40+8
 594 0074 A3FB0030 		umull	r3, r0, r3, r0
 595 0078 C008     		lsrs	r0, r0, #3
 596 007a E880     		strh	r0, [r5, #6]	@ movhi
 597 007c BFE0     		b	.L30
 598              	.L14:
 599              	.LBB21:
 624:Core/Src/main.c ****       deviceList[dev_num].paletteType = LIGHT_PALETTE;
 600              		.loc 1 624 5 is_stmt 1 view .LVU164
 624:Core/Src/main.c ****       deviceList[dev_num].paletteType = LIGHT_PALETTE;
 601              		.loc 1 624 8 is_stmt 0 view .LVU165
 602 007e 4C2B     		cmp	r3, #76
 603 0080 14D0     		beq	.L36
 627:Core/Src/main.c ****     }
 604              		.loc 1 627 7 is_stmt 1 view .LVU166
 627:Core/Src/main.c ****     }
 605              		.loc 1 627 39 is_stmt 0 view .LVU167
 606 0082 01EB8102 		add	r2, r1, r1, lsl #2
 607 0086 794B     		ldr	r3, .L40+4
 608 0088 03EBC203 		add	r3, r3, r2, lsl #3
 609 008c 0022     		movs	r2, #0
 610 008e 1A74     		strb	r2, [r3, #16]
 611              	.L17:
 632:Core/Src/main.c ****     {
 612              		.loc 1 632 5 is_stmt 1 view .LVU168
 632:Core/Src/main.c ****     {
 613              		.loc 1 632 40 is_stmt 0 view .LVU169
 614 0090 01EB8102 		add	r2, r1, r1, lsl #2
 615 0094 754B     		ldr	r3, .L40+4
 616 0096 03EBC203 		add	r3, r3, r2, lsl #3
 617 009a 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 632:Core/Src/main.c ****     {
 618              		.loc 1 632 5 view .LVU170
 619 009c 532B     		cmp	r3, #83
 620 009e 0DD0     		beq	.L18
 621 00a0 542B     		cmp	r3, #84
 622 00a2 13D0     		beq	.L19
 623 00a4 422B     		cmp	r3, #66
 624 00a6 19D0     		beq	.L20
 625              	.L21:
 646:Core/Src/main.c ****     uint8_t maxValueEndIndex;
 626              		.loc 1 646 5 is_stmt 1 view .LVU171
 647:Core/Src/main.c **** 
 627              		.loc 1 647 5 view .LVU172
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 628              		.loc 1 649 5 view .LVU173
 629              	.LBB22:
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 630              		.loc 1 649 10 view .LVU174
 631              	.LVL23:
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 632              		.loc 1 649 14 is_stmt 0 view .LVU175
 633 00a8 0222     		movs	r2, #2
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 634              		.loc 1 649 5 view .LVU176
 635 00aa 27E0     		b	.L22
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 64


 636              	.LVL24:
 637              	.L36:
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 638              		.loc 1 649 5 view .LVU177
 639              	.LBE22:
 625:Core/Src/main.c ****     }else{
 640              		.loc 1 625 7 is_stmt 1 view .LVU178
 625:Core/Src/main.c ****     }else{
 641              		.loc 1 625 39 is_stmt 0 view .LVU179
 642 00ac 01EB8102 		add	r2, r1, r1, lsl #2
 643 00b0 6E4B     		ldr	r3, .L40+4
 644 00b2 03EBC203 		add	r3, r3, r2, lsl #3
 645 00b6 0122     		movs	r2, #1
 646 00b8 1A74     		strb	r2, [r3, #16]
 647 00ba E9E7     		b	.L17
 648              	.L18:
 635:Core/Src/main.c ****       break;
 649              		.loc 1 635 7 is_stmt 1 view .LVU180
 635:Core/Src/main.c ****       break;
 650              		.loc 1 635 38 is_stmt 0 view .LVU181
 651 00bc 01EB8102 		add	r2, r1, r1, lsl #2
 652 00c0 6A4B     		ldr	r3, .L40+4
 653 00c2 03EBC203 		add	r3, r3, r2, lsl #3
 654 00c6 0122     		movs	r2, #1
 655 00c8 5A71     		strb	r2, [r3, #5]
 636:Core/Src/main.c ****     case 84:
 656              		.loc 1 636 7 is_stmt 1 view .LVU182
 657 00ca EDE7     		b	.L21
 658              	.L19:
 638:Core/Src/main.c ****       break;
 659              		.loc 1 638 7 view .LVU183
 638:Core/Src/main.c ****       break;
 660              		.loc 1 638 38 is_stmt 0 view .LVU184
 661 00cc 01EB8102 		add	r2, r1, r1, lsl #2
 662 00d0 664B     		ldr	r3, .L40+4
 663 00d2 03EBC203 		add	r3, r3, r2, lsl #3
 664 00d6 0222     		movs	r2, #2
 665 00d8 5A71     		strb	r2, [r3, #5]
 639:Core/Src/main.c ****     case 66:
 666              		.loc 1 639 7 is_stmt 1 view .LVU185
 667 00da E5E7     		b	.L21
 668              	.L20:
 641:Core/Src/main.c ****       break;
 669              		.loc 1 641 7 view .LVU186
 641:Core/Src/main.c ****       break;
 670              		.loc 1 641 38 is_stmt 0 view .LVU187
 671 00dc 01EB8102 		add	r2, r1, r1, lsl #2
 672 00e0 624B     		ldr	r3, .L40+4
 673 00e2 03EBC203 		add	r3, r3, r2, lsl #3
 674 00e6 0022     		movs	r2, #0
 675 00e8 5A71     		strb	r2, [r3, #5]
 642:Core/Src/main.c ****     }
 676              		.loc 1 642 7 is_stmt 1 view .LVU188
 677 00ea DDE7     		b	.L21
 678              	.LVL25:
 679              	.L38:
 680              	.LBB23:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 65


 651:Core/Src/main.c ****       }
 681              		.loc 1 651 9 view .LVU189
 651:Core/Src/main.c ****       }
 682              		.loc 1 651 29 is_stmt 0 view .LVU190
 683 00ec 5FFA82F8 		uxtb	r8, r2
 684              	.LVL26:
 651:Core/Src/main.c ****       }
 685              		.loc 1 651 26 view .LVU191
 686 00f0 08F1FF38 		add	r8, r8, #-1
 687 00f4 5FFA88F8 		uxtb	r8, r8
 688              	.LVL27:
 651:Core/Src/main.c ****       }
 689              		.loc 1 651 26 view .LVU192
 690 00f8 0BE0     		b	.L23
 691              	.L24:
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 692              		.loc 1 649 28 is_stmt 1 discriminator 2 view .LVU193
 693 00fa 0132     		adds	r2, r2, #1
 694              	.LVL28:
 695              	.L22:
 649:Core/Src/main.c ****       if(deviceList[dev_num].rx_buff[i] == 88){
 696              		.loc 1 649 22 discriminator 1 view .LVU194
 697 00fc 092A     		cmp	r2, #9
 698 00fe 0EDC     		bgt	.L37
 650:Core/Src/main.c ****         minValueEndIndex = i-1;
 699              		.loc 1 650 7 view .LVU195
 650:Core/Src/main.c ****         minValueEndIndex = i-1;
 700              		.loc 1 650 37 is_stmt 0 view .LVU196
 701 0100 01EB8100 		add	r0, r1, r1, lsl #2
 702 0104 594B     		ldr	r3, .L40+4
 703 0106 03EBC003 		add	r3, r3, r0, lsl #3
 704 010a 1344     		add	r3, r3, r2
 705 010c 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 650:Core/Src/main.c ****         minValueEndIndex = i-1;
 706              		.loc 1 650 9 view .LVU197
 707 010e 582B     		cmp	r3, #88
 708 0110 ECD0     		beq	.L38
 709              	.L23:
 653:Core/Src/main.c ****         maxValueEndIndex = i-1;
 710              		.loc 1 653 7 is_stmt 1 view .LVU198
 653:Core/Src/main.c ****         maxValueEndIndex = i-1;
 711              		.loc 1 653 9 is_stmt 0 view .LVU199
 712 0112 592B     		cmp	r3, #89
 713 0114 F1D1     		bne	.L24
 654:Core/Src/main.c ****       }
 714              		.loc 1 654 9 is_stmt 1 view .LVU200
 654:Core/Src/main.c ****       }
 715              		.loc 1 654 29 is_stmt 0 view .LVU201
 716 0116 D5B2     		uxtb	r5, r2
 717              	.LVL29:
 654:Core/Src/main.c ****       }
 718              		.loc 1 654 26 view .LVU202
 719 0118 013D     		subs	r5, r5, #1
 720 011a EDB2     		uxtb	r5, r5
 721              	.LVL30:
 654:Core/Src/main.c ****       }
 722              		.loc 1 654 26 view .LVU203
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 66


 723 011c EDE7     		b	.L24
 724              	.L37:
 654:Core/Src/main.c ****       }
 725              		.loc 1 654 26 view .LVU204
 726              	.LBE23:
 658:Core/Src/main.c ****     char maxValueArr[maxValueEndIndex-minValueEndIndex-1];
 727              		.loc 1 658 5 is_stmt 1 view .LVU205
 658:Core/Src/main.c ****     char maxValueArr[maxValueEndIndex-minValueEndIndex-1];
 728              		.loc 1 658 38 is_stmt 0 view .LVU206
 729 011e 4246     		mov	r2, r8
 730              	.LVL31:
 658:Core/Src/main.c ****     char maxValueArr[maxValueEndIndex-minValueEndIndex-1];
 731              		.loc 1 658 5 view .LVU207
 732 0120 6E46     		mov	r6, sp
 733              	.LVL32:
 658:Core/Src/main.c ****     char maxValueArr[maxValueEndIndex-minValueEndIndex-1];
 734              		.loc 1 658 10 discriminator 1 view .LVU208
 735 0122 08F10603 		add	r3, r8, #6
 736 0126 23F00703 		bic	r3, r3, #7
 737 012a ADEB030D 		sub	sp, sp, r3
 738 012e 6846     		mov	r0, sp
 739              	.LVL33:
 659:Core/Src/main.c **** 
 740              		.loc 1 659 5 is_stmt 1 view .LVU209
 659:Core/Src/main.c **** 
 741              		.loc 1 659 38 is_stmt 0 view .LVU210
 742 0130 2C46     		mov	r4, r5
 743 0132 A5EB0805 		sub	r5, r5, r8
 744              	.LVL34:
 659:Core/Src/main.c **** 
 745              		.loc 1 659 10 view .LVU211
 746 0136 0635     		adds	r5, r5, #6
 747              	.LVL35:
 659:Core/Src/main.c **** 
 748              		.loc 1 659 10 view .LVU212
 749 0138 25F00705 		bic	r5, r5, #7
 750              	.LVL36:
 659:Core/Src/main.c **** 
 751              		.loc 1 659 10 view .LVU213
 752 013c ADEB050D 		sub	sp, sp, r5
 753 0140 6D46     		mov	r5, sp
 754              	.LVL37:
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 755              		.loc 1 661 5 is_stmt 1 view .LVU214
 756              	.LBB24:
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 757              		.loc 1 661 10 view .LVU215
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 758              		.loc 1 661 14 is_stmt 0 view .LVU216
 759 0142 0221     		movs	r1, #2
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 760              		.loc 1 661 5 view .LVU217
 761 0144 0DE0     		b	.L26
 762              	.LVL38:
 763              	.L27:
 662:Core/Src/main.c ****     }
 764              		.loc 1 662 7 is_stmt 1 view .LVU218
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 67


 662:Core/Src/main.c ****     }
 765              		.loc 1 662 20 is_stmt 0 view .LVU219
 766 0146 A1F1020E 		sub	lr, r1, #2
 662:Core/Src/main.c ****     }
 767              		.loc 1 662 53 view .LVU220
 768 014a 474B     		ldr	r3, .L40
 769 014c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 770 014e 03EB830C 		add	ip, r3, r3, lsl #2
 771 0152 464B     		ldr	r3, .L40+4
 772 0154 03EBCC03 		add	r3, r3, ip, lsl #3
 773 0158 0B44     		add	r3, r3, r1
 774 015a 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 662:Core/Src/main.c ****     }
 775              		.loc 1 662 24 view .LVU221
 776 015c 00F80E30 		strb	r3, [r0, lr]
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 777              		.loc 1 661 44 is_stmt 1 discriminator 3 view .LVU222
 778 0160 0131     		adds	r1, r1, #1
 779              	.LVL39:
 780              	.L26:
 661:Core/Src/main.c ****       minValueArr[i-2] = deviceList[dev_num].rx_buff[i];
 781              		.loc 1 661 22 discriminator 1 view .LVU223
 782 0162 8A42     		cmp	r2, r1
 783 0164 EFDA     		bge	.L27
 784              	.LBE24:
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 785              		.loc 1 665 5 view .LVU224
 786              	.LBB25:
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 787              		.loc 1 665 10 view .LVU225
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 788              		.loc 1 665 14 is_stmt 0 view .LVU226
 789 0166 911C     		adds	r1, r2, #2
 790              	.LVL40:
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 791              		.loc 1 665 5 view .LVU227
 792 0168 0FE0     		b	.L28
 793              	.L29:
 666:Core/Src/main.c ****     }
 794              		.loc 1 666 7 is_stmt 1 view .LVU228
 666:Core/Src/main.c ****     }
 795              		.loc 1 666 20 is_stmt 0 view .LVU229
 796 016a A1EB020E 		sub	lr, r1, r2
 666:Core/Src/main.c ****     }
 797              		.loc 1 666 37 view .LVU230
 798 016e AEF1020E 		sub	lr, lr, #2
 666:Core/Src/main.c ****     }
 799              		.loc 1 666 70 view .LVU231
 800 0172 3D4B     		ldr	r3, .L40
 801 0174 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 802 0176 03EB830C 		add	ip, r3, r3, lsl #2
 803 017a 3C4B     		ldr	r3, .L40+4
 804 017c 03EBCC03 		add	r3, r3, ip, lsl #3
 805 0180 0B44     		add	r3, r3, r1
 806 0182 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 666:Core/Src/main.c ****     }
 807              		.loc 1 666 41 view .LVU232
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 68


 808 0184 05F80E30 		strb	r3, [r5, lr]
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 809              		.loc 1 665 61 is_stmt 1 discriminator 3 view .LVU233
 810 0188 0131     		adds	r1, r1, #1
 811              	.LVL41:
 812              	.L28:
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 813              		.loc 1 665 39 discriminator 1 view .LVU234
 814 018a 8C42     		cmp	r4, r1
 815 018c EDDA     		bge	.L29
 665:Core/Src/main.c ****       maxValueArr[i-minValueEndIndex-2] = deviceList[dev_num].rx_buff[i];
 816              		.loc 1 665 39 is_stmt 0 discriminator 1 view .LVU235
 817              	.LBE25:
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 818              		.loc 1 669 5 is_stmt 1 view .LVU236
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 819              		.loc 1 669 36 is_stmt 0 view .LVU237
 820 018e FFF7FEFF 		bl	atof
 821              	.LVL42:
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 822              		.loc 1 669 36 view .LVU238
 823 0192 51EC100B 		vmov	r0, r1, d0
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 824              		.loc 1 669 24 discriminator 1 view .LVU239
 825 0196 DFF8D0A0 		ldr	r10, .L40
 826 019a 9AF80030 		ldrb	r3, [r10]	@ zero_extendqisi2
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 827              		.loc 1 669 34 discriminator 1 view .LVU240
 828 019e DFF8CC90 		ldr	r9, .L40+4
 829 01a2 03EB8303 		add	r3, r3, r3, lsl #2
 830 01a6 09EBC308 		add	r8, r9, r3, lsl #3
 831              	.LVL43:
 669:Core/Src/main.c ****     deviceList[dev_num].maxValue = atof(maxValueArr);    
 832              		.loc 1 669 34 discriminator 1 view .LVU241
 833 01aa FFF7FEFF 		bl	__aeabi_d2uiz
 834              	.LVL44:
 835 01ae A8F80A00 		strh	r0, [r8, #10]	@ movhi
 670:Core/Src/main.c **** 
 836              		.loc 1 670 5 is_stmt 1 view .LVU242
 670:Core/Src/main.c **** 
 837              		.loc 1 670 36 is_stmt 0 view .LVU243
 838 01b2 2846     		mov	r0, r5
 839 01b4 FFF7FEFF 		bl	atof
 840              	.LVL45:
 841 01b8 51EC100B 		vmov	r0, r1, d0
 670:Core/Src/main.c **** 
 842              		.loc 1 670 24 discriminator 1 view .LVU244
 843 01bc 9AF800A0 		ldrb	r10, [r10]	@ zero_extendqisi2
 670:Core/Src/main.c **** 
 844              		.loc 1 670 34 discriminator 1 view .LVU245
 845 01c0 4FEA8A05 		lsl	r5, r10, #2
 846              	.LVL46:
 670:Core/Src/main.c **** 
 847              		.loc 1 670 34 discriminator 1 view .LVU246
 848 01c4 0AEB8A08 		add	r8, r10, r10, lsl #2
 849 01c8 09EBC808 		add	r8, r9, r8, lsl #3
 850 01cc FFF7FEFF 		bl	__aeabi_d2uiz
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 69


 851              	.LVL47:
 852 01d0 A8F80C00 		strh	r0, [r8, #12]	@ movhi
 672:Core/Src/main.c **** 
 853              		.loc 1 672 5 is_stmt 1 view .LVU247
 672:Core/Src/main.c **** 
 854              		.loc 1 672 78 is_stmt 0 view .LVU248
 855 01d4 0234     		adds	r4, r4, #2
 672:Core/Src/main.c **** 
 856              		.loc 1 672 61 view .LVU249
 857 01d6 4444     		add	r4, r4, r8
 672:Core/Src/main.c **** 
 858              		.loc 1 672 61 view .LVU250
 859 01d8 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 672:Core/Src/main.c **** 
 860              		.loc 1 672 32 view .LVU251
 861 01da 88F82530 		strb	r3, [r8, #37]
 674:Core/Src/main.c **** 
 862              		.loc 1 674 5 is_stmt 1 view .LVU252
 674:Core/Src/main.c **** 
 863              		.loc 1 674 36 is_stmt 0 view .LVU253
 864 01de 4723     		movs	r3, #71
 865 01e0 88F81B30 		strb	r3, [r8, #27]
 676:Core/Src/main.c ****   }else if (deviceList[dev_num].rx_buff[0] == 83){
 866              		.loc 1 676 5 is_stmt 1 view .LVU254
 676:Core/Src/main.c ****   }else if (deviceList[dev_num].rx_buff[0] == 83){
 867              		.loc 1 676 31 is_stmt 0 view .LVU255
 868 01e4 05EB0A03 		add	r3, r5, r10
 869 01e8 DB00     		lsls	r3, r3, #3
 870 01ea 1033     		adds	r3, r3, #16
 871 01ec 4B44     		add	r3, r3, r9
 676:Core/Src/main.c ****   }else if (deviceList[dev_num].rx_buff[0] == 83){
 872              		.loc 1 676 5 view .LVU256
 873 01ee 0022     		movs	r2, #0
 874 01f0 C3F80120 		str	r2, [r3, #1]	@ unaligned
 875 01f4 C3F80520 		str	r2, [r3, #5]	@ unaligned
 876 01f8 A3F80920 		strh	r2, [r3, #9]	@ unaligned
 877 01fc B546     		mov	sp, r6
 878              	.LVL48:
 879              	.L30:
 676:Core/Src/main.c ****   }else if (deviceList[dev_num].rx_buff[0] == 83){
 880              		.loc 1 676 5 view .LVU257
 881              	.LBE21:
 705:Core/Src/main.c ****   }
 706:Core/Src/main.c ****   // NEW CODE END
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   if(state == STATE_INIT){
 882              		.loc 1 708 3 is_stmt 1 view .LVU258
 883              		.loc 1 708 12 is_stmt 0 view .LVU259
 884 01fe 1D4B     		ldr	r3, .L40+12
 885 0200 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 886              		.loc 1 708 5 view .LVU260
 887 0202 53B9     		cbnz	r3, .L33
 709:Core/Src/main.c ****     deviceList[dev_num].initState = DEV_STATE_IN;
 888              		.loc 1 709 5 is_stmt 1 view .LVU261
 889              		.loc 1 709 24 is_stmt 0 view .LVU262
 890 0204 1849     		ldr	r1, .L40
 891 0206 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 70


 892              		.loc 1 709 35 view .LVU263
 893 0208 03EB8300 		add	r0, r3, r3, lsl #2
 894 020c 174A     		ldr	r2, .L40+4
 895 020e 02EBC002 		add	r2, r2, r0, lsl #3
 896 0212 0120     		movs	r0, #1
 897 0214 1071     		strb	r0, [r2, #4]
 710:Core/Src/main.c ****     dev_num++;
 898              		.loc 1 710 5 is_stmt 1 view .LVU264
 899              		.loc 1 710 12 is_stmt 0 view .LVU265
 900 0216 0344     		add	r3, r3, r0
 901 0218 0B70     		strb	r3, [r1]
 902              	.L33:
 711:Core/Src/main.c ****   }
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 903              		.loc 1 713 3 is_stmt 1 view .LVU266
 904 021a 4FF48041 		mov	r1, #16384
 905 021e 1648     		ldr	r0, .L40+16
 906 0220 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 907              	.LVL49:
 714:Core/Src/main.c **** }
 908              		.loc 1 714 1 is_stmt 0 view .LVU267
 909 0224 BD46     		mov	sp, r7
 910              		.cfi_remember_state
 911              		.cfi_def_cfa_register 13
 912              		@ sp needed
 913 0226 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 914              	.L35:
 915              		.cfi_restore_state
 678:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 1;
 916              		.loc 1 678 5 is_stmt 1 view .LVU268
 678:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 1;
 917              		.loc 1 678 40 is_stmt 0 view .LVU269
 918 022a 01EB8101 		add	r1, r1, r1, lsl #2
 919 022e 0F4B     		ldr	r3, .L40+4
 920 0230 03EBC103 		add	r3, r3, r1, lsl #3
 678:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 1;
 921              		.loc 1 678 8 view .LVU270
 922 0234 987C     		ldrb	r0, [r3, #18]	@ zero_extendqisi2
 923 0236 FFF7FEFF 		bl	atoi
 924              	.LVL50:
 678:Core/Src/main.c ****       deviceList[dev_num].isDevOn = 1;
 925              		.loc 1 678 7 discriminator 1 view .LVU271
 926 023a 0128     		cmp	r0, #1
 927 023c 09D0     		beq	.L39
 681:Core/Src/main.c ****     }
 928              		.loc 1 681 7 is_stmt 1 view .LVU272
 681:Core/Src/main.c ****     }
 929              		.loc 1 681 26 is_stmt 0 view .LVU273
 930 023e 0A4B     		ldr	r3, .L40
 931 0240 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 681:Core/Src/main.c ****     }
 932              		.loc 1 681 35 view .LVU274
 933 0242 03EB8303 		add	r3, r3, r3, lsl #2
 934 0246 094A     		ldr	r2, .L40+4
 935 0248 02EBC303 		add	r3, r2, r3, lsl #3
 936 024c 0022     		movs	r2, #0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 71


 937 024e 9A73     		strb	r2, [r3, #14]
 938 0250 D5E7     		b	.L30
 939              	.L39:
 679:Core/Src/main.c ****     }else{
 940              		.loc 1 679 7 is_stmt 1 view .LVU275
 679:Core/Src/main.c ****     }else{
 941              		.loc 1 679 26 is_stmt 0 view .LVU276
 942 0252 054B     		ldr	r3, .L40
 943 0254 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 679:Core/Src/main.c ****     }else{
 944              		.loc 1 679 35 view .LVU277
 945 0256 03EB8303 		add	r3, r3, r3, lsl #2
 946 025a 044A     		ldr	r2, .L40+4
 947 025c 02EBC303 		add	r3, r2, r3, lsl #3
 948 0260 0122     		movs	r2, #1
 949 0262 9A73     		strb	r2, [r3, #14]
 950 0264 CBE7     		b	.L30
 951              	.L41:
 952 0266 00BF     		.align	2
 953              	.L40:
 954 0268 00000000 		.word	dev_num
 955 026c 00000000 		.word	deviceList
 956 0270 CDCCCCCC 		.word	-858993459
 957 0274 00000000 		.word	state
 958 0278 00040240 		.word	1073873920
 959              		.cfi_endproc
 960              	.LFE142:
 962              		.section	.rodata.Error_Handler.str1.4,"aMS",%progbits,1
 963              		.align	2
 964              	.LC0:
 965 0000 4B65726E 		.ascii	"Kernel panic\000"
 965      656C2070 
 965      616E6963 
 965      00
 966              		.section	.text.Error_Handler,"ax",%progbits
 967              		.align	1
 968              		.global	Error_Handler
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	Error_Handler:
 974              	.LFB143:
 715:Core/Src/main.c **** /* USER CODE END 4 */
 716:Core/Src/main.c **** 
 717:Core/Src/main.c **** /**
 718:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 719:Core/Src/main.c ****   * @retval None
 720:Core/Src/main.c ****   */
 721:Core/Src/main.c **** void Error_Handler(void)
 722:Core/Src/main.c **** {
 975              		.loc 1 722 1 is_stmt 1 view -0
 976              		.cfi_startproc
 977              		@ Volatile: function does not return.
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980 0000 08B5     		push	{r3, lr}
 981              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 72


 982              		.cfi_offset 3, -8
 983              		.cfi_offset 14, -4
 723:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 724:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 725:Core/Src/main.c ****   __disable_irq();
 984              		.loc 1 725 3 view .LVU279
 985              	.LBB26:
 986              	.LBI26:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 73


 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 74


 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 75


 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 76


 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 77


 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 78


 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 79


 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 80


 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 81


 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 82


 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 83


 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 84


 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 987              		.loc 3 960 27 view .LVU280
 988              	.LBB27:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 989              		.loc 3 962 3 view .LVU281
 990              		.syntax unified
 991              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 992 0002 72B6     		cpsid i
 993              	@ 0 "" 2
 994              		.thumb
 995              		.syntax unified
 996              	.LBE27:
 997              	.LBE26:
 726:Core/Src/main.c ****   Show_Message("Kernel panic", 60000);
 998              		.loc 1 726 3 view .LVU282
 999 0004 4EF66021 		movw	r1, #60000
 1000 0008 0248     		ldr	r0, .L44
 1001 000a FFF7FEFF 		bl	Show_Message
 1002              	.LVL51:
 727:Core/Src/main.c ****   NVIC_SystemReset();
 1003              		.loc 1 727 3 view .LVU283
 1004 000e FFF7FEFF 		bl	__NVIC_SystemReset
 1005              	.LVL52:
 1006              	.L45:
 1007 0012 00BF     		.align	2
 1008              	.L44:
 1009 0014 00000000 		.word	.LC0
 1010              		.cfi_endproc
 1011              	.LFE143:
 1013              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1014              		.align	1
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1019              	MX_SPI1_Init:
 1020              	.LFB136:
 364:Core/Src/main.c **** 
 1021              		.loc 1 364 1 view -0
 1022              		.cfi_startproc
 1023              		@ args = 0, pretend = 0, frame = 0
 1024              		@ frame_needed = 0, uses_anonymous_args = 0
 1025 0000 08B5     		push	{r3, lr}
 1026              		.cfi_def_cfa_offset 8
 1027              		.cfi_offset 3, -8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 85


 1028              		.cfi_offset 14, -4
 374:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1029              		.loc 1 374 3 view .LVU285
 374:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1030              		.loc 1 374 18 is_stmt 0 view .LVU286
 1031 0002 0E48     		ldr	r0, .L50
 1032 0004 0E4B     		ldr	r3, .L50+4
 1033 0006 0360     		str	r3, [r0]
 375:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1034              		.loc 1 375 3 is_stmt 1 view .LVU287
 375:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1035              		.loc 1 375 19 is_stmt 0 view .LVU288
 1036 0008 4FF48273 		mov	r3, #260
 1037 000c 4360     		str	r3, [r0, #4]
 376:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1038              		.loc 1 376 3 is_stmt 1 view .LVU289
 376:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1039              		.loc 1 376 24 is_stmt 0 view .LVU290
 1040 000e 4FF40043 		mov	r3, #32768
 1041 0012 8360     		str	r3, [r0, #8]
 377:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1042              		.loc 1 377 3 is_stmt 1 view .LVU291
 377:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1043              		.loc 1 377 23 is_stmt 0 view .LVU292
 1044 0014 0023     		movs	r3, #0
 1045 0016 C360     		str	r3, [r0, #12]
 378:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1046              		.loc 1 378 3 is_stmt 1 view .LVU293
 378:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1047              		.loc 1 378 26 is_stmt 0 view .LVU294
 1048 0018 0361     		str	r3, [r0, #16]
 379:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1049              		.loc 1 379 3 is_stmt 1 view .LVU295
 379:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1050              		.loc 1 379 23 is_stmt 0 view .LVU296
 1051 001a 4361     		str	r3, [r0, #20]
 380:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1052              		.loc 1 380 3 is_stmt 1 view .LVU297
 380:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1053              		.loc 1 380 18 is_stmt 0 view .LVU298
 1054 001c 4FF48022 		mov	r2, #262144
 1055 0020 8261     		str	r2, [r0, #24]
 381:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1056              		.loc 1 381 3 is_stmt 1 view .LVU299
 381:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1057              		.loc 1 381 32 is_stmt 0 view .LVU300
 1058 0022 C361     		str	r3, [r0, #28]
 382:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1059              		.loc 1 382 3 is_stmt 1 view .LVU301
 382:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1060              		.loc 1 382 23 is_stmt 0 view .LVU302
 1061 0024 0362     		str	r3, [r0, #32]
 383:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1062              		.loc 1 383 3 is_stmt 1 view .LVU303
 383:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1063              		.loc 1 383 21 is_stmt 0 view .LVU304
 1064 0026 4362     		str	r3, [r0, #36]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 86


 384:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1065              		.loc 1 384 3 is_stmt 1 view .LVU305
 384:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1066              		.loc 1 384 29 is_stmt 0 view .LVU306
 1067 0028 8362     		str	r3, [r0, #40]
 385:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1068              		.loc 1 385 3 is_stmt 1 view .LVU307
 385:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1069              		.loc 1 385 28 is_stmt 0 view .LVU308
 1070 002a 0A23     		movs	r3, #10
 1071 002c C362     		str	r3, [r0, #44]
 386:Core/Src/main.c ****   {
 1072              		.loc 1 386 3 is_stmt 1 view .LVU309
 386:Core/Src/main.c ****   {
 1073              		.loc 1 386 7 is_stmt 0 view .LVU310
 1074 002e FFF7FEFF 		bl	HAL_SPI_Init
 1075              	.LVL53:
 386:Core/Src/main.c ****   {
 1076              		.loc 1 386 6 discriminator 1 view .LVU311
 1077 0032 00B9     		cbnz	r0, .L49
 394:Core/Src/main.c **** 
 1078              		.loc 1 394 1 view .LVU312
 1079 0034 08BD     		pop	{r3, pc}
 1080              	.L49:
 388:Core/Src/main.c ****   }
 1081              		.loc 1 388 5 is_stmt 1 view .LVU313
 1082 0036 FFF7FEFF 		bl	Error_Handler
 1083              	.LVL54:
 1084              	.L51:
 1085 003a 00BF     		.align	2
 1086              	.L50:
 1087 003c 00000000 		.word	hspi1
 1088 0040 00300140 		.word	1073819648
 1089              		.cfi_endproc
 1090              	.LFE136:
 1092              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1093              		.align	1
 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1098              	MX_USB_OTG_FS_PCD_Init:
 1099              	.LFB139:
 468:Core/Src/main.c **** 
 1100              		.loc 1 468 1 view -0
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 0
 1103              		@ frame_needed = 0, uses_anonymous_args = 0
 1104 0000 08B5     		push	{r3, lr}
 1105              		.cfi_def_cfa_offset 8
 1106              		.cfi_offset 3, -8
 1107              		.cfi_offset 14, -4
 477:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1108              		.loc 1 477 3 view .LVU315
 477:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1109              		.loc 1 477 28 is_stmt 0 view .LVU316
 1110 0002 0C48     		ldr	r0, .L56
 1111 0004 4FF0A043 		mov	r3, #1342177280
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 87


 1112 0008 0360     		str	r3, [r0]
 478:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1113              		.loc 1 478 3 is_stmt 1 view .LVU317
 478:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1114              		.loc 1 478 38 is_stmt 0 view .LVU318
 1115 000a 0623     		movs	r3, #6
 1116 000c 0371     		strb	r3, [r0, #4]
 479:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1117              		.loc 1 479 3 is_stmt 1 view .LVU319
 479:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1118              		.loc 1 479 30 is_stmt 0 view .LVU320
 1119 000e 0222     		movs	r2, #2
 1120 0010 C271     		strb	r2, [r0, #7]
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1121              		.loc 1 480 3 is_stmt 1 view .LVU321
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1122              		.loc 1 480 35 is_stmt 0 view .LVU322
 1123 0012 0023     		movs	r3, #0
 1124 0014 8371     		strb	r3, [r0, #6]
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 1125              		.loc 1 481 3 is_stmt 1 view .LVU323
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 1126              		.loc 1 481 35 is_stmt 0 view .LVU324
 1127 0016 4272     		strb	r2, [r0, #9]
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1128              		.loc 1 482 3 is_stmt 1 view .LVU325
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1129              		.loc 1 482 35 is_stmt 0 view .LVU326
 1130 0018 0122     		movs	r2, #1
 1131 001a 8272     		strb	r2, [r0, #10]
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1132              		.loc 1 483 3 is_stmt 1 view .LVU327
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1133              		.loc 1 483 41 is_stmt 0 view .LVU328
 1134 001c C372     		strb	r3, [r0, #11]
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 1135              		.loc 1 484 3 is_stmt 1 view .LVU329
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 1136              		.loc 1 484 35 is_stmt 0 view .LVU330
 1137 001e 0373     		strb	r3, [r0, #12]
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 1138              		.loc 1 485 3 is_stmt 1 view .LVU331
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 1139              		.loc 1 485 48 is_stmt 0 view .LVU332
 1140 0020 4273     		strb	r2, [r0, #13]
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1141              		.loc 1 486 3 is_stmt 1 view .LVU333
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1142              		.loc 1 486 44 is_stmt 0 view .LVU334
 1143 0022 8273     		strb	r2, [r0, #14]
 487:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1144              		.loc 1 487 3 is_stmt 1 view .LVU335
 487:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1145              		.loc 1 487 42 is_stmt 0 view .LVU336
 1146 0024 C373     		strb	r3, [r0, #15]
 488:Core/Src/main.c ****   {
 1147              		.loc 1 488 3 is_stmt 1 view .LVU337
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 88


 488:Core/Src/main.c ****   {
 1148              		.loc 1 488 7 is_stmt 0 view .LVU338
 1149 0026 FFF7FEFF 		bl	HAL_PCD_Init
 1150              	.LVL55:
 488:Core/Src/main.c ****   {
 1151              		.loc 1 488 6 discriminator 1 view .LVU339
 1152 002a 00B9     		cbnz	r0, .L55
 496:Core/Src/main.c **** 
 1153              		.loc 1 496 1 view .LVU340
 1154 002c 08BD     		pop	{r3, pc}
 1155              	.L55:
 490:Core/Src/main.c ****   }
 1156              		.loc 1 490 5 is_stmt 1 view .LVU341
 1157 002e FFF7FEFF 		bl	Error_Handler
 1158              	.LVL56:
 1159              	.L57:
 1160 0032 00BF     		.align	2
 1161              	.L56:
 1162 0034 00000000 		.word	hpcd_USB_OTG_FS
 1163              		.cfi_endproc
 1164              	.LFE139:
 1166              		.section	.text.MX_UART5_Init,"ax",%progbits
 1167              		.align	1
 1168              		.syntax unified
 1169              		.thumb
 1170              		.thumb_func
 1172              	MX_UART5_Init:
 1173              	.LFB137:
 402:Core/Src/main.c **** 
 1174              		.loc 1 402 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178 0000 08B5     		push	{r3, lr}
 1179              		.cfi_def_cfa_offset 8
 1180              		.cfi_offset 3, -8
 1181              		.cfi_offset 14, -4
 411:Core/Src/main.c ****   huart5.Init.BaudRate = 9600;
 1182              		.loc 1 411 3 view .LVU343
 411:Core/Src/main.c ****   huart5.Init.BaudRate = 9600;
 1183              		.loc 1 411 19 is_stmt 0 view .LVU344
 1184 0002 0A48     		ldr	r0, .L62
 1185 0004 0A4B     		ldr	r3, .L62+4
 1186 0006 0360     		str	r3, [r0]
 412:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 1187              		.loc 1 412 3 is_stmt 1 view .LVU345
 412:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 1188              		.loc 1 412 24 is_stmt 0 view .LVU346
 1189 0008 4FF41653 		mov	r3, #9600
 1190 000c 4360     		str	r3, [r0, #4]
 413:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 1191              		.loc 1 413 3 is_stmt 1 view .LVU347
 413:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 1192              		.loc 1 413 26 is_stmt 0 view .LVU348
 1193 000e 0023     		movs	r3, #0
 1194 0010 8360     		str	r3, [r0, #8]
 414:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 89


 1195              		.loc 1 414 3 is_stmt 1 view .LVU349
 414:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 1196              		.loc 1 414 24 is_stmt 0 view .LVU350
 1197 0012 C360     		str	r3, [r0, #12]
 415:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 1198              		.loc 1 415 3 is_stmt 1 view .LVU351
 415:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 1199              		.loc 1 415 22 is_stmt 0 view .LVU352
 1200 0014 0361     		str	r3, [r0, #16]
 416:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1201              		.loc 1 416 3 is_stmt 1 view .LVU353
 416:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1202              		.loc 1 416 20 is_stmt 0 view .LVU354
 1203 0016 0C22     		movs	r2, #12
 1204 0018 4261     		str	r2, [r0, #20]
 417:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 1205              		.loc 1 417 3 is_stmt 1 view .LVU355
 417:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 1206              		.loc 1 417 25 is_stmt 0 view .LVU356
 1207 001a 8361     		str	r3, [r0, #24]
 418:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 1208              		.loc 1 418 3 is_stmt 1 view .LVU357
 418:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 1209              		.loc 1 418 28 is_stmt 0 view .LVU358
 1210 001c C361     		str	r3, [r0, #28]
 419:Core/Src/main.c ****   {
 1211              		.loc 1 419 3 is_stmt 1 view .LVU359
 419:Core/Src/main.c ****   {
 1212              		.loc 1 419 7 is_stmt 0 view .LVU360
 1213 001e FFF7FEFF 		bl	HAL_UART_Init
 1214              	.LVL57:
 419:Core/Src/main.c ****   {
 1215              		.loc 1 419 6 discriminator 1 view .LVU361
 1216 0022 00B9     		cbnz	r0, .L61
 427:Core/Src/main.c **** 
 1217              		.loc 1 427 1 view .LVU362
 1218 0024 08BD     		pop	{r3, pc}
 1219              	.L61:
 421:Core/Src/main.c ****   }
 1220              		.loc 1 421 5 is_stmt 1 view .LVU363
 1221 0026 FFF7FEFF 		bl	Error_Handler
 1222              	.LVL58:
 1223              	.L63:
 1224 002a 00BF     		.align	2
 1225              	.L62:
 1226 002c 00000000 		.word	huart5
 1227 0030 00500040 		.word	1073762304
 1228              		.cfi_endproc
 1229              	.LFE137:
 1231              		.section	.text.MX_UART8_Init,"ax",%progbits
 1232              		.align	1
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	MX_UART8_Init:
 1238              	.LFB138:
 435:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 90


 1239              		.loc 1 435 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243 0000 08B5     		push	{r3, lr}
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 3, -8
 1246              		.cfi_offset 14, -4
 444:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1247              		.loc 1 444 3 view .LVU365
 444:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1248              		.loc 1 444 19 is_stmt 0 view .LVU366
 1249 0002 0A48     		ldr	r0, .L68
 1250 0004 0A4B     		ldr	r3, .L68+4
 1251 0006 0360     		str	r3, [r0]
 445:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1252              		.loc 1 445 3 is_stmt 1 view .LVU367
 445:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1253              		.loc 1 445 24 is_stmt 0 view .LVU368
 1254 0008 4FF4E133 		mov	r3, #115200
 1255 000c 4360     		str	r3, [r0, #4]
 446:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1256              		.loc 1 446 3 is_stmt 1 view .LVU369
 446:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1257              		.loc 1 446 26 is_stmt 0 view .LVU370
 1258 000e 0023     		movs	r3, #0
 1259 0010 8360     		str	r3, [r0, #8]
 447:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1260              		.loc 1 447 3 is_stmt 1 view .LVU371
 447:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1261              		.loc 1 447 24 is_stmt 0 view .LVU372
 1262 0012 C360     		str	r3, [r0, #12]
 448:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1263              		.loc 1 448 3 is_stmt 1 view .LVU373
 448:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1264              		.loc 1 448 22 is_stmt 0 view .LVU374
 1265 0014 0361     		str	r3, [r0, #16]
 449:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1266              		.loc 1 449 3 is_stmt 1 view .LVU375
 449:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1267              		.loc 1 449 20 is_stmt 0 view .LVU376
 1268 0016 0C22     		movs	r2, #12
 1269 0018 4261     		str	r2, [r0, #20]
 450:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1270              		.loc 1 450 3 is_stmt 1 view .LVU377
 450:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1271              		.loc 1 450 25 is_stmt 0 view .LVU378
 1272 001a 8361     		str	r3, [r0, #24]
 451:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 1273              		.loc 1 451 3 is_stmt 1 view .LVU379
 451:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 1274              		.loc 1 451 28 is_stmt 0 view .LVU380
 1275 001c C361     		str	r3, [r0, #28]
 452:Core/Src/main.c ****   {
 1276              		.loc 1 452 3 is_stmt 1 view .LVU381
 452:Core/Src/main.c ****   {
 1277              		.loc 1 452 7 is_stmt 0 view .LVU382
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 91


 1278 001e FFF7FEFF 		bl	HAL_UART_Init
 1279              	.LVL59:
 452:Core/Src/main.c ****   {
 1280              		.loc 1 452 6 discriminator 1 view .LVU383
 1281 0022 00B9     		cbnz	r0, .L67
 460:Core/Src/main.c **** 
 1282              		.loc 1 460 1 view .LVU384
 1283 0024 08BD     		pop	{r3, pc}
 1284              	.L67:
 454:Core/Src/main.c ****   }
 1285              		.loc 1 454 5 is_stmt 1 view .LVU385
 1286 0026 FFF7FEFF 		bl	Error_Handler
 1287              	.LVL60:
 1288              	.L69:
 1289 002a 00BF     		.align	2
 1290              	.L68:
 1291 002c 00000000 		.word	huart8
 1292 0030 007C0040 		.word	1073773568
 1293              		.cfi_endproc
 1294              	.LFE138:
 1296              		.section	.text.SystemClock_Config,"ax",%progbits
 1297              		.align	1
 1298              		.global	SystemClock_Config
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1303              	SystemClock_Config:
 1304              	.LFB135:
 317:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1305              		.loc 1 317 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 80
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309 0000 00B5     		push	{lr}
 1310              		.cfi_def_cfa_offset 4
 1311              		.cfi_offset 14, -4
 1312 0002 95B0     		sub	sp, sp, #84
 1313              		.cfi_def_cfa_offset 88
 318:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1314              		.loc 1 318 3 view .LVU387
 318:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1315              		.loc 1 318 22 is_stmt 0 view .LVU388
 1316 0004 3422     		movs	r2, #52
 1317 0006 0021     		movs	r1, #0
 1318 0008 07A8     		add	r0, sp, #28
 1319 000a FFF7FEFF 		bl	memset
 1320              	.LVL61:
 319:Core/Src/main.c **** 
 1321              		.loc 1 319 3 is_stmt 1 view .LVU389
 319:Core/Src/main.c **** 
 1322              		.loc 1 319 22 is_stmt 0 view .LVU390
 1323 000e 0023     		movs	r3, #0
 1324 0010 0293     		str	r3, [sp, #8]
 1325 0012 0393     		str	r3, [sp, #12]
 1326 0014 0493     		str	r3, [sp, #16]
 1327 0016 0593     		str	r3, [sp, #20]
 1328 0018 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 92


 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1329              		.loc 1 323 3 is_stmt 1 view .LVU391
 1330              	.LBB28:
 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1331              		.loc 1 323 3 view .LVU392
 1332 001a 0093     		str	r3, [sp]
 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1333              		.loc 1 323 3 view .LVU393
 1334 001c 204A     		ldr	r2, .L76
 1335 001e 116C     		ldr	r1, [r2, #64]
 1336 0020 41F08051 		orr	r1, r1, #268435456
 1337 0024 1164     		str	r1, [r2, #64]
 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1338              		.loc 1 323 3 view .LVU394
 1339 0026 126C     		ldr	r2, [r2, #64]
 1340 0028 02F08052 		and	r2, r2, #268435456
 1341 002c 0092     		str	r2, [sp]
 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1342              		.loc 1 323 3 view .LVU395
 1343 002e 009A     		ldr	r2, [sp]
 1344              	.LBE28:
 323:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1345              		.loc 1 323 3 view .LVU396
 324:Core/Src/main.c **** 
 1346              		.loc 1 324 3 view .LVU397
 1347              	.LBB29:
 324:Core/Src/main.c **** 
 1348              		.loc 1 324 3 view .LVU398
 1349 0030 0193     		str	r3, [sp, #4]
 324:Core/Src/main.c **** 
 1350              		.loc 1 324 3 view .LVU399
 1351 0032 1C4B     		ldr	r3, .L76+4
 1352 0034 1A68     		ldr	r2, [r3]
 1353 0036 42F44042 		orr	r2, r2, #49152
 1354 003a 1A60     		str	r2, [r3]
 324:Core/Src/main.c **** 
 1355              		.loc 1 324 3 view .LVU400
 1356 003c 1B68     		ldr	r3, [r3]
 1357 003e 03F44043 		and	r3, r3, #49152
 1358 0042 0193     		str	r3, [sp, #4]
 324:Core/Src/main.c **** 
 1359              		.loc 1 324 3 view .LVU401
 1360 0044 019B     		ldr	r3, [sp, #4]
 1361              	.LBE29:
 324:Core/Src/main.c **** 
 1362              		.loc 1 324 3 view .LVU402
 329:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1363              		.loc 1 329 3 view .LVU403
 329:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1364              		.loc 1 329 36 is_stmt 0 view .LVU404
 1365 0046 0123     		movs	r3, #1
 1366 0048 0793     		str	r3, [sp, #28]
 330:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1367              		.loc 1 330 3 is_stmt 1 view .LVU405
 330:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1368              		.loc 1 330 30 is_stmt 0 view .LVU406
 1369 004a 4FF4A023 		mov	r3, #327680
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 93


 1370 004e 0893     		str	r3, [sp, #32]
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1371              		.loc 1 331 3 is_stmt 1 view .LVU407
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1372              		.loc 1 331 34 is_stmt 0 view .LVU408
 1373 0050 0223     		movs	r3, #2
 1374 0052 0D93     		str	r3, [sp, #52]
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1375              		.loc 1 332 3 is_stmt 1 view .LVU409
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1376              		.loc 1 332 35 is_stmt 0 view .LVU410
 1377 0054 4FF48002 		mov	r2, #4194304
 1378 0058 0E92     		str	r2, [sp, #56]
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 384;
 1379              		.loc 1 333 3 is_stmt 1 view .LVU411
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 384;
 1380              		.loc 1 333 30 is_stmt 0 view .LVU412
 1381 005a 0822     		movs	r2, #8
 1382 005c 0F92     		str	r2, [sp, #60]
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1383              		.loc 1 334 3 is_stmt 1 view .LVU413
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1384              		.loc 1 334 30 is_stmt 0 view .LVU414
 1385 005e 4FF4C071 		mov	r1, #384
 1386 0062 1091     		str	r1, [sp, #64]
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 1387              		.loc 1 335 3 is_stmt 1 view .LVU415
 335:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 1388              		.loc 1 335 30 is_stmt 0 view .LVU416
 1389 0064 0421     		movs	r1, #4
 1390 0066 1191     		str	r1, [sp, #68]
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1391              		.loc 1 336 3 is_stmt 1 view .LVU417
 336:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1392              		.loc 1 336 30 is_stmt 0 view .LVU418
 1393 0068 1292     		str	r2, [sp, #72]
 337:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1394              		.loc 1 337 3 is_stmt 1 view .LVU419
 337:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1395              		.loc 1 337 30 is_stmt 0 view .LVU420
 1396 006a 1393     		str	r3, [sp, #76]
 338:Core/Src/main.c ****   {
 1397              		.loc 1 338 3 is_stmt 1 view .LVU421
 338:Core/Src/main.c ****   {
 1398              		.loc 1 338 7 is_stmt 0 view .LVU422
 1399 006c 07A8     		add	r0, sp, #28
 1400 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1401              	.LVL62:
 338:Core/Src/main.c ****   {
 1402              		.loc 1 338 6 discriminator 1 view .LVU423
 1403 0072 88B9     		cbnz	r0, .L74
 345:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1404              		.loc 1 345 3 is_stmt 1 view .LVU424
 345:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1405              		.loc 1 345 31 is_stmt 0 view .LVU425
 1406 0074 0F23     		movs	r3, #15
 1407 0076 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 94


 347:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1408              		.loc 1 347 3 is_stmt 1 view .LVU426
 347:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1409              		.loc 1 347 34 is_stmt 0 view .LVU427
 1410 0078 0223     		movs	r3, #2
 1411 007a 0393     		str	r3, [sp, #12]
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1412              		.loc 1 348 3 is_stmt 1 view .LVU428
 348:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1413              		.loc 1 348 35 is_stmt 0 view .LVU429
 1414 007c 0023     		movs	r3, #0
 1415 007e 0493     		str	r3, [sp, #16]
 349:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1416              		.loc 1 349 3 is_stmt 1 view .LVU430
 349:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1417              		.loc 1 349 36 is_stmt 0 view .LVU431
 1418 0080 4FF48052 		mov	r2, #4096
 1419 0084 0592     		str	r2, [sp, #20]
 350:Core/Src/main.c **** 
 1420              		.loc 1 350 3 is_stmt 1 view .LVU432
 350:Core/Src/main.c **** 
 1421              		.loc 1 350 36 is_stmt 0 view .LVU433
 1422 0086 0693     		str	r3, [sp, #24]
 352:Core/Src/main.c ****   {
 1423              		.loc 1 352 3 is_stmt 1 view .LVU434
 352:Core/Src/main.c ****   {
 1424              		.loc 1 352 7 is_stmt 0 view .LVU435
 1425 0088 0321     		movs	r1, #3
 1426 008a 02A8     		add	r0, sp, #8
 1427 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1428              	.LVL63:
 352:Core/Src/main.c ****   {
 1429              		.loc 1 352 6 discriminator 1 view .LVU436
 1430 0090 20B9     		cbnz	r0, .L75
 356:Core/Src/main.c **** 
 1431              		.loc 1 356 1 view .LVU437
 1432 0092 15B0     		add	sp, sp, #84
 1433              		.cfi_remember_state
 1434              		.cfi_def_cfa_offset 4
 1435              		@ sp needed
 1436 0094 5DF804FB 		ldr	pc, [sp], #4
 1437              	.L74:
 1438              		.cfi_restore_state
 340:Core/Src/main.c ****   }
 1439              		.loc 1 340 5 is_stmt 1 view .LVU438
 1440 0098 FFF7FEFF 		bl	Error_Handler
 1441              	.LVL64:
 1442              	.L75:
 354:Core/Src/main.c ****   }
 1443              		.loc 1 354 5 view .LVU439
 1444 009c FFF7FEFF 		bl	Error_Handler
 1445              	.LVL65:
 1446              	.L77:
 1447              		.align	2
 1448              	.L76:
 1449 00a0 00380240 		.word	1073887232
 1450 00a4 00700040 		.word	1073770496
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 95


 1451              		.cfi_endproc
 1452              	.LFE135:
 1454              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1455              		.align	2
 1456              	.LC1:
 1457 0000 256400   		.ascii	"%d\000"
 1458              		.section	.text.main,"ax",%progbits
 1459              		.align	1
 1460              		.global	main
 1461              		.syntax unified
 1462              		.thumb
 1463              		.thumb_func
 1465              	main:
 1466              	.LFB134:
 113:Core/Src/main.c **** 
 1467              		.loc 1 113 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 16
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 1471 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1472              		.cfi_def_cfa_offset 28
 1473              		.cfi_offset 4, -28
 1474              		.cfi_offset 5, -24
 1475              		.cfi_offset 6, -20
 1476              		.cfi_offset 7, -16
 1477              		.cfi_offset 8, -12
 1478              		.cfi_offset 9, -8
 1479              		.cfi_offset 14, -4
 1480 0004 85B0     		sub	sp, sp, #20
 1481              		.cfi_def_cfa_offset 48
 122:Core/Src/main.c **** 
 1482              		.loc 1 122 3 view .LVU441
 1483 0006 FFF7FEFF 		bl	HAL_Init
 1484              	.LVL66:
 128:Core/Src/main.c ****   gpio_SetGPIOmode_Out(GPIOB, GPIO_PIN_7);
 1485              		.loc 1 128 2 view .LVU442
 1486 000a 784C     		ldr	r4, .L106
 1487 000c 4FF48041 		mov	r1, #16384
 1488 0010 2046     		mov	r0, r4
 1489 0012 FFF7FEFF 		bl	gpio_SetGPIOmode_Out
 1490              	.LVL67:
 129:Core/Src/main.c ****   gpio_SetGPIOmode_Out(GPIOB, GPIO_PIN_0);
 1491              		.loc 1 129 3 view .LVU443
 1492 0016 8021     		movs	r1, #128
 1493 0018 2046     		mov	r0, r4
 1494 001a FFF7FEFF 		bl	gpio_SetGPIOmode_Out
 1495              	.LVL68:
 130:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1496              		.loc 1 130 3 view .LVU444
 1497 001e 0121     		movs	r1, #1
 1498 0020 2046     		mov	r0, r4
 1499 0022 FFF7FEFF 		bl	gpio_SetGPIOmode_Out
 1500              	.LVL69:
 131:Core/Src/main.c **** 	HAL_Delay(100);
 1501              		.loc 1 131 3 view .LVU445
 1502 0026 0122     		movs	r2, #1
 1503 0028 1146     		mov	r1, r2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 96


 1504 002a 2046     		mov	r0, r4
 1505 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1506              	.LVL70:
 132:Core/Src/main.c **** 
 1507              		.loc 1 132 2 view .LVU446
 1508 0030 6420     		movs	r0, #100
 1509 0032 FFF7FEFF 		bl	HAL_Delay
 1510              	.LVL71:
 135:Core/Src/main.c **** 	HAL_Delay(100);
 1511              		.loc 1 135 2 view .LVU447
 1512 0036 4FF48041 		mov	r1, #16384
 1513 003a 2046     		mov	r0, r4
 1514 003c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1515              	.LVL72:
 136:Core/Src/main.c **** 	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 1516              		.loc 1 136 2 view .LVU448
 1517 0040 6420     		movs	r0, #100
 1518 0042 FFF7FEFF 		bl	HAL_Delay
 1519              	.LVL73:
 137:Core/Src/main.c ****   /* USER CODE END Init */
 1520              		.loc 1 137 2 view .LVU449
 1521 0046 4FF48041 		mov	r1, #16384
 1522 004a 2046     		mov	r0, r4
 1523 004c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1524              	.LVL74:
 141:Core/Src/main.c **** 
 1525              		.loc 1 141 3 view .LVU450
 1526 0050 FFF7FEFF 		bl	SystemClock_Config
 1527              	.LVL75:
 148:Core/Src/main.c ****   MX_DMA_Init();
 1528              		.loc 1 148 3 view .LVU451
 1529 0054 FFF7FEFF 		bl	MX_GPIO_Init
 1530              	.LVL76:
 149:Core/Src/main.c ****   MX_SPI1_Init();
 1531              		.loc 1 149 3 view .LVU452
 1532 0058 FFF7FEFF 		bl	MX_DMA_Init
 1533              	.LVL77:
 150:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1534              		.loc 1 150 3 view .LVU453
 1535 005c FFF7FEFF 		bl	MX_SPI1_Init
 1536              	.LVL78:
 151:Core/Src/main.c ****   MX_UART5_Init();
 1537              		.loc 1 151 3 view .LVU454
 1538 0060 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1539              	.LVL79:
 152:Core/Src/main.c ****   MX_UART8_Init();
 1540              		.loc 1 152 3 view .LVU455
 1541 0064 FFF7FEFF 		bl	MX_UART5_Init
 1542              	.LVL80:
 153:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1543              		.loc 1 153 3 view .LVU456
 1544 0068 FFF7FEFF 		bl	MX_UART8_Init
 1545              	.LVL81:
 155:Core/Src/main.c ****   initEnc(&enc);
 1546              		.loc 1 155 3 view .LVU457
 1547 006c 6048     		ldr	r0, .L106+4
 1548 006e FFF7FEFF 		bl	init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 97


 1549              	.LVL82:
 156:Core/Src/main.c ****   
 1550              		.loc 1 156 3 view .LVU458
 1551 0072 6048     		ldr	r0, .L106+8
 1552 0074 FFF7FEFF 		bl	initEnc
 1553              	.LVL83:
 158:Core/Src/main.c ****   HAL_Delay(100);
 1554              		.loc 1 158 3 view .LVU459
 1555 0078 0022     		movs	r2, #0
 1556 007a 0121     		movs	r1, #1
 1557 007c 2046     		mov	r0, r4
 1558 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1559              	.LVL84:
 159:Core/Src/main.c **** 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1560              		.loc 1 159 3 view .LVU460
 1561 0082 6420     		movs	r0, #100
 1562 0084 FFF7FEFF 		bl	HAL_Delay
 1563              	.LVL85:
 160:Core/Src/main.c **** 
 1564              		.loc 1 160 2 view .LVU461
 1565 0088 0122     		movs	r2, #1
 1566 008a 1146     		mov	r1, r2
 1567 008c 2046     		mov	r0, r4
 1568 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1569              	.LVL86:
 162:Core/Src/main.c **** 
 1570              		.loc 1 162 2 view .LVU462
 1571 0092 F021     		movs	r1, #240
 1572 0094 0846     		mov	r0, r1
 1573 0096 FFF7FEFF 		bl	dispcolor_Init
 1574              	.LVL87:
 164:Core/Src/main.c ****   uint32_t screen_disp_time = HAL_GetTick();
 1575              		.loc 1 164 2 view .LVU463
 164:Core/Src/main.c ****   uint32_t screen_disp_time = HAL_GetTick();
 1576              		.loc 1 164 30 is_stmt 0 view .LVU464
 1577 009a FFF7FEFF 		bl	HAL_GetTick
 1578              	.LVL88:
 1579 009e 0546     		mov	r5, r0
 1580              	.LVL89:
 165:Core/Src/main.c ****   uint32_t hold_timeout = HAL_GetTick();
 1581              		.loc 1 165 3 is_stmt 1 view .LVU465
 165:Core/Src/main.c ****   uint32_t hold_timeout = HAL_GetTick();
 1582              		.loc 1 165 31 is_stmt 0 view .LVU466
 1583 00a0 FFF7FEFF 		bl	HAL_GetTick
 1584              	.LVL90:
 165:Core/Src/main.c ****   uint32_t hold_timeout = HAL_GetTick();
 1585              		.loc 1 165 31 view .LVU467
 1586 00a4 0446     		mov	r4, r0
 1587              	.LVL91:
 166:Core/Src/main.c **** 
 1588              		.loc 1 166 3 is_stmt 1 view .LVU468
 166:Core/Src/main.c **** 
 1589              		.loc 1 166 27 is_stmt 0 view .LVU469
 1590 00a6 FFF7FEFF 		bl	HAL_GetTick
 1591              	.LVL92:
 166:Core/Src/main.c **** 
 1592              		.loc 1 166 27 view .LVU470
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 98


 1593 00aa 0646     		mov	r6, r0
 1594              	.LVL93:
 168:Core/Src/main.c **** 
 1595              		.loc 1 168 3 is_stmt 1 view .LVU471
 168:Core/Src/main.c **** 
 1596              		.loc 1 168 21 is_stmt 0 view .LVU472
 1597 00ac FFF7FEFF 		bl	HAL_GetTick
 1598              	.LVL94:
 170:Core/Src/main.c ****   
 1599              		.loc 1 170 2 is_stmt 1 view .LVU473
 172:Core/Src/main.c **** 
 1600              		.loc 1 172 3 view .LVU474
 174:Core/Src/main.c **** 
 1601              		.loc 1 174 3 view .LVU475
 176:Core/Src/main.c ****   uint16_t testVal = 28.5;
 1602              		.loc 1 176 3 view .LVU476
 177:Core/Src/main.c **** 
 1603              		.loc 1 177 3 view .LVU477
 179:Core/Src/main.c **** 
 1604              		.loc 1 179 3 view .LVU478
 179:Core/Src/main.c **** 
 1605              		.loc 1 179 28 is_stmt 0 view .LVU479
 1606 00b0 514B     		ldr	r3, .L106+12
 1607 00b2 5422     		movs	r2, #84
 1608 00b4 DA76     		strb	r2, [r3, #27]
 172:Core/Src/main.c **** 
 1609              		.loc 1 172 11 view .LVU480
 1610 00b6 0027     		movs	r7, #0
 1611 00b8 ABE0     		b	.L79
 1612              	.LVL95:
 1613              	.L80:
 194:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 1614              		.loc 1 194 7 is_stmt 1 view .LVU481
 194:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 1615              		.loc 1 194 31 is_stmt 0 view .LVU482
 1616 00ba DFF84091 		ldr	r9, .L106+16
 1617 00be 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 194:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 1618              		.loc 1 194 7 view .LVU483
 1619 00c2 00EB8000 		add	r0, r0, r0, lsl #2
 1620 00c6 DFF83081 		ldr	r8, .L106+12
 1621 00ca 08EBC000 		add	r0, r8, r0, lsl #3
 1622 00ce FFF7FEFF 		bl	Dispaly_Data
 1623              	.LVL96:
 195:Core/Src/main.c ****     }
 1624              		.loc 1 195 7 is_stmt 1 view .LVU484
 1625 00d2 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 195:Core/Src/main.c ****     }
 1626              		.loc 1 195 74 is_stmt 0 view .LVU485
 1627 00d6 03EB8301 		add	r1, r3, r3, lsl #2
 1628 00da C900     		lsls	r1, r1, #3
 1629 00dc 1831     		adds	r1, r1, #24
 1630 00de 4144     		add	r1, r1, r8
 195:Core/Src/main.c ****     }
 1631              		.loc 1 195 7 view .LVU486
 1632 00e0 03EB8303 		add	r3, r3, r3, lsl #2
 1633 00e4 0A22     		movs	r2, #10
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 99


 1634 00e6 0331     		adds	r1, r1, #3
 1635 00e8 58F83300 		ldr	r0, [r8, r3, lsl #3]
 1636 00ec FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 1637              	.LVL97:
 1638 00f0 BBE0     		b	.L81
 1639              	.L103:
 202:Core/Src/main.c ****       }else{
 1640              		.loc 1 202 9 is_stmt 1 view .LVU487
 202:Core/Src/main.c ****       }else{
 1641              		.loc 1 202 16 is_stmt 0 view .LVU488
 1642 00f2 08F10103 		add	r3, r8, #1
 1643 00f6 414A     		ldr	r2, .L106+16
 1644 00f8 1370     		strb	r3, [r2]
 1645 00fa C4E0     		b	.L83
 1646              	.L104:
 210:Core/Src/main.c ****       state = STATE_DISPLAY;
 1647              		.loc 1 210 38 discriminator 1 view .LVU489
 1648 00fc 404B     		ldr	r3, .L106+20
 1649 00fe 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 210:Core/Src/main.c ****       state = STATE_DISPLAY;
 1650              		.loc 1 210 29 discriminator 1 view .LVU490
 1651 0100 002B     		cmp	r3, #0
 1652 0102 40F0CC80 		bne	.L84
 211:Core/Src/main.c ****       dev_num = 0;
 1653              		.loc 1 211 7 is_stmt 1 view .LVU491
 211:Core/Src/main.c ****       dev_num = 0;
 1654              		.loc 1 211 13 is_stmt 0 view .LVU492
 1655 0106 3E4B     		ldr	r3, .L106+20
 1656 0108 0122     		movs	r2, #1
 1657 010a 1A70     		strb	r2, [r3]
 212:Core/Src/main.c ****     }
 1658              		.loc 1 212 7 is_stmt 1 view .LVU493
 212:Core/Src/main.c ****     }
 1659              		.loc 1 212 15 is_stmt 0 view .LVU494
 1660 010c 3B4B     		ldr	r3, .L106+16
 1661 010e 0022     		movs	r2, #0
 1662 0110 1A70     		strb	r2, [r3]
 1663 0112 C4E0     		b	.L84
 1664              	.L87:
 219:Core/Src/main.c ****           if(dev_num < DEV_COUNT-1){
 1665              		.loc 1 219 9 is_stmt 1 view .LVU495
 220:Core/Src/main.c ****             dev_num++;
 1666              		.loc 1 220 11 view .LVU496
 223:Core/Src/main.c ****           }
 1667              		.loc 1 223 13 view .LVU497
 223:Core/Src/main.c ****           }
 1668              		.loc 1 223 20 is_stmt 0 view .LVU498
 1669 0114 394B     		ldr	r3, .L106+16
 1670 0116 0022     		movs	r2, #0
 1671 0118 1A70     		strb	r2, [r3]
 225:Core/Src/main.c ****       }
 1672              		.loc 1 225 17 is_stmt 1 view .LVU499
 225:Core/Src/main.c ****       }
 1673              		.loc 1 225 37 is_stmt 0 view .LVU500
 1674 011a 374B     		ldr	r3, .L106+12
 1675 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 225:Core/Src/main.c ****       }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 100


 1676              		.loc 1 225 17 view .LVU501
 1677 011e 002B     		cmp	r3, #0
 1678 0120 F8D0     		beq	.L87
 1679 0122 CBE0     		b	.L86
 1680              	.L105:
 238:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1681              		.loc 1 238 7 is_stmt 1 view .LVU502
 238:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1682              		.loc 1 238 26 is_stmt 0 view .LVU503
 1683 0124 FFF7FEFF 		bl	HAL_GetTick
 1684              	.LVL98:
 1685 0128 0446     		mov	r4, r0
 1686              	.LVL99:
 239:Core/Src/main.c ****       if(screen_scroll_mode == SCROLL_MODE_AUTO){
 1687              		.loc 1 239 7 is_stmt 1 view .LVU504
 1688 012a 8021     		movs	r1, #128
 1689 012c 2F48     		ldr	r0, .L106
 1690              	.LVL100:
 239:Core/Src/main.c ****       if(screen_scroll_mode == SCROLL_MODE_AUTO){
 1691              		.loc 1 239 7 is_stmt 0 view .LVU505
 1692 012e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1693              	.LVL101:
 240:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 1694              		.loc 1 240 7 is_stmt 1 view .LVU506
 240:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 1695              		.loc 1 240 29 is_stmt 0 view .LVU507
 1696 0132 344B     		ldr	r3, .L106+24
 1697 0134 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 240:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 1698              		.loc 1 240 9 view .LVU508
 1699 0136 1BB9     		cbnz	r3, .L89
 241:Core/Src/main.c ****       }else{
 1700              		.loc 1 241 9 is_stmt 1 view .LVU509
 241:Core/Src/main.c ****       }else{
 1701              		.loc 1 241 28 is_stmt 0 view .LVU510
 1702 0138 324B     		ldr	r3, .L106+24
 1703 013a 0122     		movs	r2, #1
 1704 013c 1A70     		strb	r2, [r3]
 1705 013e CEE0     		b	.L88
 1706              	.L89:
 243:Core/Src/main.c ****       }
 1707              		.loc 1 243 9 is_stmt 1 view .LVU511
 243:Core/Src/main.c ****       }
 1708              		.loc 1 243 28 is_stmt 0 view .LVU512
 1709 0140 304B     		ldr	r3, .L106+24
 1710 0142 0022     		movs	r2, #0
 1711 0144 1A70     		strb	r2, [r3]
 1712 0146 CAE0     		b	.L88
 1713              	.L92:
 257:Core/Src/main.c ****         }
 1714              		.loc 1 257 11 is_stmt 1 view .LVU513
 257:Core/Src/main.c ****         }
 1715              		.loc 1 257 19 is_stmt 0 view .LVU514
 1716 0148 2C4B     		ldr	r3, .L106+16
 1717 014a 0022     		movs	r2, #0
 1718 014c 1A70     		strb	r2, [r3]
 1719 014e DDE0     		b	.L93
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 101


 1720              	.L95:
 266:Core/Src/main.c ****         }
 1721              		.loc 1 266 11 is_stmt 1 view .LVU515
 266:Core/Src/main.c ****         }
 1722              		.loc 1 266 19 is_stmt 0 view .LVU516
 1723 0150 2A4B     		ldr	r3, .L106+16
 1724 0152 0122     		movs	r2, #1
 1725 0154 1A70     		strb	r2, [r3]
 1726 0156 E8E0     		b	.L96
 1727              	.L90:
 273:Core/Src/main.c ****         deviceList[dev_num].setValue +=10;
 1728              		.loc 1 273 7 is_stmt 1 view .LVU517
 273:Core/Src/main.c ****         deviceList[dev_num].setValue +=10;
 1729              		.loc 1 273 10 is_stmt 0 view .LVU518
 1730 0158 2648     		ldr	r0, .L106+8
 1731 015a FFF7FEFF 		bl	isRight
 1732              	.LVL102:
 273:Core/Src/main.c ****         deviceList[dev_num].setValue +=10;
 1733              		.loc 1 273 9 discriminator 1 view .LVU519
 1734 015e 70B1     		cbz	r0, .L97
 274:Core/Src/main.c ****       }
 1735              		.loc 1 274 9 is_stmt 1 view .LVU520
 274:Core/Src/main.c ****       }
 1736              		.loc 1 274 28 is_stmt 0 view .LVU521
 1737 0160 264B     		ldr	r3, .L106+16
 1738 0162 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1739 0164 244A     		ldr	r2, .L106+12
 1740 0166 03EB8301 		add	r1, r3, r3, lsl #2
 1741 016a 02EBC101 		add	r1, r2, r1, lsl #3
 1742 016e 0989     		ldrh	r1, [r1, #8]
 274:Core/Src/main.c ****       }
 1743              		.loc 1 274 38 view .LVU522
 1744 0170 03EB8303 		add	r3, r3, r3, lsl #2
 1745 0174 02EBC302 		add	r2, r2, r3, lsl #3
 1746 0178 01F10A03 		add	r3, r1, #10
 1747 017c 1381     		strh	r3, [r2, #8]	@ movhi
 1748              	.L97:
 276:Core/Src/main.c ****         deviceList[dev_num].setValue -=10;
 1749              		.loc 1 276 7 is_stmt 1 view .LVU523
 276:Core/Src/main.c ****         deviceList[dev_num].setValue -=10;
 1750              		.loc 1 276 10 is_stmt 0 view .LVU524
 1751 017e 1D48     		ldr	r0, .L106+8
 1752 0180 FFF7FEFF 		bl	isLeft
 1753              	.LVL103:
 276:Core/Src/main.c ****         deviceList[dev_num].setValue -=10;
 1754              		.loc 1 276 9 discriminator 1 view .LVU525
 1755 0184 0028     		cmp	r0, #0
 1756 0186 00F0D380 		beq	.L94
 277:Core/Src/main.c ****       }
 1757              		.loc 1 277 9 is_stmt 1 view .LVU526
 277:Core/Src/main.c ****       }
 1758              		.loc 1 277 28 is_stmt 0 view .LVU527
 1759 018a 1C4B     		ldr	r3, .L106+16
 1760 018c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1761 018e 1A4A     		ldr	r2, .L106+12
 1762 0190 03EB8301 		add	r1, r3, r3, lsl #2
 1763 0194 02EBC101 		add	r1, r2, r1, lsl #3
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 102


 1764 0198 0989     		ldrh	r1, [r1, #8]
 277:Core/Src/main.c ****       }
 1765              		.loc 1 277 38 view .LVU528
 1766 019a 03EB8303 		add	r3, r3, r3, lsl #2
 1767 019e 02EBC302 		add	r2, r2, r3, lsl #3
 1768 01a2 A1F10A03 		sub	r3, r1, #10
 1769 01a6 1381     		strh	r3, [r2, #8]	@ movhi
 1770 01a8 C2E0     		b	.L94
 1771              	.LVL104:
 1772              	.L99:
 1773              	.LBB30:
 291:Core/Src/main.c ****         sprintf(setValueTx, "%d", deviceList[dev_num].setValue);
 1774              		.loc 1 291 9 is_stmt 1 view .LVU529
 292:Core/Src/main.c ****         HAL_UART_Transmit_DMA(deviceList[dev_num].uart, setValueTx, 10);
 1775              		.loc 1 292 9 view .LVU530
 292:Core/Src/main.c ****         HAL_UART_Transmit_DMA(deviceList[dev_num].uart, setValueTx, 10);
 1776              		.loc 1 292 54 is_stmt 0 view .LVU531
 1777 01aa DFF84C80 		ldr	r8, .L106+12
 1778 01ae 03EB8303 		add	r3, r3, r3, lsl #2
 1779 01b2 08EBC303 		add	r3, r8, r3, lsl #3
 292:Core/Src/main.c ****         HAL_UART_Transmit_DMA(deviceList[dev_num].uart, setValueTx, 10);
 1780              		.loc 1 292 9 view .LVU532
 1781 01b6 1A89     		ldrh	r2, [r3, #8]
 1782 01b8 1349     		ldr	r1, .L106+28
 1783 01ba 01A8     		add	r0, sp, #4
 1784              	.LVL105:
 292:Core/Src/main.c ****         HAL_UART_Transmit_DMA(deviceList[dev_num].uart, setValueTx, 10);
 1785              		.loc 1 292 9 view .LVU533
 1786 01bc FFF7FEFF 		bl	sprintf
 1787              	.LVL106:
 293:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_NORMAL;
 1788              		.loc 1 293 9 is_stmt 1 view .LVU534
 1789 01c0 DFF83890 		ldr	r9, .L106+16
 1790 01c4 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 1791 01c8 03EB8303 		add	r3, r3, r3, lsl #2
 1792 01cc 0A22     		movs	r2, #10
 1793 01ce 01A9     		add	r1, sp, #4
 1794 01d0 58F83300 		ldr	r0, [r8, r3, lsl #3]
 1795 01d4 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 1796              	.LVL107:
 294:Core/Src/main.c ****       }
 1797              		.loc 1 294 9 view .LVU535
 294:Core/Src/main.c ****       }
 1798              		.loc 1 294 28 is_stmt 0 view .LVU536
 1799 01d8 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 294:Core/Src/main.c ****       }
 1800              		.loc 1 294 47 view .LVU537
 1801 01dc 03EB8303 		add	r3, r3, r3, lsl #2
 1802 01e0 08EBC308 		add	r8, r8, r3, lsl #3
 1803 01e4 0023     		movs	r3, #0
 1804 01e6 88F80F30 		strb	r3, [r8, #15]
 1805 01ea C7E0     		b	.L100
 1806              	.L107:
 1807              		.align	2
 1808              	.L106:
 1809 01ec 00040240 		.word	1073873920
 1810 01f0 00000000 		.word	button
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 103


 1811 01f4 00000000 		.word	enc
 1812 01f8 00000000 		.word	deviceList
 1813 01fc 00000000 		.word	dev_num
 1814 0200 00000000 		.word	state
 1815 0204 00000000 		.word	screen_scroll_mode
 1816 0208 00000000 		.word	.LC1
 1817              	.L101:
 1818              	.LBE30:
 300:Core/Src/main.c ****       }
 1819              		.loc 1 300 9 is_stmt 1 view .LVU538
 300:Core/Src/main.c ****       }
 1820              		.loc 1 300 28 is_stmt 0 view .LVU539
 1821 020c 604B     		ldr	r3, .L108
 1822 020e 0022     		movs	r2, #0
 1823 0210 1A70     		strb	r2, [r3]
 1824              	.LVL108:
 1825              	.L79:
 186:Core/Src/main.c ****   {
 1826              		.loc 1 186 3 is_stmt 1 view .LVU540
 189:Core/Src/main.c ****       Display_Init(dev_num, DEV_COUNT);
 1827              		.loc 1 189 5 view .LVU541
 189:Core/Src/main.c ****       Display_Init(dev_num, DEV_COUNT);
 1828              		.loc 1 189 14 is_stmt 0 view .LVU542
 1829 0212 604B     		ldr	r3, .L108+4
 1830 0214 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 189:Core/Src/main.c ****       Display_Init(dev_num, DEV_COUNT);
 1831              		.loc 1 189 7 view .LVU543
 1832 0216 002B     		cmp	r3, #0
 1833 0218 7FF44FAF 		bne	.L80
 190:Core/Src/main.c ****       HAL_UART_Transmit_DMA(deviceList[dev_num].uart, deviceList[dev_num].tx_buff, 10);
 1834              		.loc 1 190 7 is_stmt 1 view .LVU544
 1835 021c DFF87891 		ldr	r9, .L108+8
 1836 0220 0121     		movs	r1, #1
 1837 0222 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 1838 0226 FFF7FEFF 		bl	Display_Init
 1839              	.LVL109:
 191:Core/Src/main.c ****       HAL_UART_Receive_DMA(deviceList[dev_num].uart, deviceList[dev_num].rx_buff, 10);
 1840              		.loc 1 191 7 view .LVU545
 1841 022a 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 191:Core/Src/main.c ****       HAL_UART_Receive_DMA(deviceList[dev_num].uart, deviceList[dev_num].rx_buff, 10);
 1842              		.loc 1 191 74 is_stmt 0 view .LVU546
 1843 022e 03EB8301 		add	r1, r3, r3, lsl #2
 1844 0232 C900     		lsls	r1, r1, #3
 1845 0234 1831     		adds	r1, r1, #24
 1846 0236 DFF86881 		ldr	r8, .L108+16
 1847 023a 4144     		add	r1, r1, r8
 191:Core/Src/main.c ****       HAL_UART_Receive_DMA(deviceList[dev_num].uart, deviceList[dev_num].rx_buff, 10);
 1848              		.loc 1 191 7 view .LVU547
 1849 023c 03EB8303 		add	r3, r3, r3, lsl #2
 1850 0240 0A22     		movs	r2, #10
 1851 0242 0331     		adds	r1, r1, #3
 1852 0244 58F83300 		ldr	r0, [r8, r3, lsl #3]
 1853 0248 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 1854              	.LVL110:
 192:Core/Src/main.c ****     }else{
 1855              		.loc 1 192 7 is_stmt 1 view .LVU548
 1856 024c 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 104


 192:Core/Src/main.c ****     }else{
 1857              		.loc 1 192 73 is_stmt 0 view .LVU549
 1858 0250 03EB8301 		add	r1, r3, r3, lsl #2
 1859 0254 C900     		lsls	r1, r1, #3
 1860 0256 1031     		adds	r1, r1, #16
 1861 0258 4144     		add	r1, r1, r8
 192:Core/Src/main.c ****     }else{
 1862              		.loc 1 192 7 view .LVU550
 1863 025a 03EB8303 		add	r3, r3, r3, lsl #2
 1864 025e 0A22     		movs	r2, #10
 1865 0260 0131     		adds	r1, r1, #1
 1866 0262 58F83300 		ldr	r0, [r8, r3, lsl #3]
 1867 0266 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1868              	.LVL111:
 1869              	.L81:
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1870              		.loc 1 200 5 is_stmt 1 view .LVU551
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1871              		.loc 1 200 9 is_stmt 0 view .LVU552
 1872 026a FFF7FEFF 		bl	HAL_GetTick
 1873              	.LVL112:
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1874              		.loc 1 200 22 discriminator 1 view .LVU553
 1875 026e 401B     		subs	r0, r0, r5
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1876              		.loc 1 200 8 discriminator 1 view .LVU554
 1877 0270 3228     		cmp	r0, #50
 1878 0272 0FD9     		bls	.L82
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1879              		.loc 1 200 52 discriminator 1 view .LVU555
 1880 0274 474B     		ldr	r3, .L108+4
 1881 0276 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 200:Core/Src/main.c ****       if(dev_num == old_dev_num){
 1882              		.loc 1 200 43 discriminator 1 view .LVU556
 1883 0278 63B9     		cbnz	r3, .L82
 201:Core/Src/main.c ****         dev_num++;
 1884              		.loc 1 201 7 is_stmt 1 view .LVU557
 201:Core/Src/main.c ****         dev_num++;
 1885              		.loc 1 201 18 is_stmt 0 view .LVU558
 1886 027a 474B     		ldr	r3, .L108+8
 1887 027c 93F80080 		ldrb	r8, [r3]	@ zero_extendqisi2
 201:Core/Src/main.c ****         dev_num++;
 1888              		.loc 1 201 9 view .LVU559
 1889 0280 B845     		cmp	r8, r7
 1890 0282 3FF436AF 		beq	.L103
 1891              	.L83:
 1892              	.LVL113:
 206:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 1893              		.loc 1 206 7 is_stmt 1 view .LVU560
 206:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 1894              		.loc 1 206 26 is_stmt 0 view .LVU561
 1895 0286 FFF7FEFF 		bl	HAL_GetTick
 1896              	.LVL114:
 1897 028a 0546     		mov	r5, r0
 1898              	.LVL115:
 207:Core/Src/main.c ****     }
 1899              		.loc 1 207 7 is_stmt 1 view .LVU562
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 105


 207:Core/Src/main.c ****     }
 1900              		.loc 1 207 26 is_stmt 0 view .LVU563
 1901 028c FFF7FEFF 		bl	HAL_GetTick
 1902              	.LVL116:
 207:Core/Src/main.c ****     }
 1903              		.loc 1 207 26 view .LVU564
 1904 0290 0446     		mov	r4, r0
 1905              	.LVL117:
 207:Core/Src/main.c ****     }
 1906              		.loc 1 207 26 view .LVU565
 1907 0292 4746     		mov	r7, r8
 1908              	.LVL118:
 1909              	.L82:
 210:Core/Src/main.c ****       state = STATE_DISPLAY;
 1910              		.loc 1 210 5 is_stmt 1 view .LVU566
 210:Core/Src/main.c ****       state = STATE_DISPLAY;
 1911              		.loc 1 210 16 is_stmt 0 view .LVU567
 1912 0294 404B     		ldr	r3, .L108+8
 1913 0296 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 210:Core/Src/main.c ****       state = STATE_DISPLAY;
 1914              		.loc 1 210 7 view .LVU568
 1915 0298 012B     		cmp	r3, #1
 1916 029a 3FF42FAF 		beq	.L104
 1917              	.L84:
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1918              		.loc 1 217 5 is_stmt 1 view .LVU569
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1919              		.loc 1 217 9 is_stmt 0 view .LVU570
 1920 029e FFF7FEFF 		bl	HAL_GetTick
 1921              	.LVL119:
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1922              		.loc 1 217 22 discriminator 1 view .LVU571
 1923 02a2 001B     		subs	r0, r0, r4
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1924              		.loc 1 217 8 discriminator 1 view .LVU572
 1925 02a4 41F28833 		movw	r3, #5000
 1926 02a8 9842     		cmp	r0, r3
 1927 02aa 0AD9     		bls	.L85
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1928              		.loc 1 217 67 discriminator 1 view .LVU573
 1929 02ac 384B     		ldr	r3, .L108
 1930 02ae 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 217:Core/Src/main.c ****       if(state != STATE_INIT){
 1931              		.loc 1 217 45 discriminator 1 view .LVU574
 1932 02b0 3BB9     		cbnz	r3, .L85
 218:Core/Src/main.c ****         do{
 1933              		.loc 1 218 7 is_stmt 1 view .LVU575
 218:Core/Src/main.c ****         do{
 1934              		.loc 1 218 16 is_stmt 0 view .LVU576
 1935 02b2 384B     		ldr	r3, .L108+4
 1936 02b4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 218:Core/Src/main.c ****         do{
 1937              		.loc 1 218 9 view .LVU577
 1938 02b6 002B     		cmp	r3, #0
 1939 02b8 7FF42CAF 		bne	.L87
 1940              	.L86:
 227:Core/Src/main.c ****     }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 106


 1941              		.loc 1 227 7 is_stmt 1 view .LVU578
 227:Core/Src/main.c ****     }
 1942              		.loc 1 227 26 is_stmt 0 view .LVU579
 1943 02bc FFF7FEFF 		bl	HAL_GetTick
 1944              	.LVL120:
 1945 02c0 0446     		mov	r4, r0
 1946              	.LVL121:
 1947              	.L85:
 232:Core/Src/main.c ****     tickEnc(&enc);
 1948              		.loc 1 232 5 is_stmt 1 view .LVU580
 1949 02c2 DFF8E080 		ldr	r8, .L108+20
 1950 02c6 4046     		mov	r0, r8
 1951 02c8 FFF7FEFF 		bl	tick
 1952              	.LVL122:
 233:Core/Src/main.c ****     // GPIO READING END
 1953              		.loc 1 233 5 view .LVU581
 1954 02cc 3348     		ldr	r0, .L108+12
 1955 02ce FFF7FEFF 		bl	tickEnc
 1956              	.LVL123:
 237:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 1957              		.loc 1 237 5 view .LVU582
 237:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 1958              		.loc 1 237 8 is_stmt 0 view .LVU583
 1959 02d2 4046     		mov	r0, r8
 1960 02d4 FFF7FEFF 		bl	isClicked
 1961              	.LVL124:
 237:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 1962              		.loc 1 237 7 discriminator 1 view .LVU584
 1963 02d8 0028     		cmp	r0, #0
 1964 02da 7FF423AF 		bne	.L105
 1965              	.L88:
 250:Core/Src/main.c ****     // TEST CODE
 1966              		.loc 1 250 5 is_stmt 1 view .LVU585
 250:Core/Src/main.c ****     // TEST CODE
 1967              		.loc 1 250 28 is_stmt 0 view .LVU586
 1968 02de 2E4B     		ldr	r3, .L108+8
 1969 02e0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1970 02e2 03EB8303 		add	r3, r3, r3, lsl #2
 1971 02e6 2E4A     		ldr	r2, .L108+16
 1972 02e8 02EBC303 		add	r3, r2, r3, lsl #3
 1973 02ec DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 250:Core/Src/main.c ****     // TEST CODE
 1974              		.loc 1 250 8 view .LVU587
 1975 02ee 002B     		cmp	r3, #0
 1976 02f0 7FF432AF 		bne	.L90
 253:Core/Src/main.c ****         if(dev_num < DEV_COUNT){
 1977              		.loc 1 253 7 is_stmt 1 view .LVU588
 253:Core/Src/main.c ****         if(dev_num < DEV_COUNT){
 1978              		.loc 1 253 10 is_stmt 0 view .LVU589
 1979 02f4 2948     		ldr	r0, .L108+12
 1980 02f6 FFF7FEFF 		bl	isRight
 1981              	.LVL125:
 253:Core/Src/main.c ****         if(dev_num < DEV_COUNT){
 1982              		.loc 1 253 9 discriminator 1 view .LVU590
 1983 02fa 50B1     		cbz	r0, .L91
 254:Core/Src/main.c ****           dev_num++;
 1984              		.loc 1 254 9 is_stmt 1 view .LVU591
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 107


 254:Core/Src/main.c ****           dev_num++;
 1985              		.loc 1 254 20 is_stmt 0 view .LVU592
 1986 02fc 264B     		ldr	r3, .L108+8
 1987 02fe 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 254:Core/Src/main.c ****           dev_num++;
 1988              		.loc 1 254 11 view .LVU593
 1989 0300 002B     		cmp	r3, #0
 1990 0302 7FF421AF 		bne	.L92
 255:Core/Src/main.c ****         }else{
 1991              		.loc 1 255 11 is_stmt 1 view .LVU594
 255:Core/Src/main.c ****         }else{
 1992              		.loc 1 255 18 is_stmt 0 view .LVU595
 1993 0306 0133     		adds	r3, r3, #1
 1994 0308 234A     		ldr	r2, .L108+8
 1995 030a 1370     		strb	r3, [r2]
 1996              	.L93:
 259:Core/Src/main.c ****       }
 1997              		.loc 1 259 9 is_stmt 1 view .LVU596
 259:Core/Src/main.c ****       }
 1998              		.loc 1 259 28 is_stmt 0 view .LVU597
 1999 030c FFF7FEFF 		bl	HAL_GetTick
 2000              	.LVL126:
 2001 0310 0446     		mov	r4, r0
 2002              	.LVL127:
 2003              	.L91:
 262:Core/Src/main.c ****         if(dev_num > 0){
 2004              		.loc 1 262 7 is_stmt 1 view .LVU598
 262:Core/Src/main.c ****         if(dev_num > 0){
 2005              		.loc 1 262 10 is_stmt 0 view .LVU599
 2006 0312 2248     		ldr	r0, .L108+12
 2007 0314 FFF7FEFF 		bl	isLeft
 2008              	.LVL128:
 262:Core/Src/main.c ****         if(dev_num > 0){
 2009              		.loc 1 262 9 discriminator 1 view .LVU600
 2010 0318 50B1     		cbz	r0, .L94
 263:Core/Src/main.c ****           dev_num--;
 2011              		.loc 1 263 9 is_stmt 1 view .LVU601
 263:Core/Src/main.c ****           dev_num--;
 2012              		.loc 1 263 20 is_stmt 0 view .LVU602
 2013 031a 1F4B     		ldr	r3, .L108+8
 2014 031c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 263:Core/Src/main.c ****           dev_num--;
 2015              		.loc 1 263 11 view .LVU603
 2016 031e 002B     		cmp	r3, #0
 2017 0320 3FF416AF 		beq	.L95
 264:Core/Src/main.c ****         }else{
 2018              		.loc 1 264 11 is_stmt 1 view .LVU604
 264:Core/Src/main.c ****         }else{
 2019              		.loc 1 264 18 is_stmt 0 view .LVU605
 2020 0324 013B     		subs	r3, r3, #1
 2021 0326 1C4A     		ldr	r2, .L108+8
 2022 0328 1370     		strb	r3, [r2]
 2023              	.L96:
 268:Core/Src/main.c ****       }
 2024              		.loc 1 268 9 is_stmt 1 view .LVU606
 268:Core/Src/main.c ****       }
 2025              		.loc 1 268 28 is_stmt 0 view .LVU607
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 108


 2026 032a FFF7FEFF 		bl	HAL_GetTick
 2027              	.LVL129:
 2028 032e 0446     		mov	r4, r0
 2029              	.LVL130:
 2030              	.L94:
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2031              		.loc 1 284 5 is_stmt 1 view .LVU608
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2032              		.loc 1 284 8 is_stmt 0 view .LVU609
 2033 0330 1C48     		ldr	r0, .L108+20
 2034 0332 FFF7FEFF 		bl	isHold
 2035              	.LVL131:
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2036              		.loc 1 284 7 discriminator 1 view .LVU610
 2037 0336 0028     		cmp	r0, #0
 2038 0338 3FF46BAF 		beq	.L79
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2039              		.loc 1 284 27 discriminator 1 view .LVU611
 2040 033c FFF7FEFF 		bl	HAL_GetTick
 2041              	.LVL132:
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2042              		.loc 1 284 41 discriminator 1 view .LVU612
 2043 0340 801B     		subs	r0, r0, r6
 284:Core/Src/main.c ****       screen_disp_time = HAL_GetTick();
 2044              		.loc 1 284 24 discriminator 1 view .LVU613
 2045 0342 40F2EE23 		movw	r3, #750
 2046 0346 9842     		cmp	r0, r3
 2047 0348 7FF663AF 		bls	.L79
 285:Core/Src/main.c ****       hold_timeout = HAL_GetTick();
 2048              		.loc 1 285 7 is_stmt 1 view .LVU614
 285:Core/Src/main.c ****       hold_timeout = HAL_GetTick();
 2049              		.loc 1 285 26 is_stmt 0 view .LVU615
 2050 034c FFF7FEFF 		bl	HAL_GetTick
 2051              	.LVL133:
 2052 0350 0446     		mov	r4, r0
 2053              	.LVL134:
 286:Core/Src/main.c ****       if(deviceList[dev_num].deviceDisplayMode == MODE_NORMAL){
 2054              		.loc 1 286 7 is_stmt 1 view .LVU616
 286:Core/Src/main.c ****       if(deviceList[dev_num].deviceDisplayMode == MODE_NORMAL){
 2055              		.loc 1 286 22 is_stmt 0 view .LVU617
 2056 0352 FFF7FEFF 		bl	HAL_GetTick
 2057              	.LVL135:
 286:Core/Src/main.c ****       if(deviceList[dev_num].deviceDisplayMode == MODE_NORMAL){
 2058              		.loc 1 286 22 view .LVU618
 2059 0356 0646     		mov	r6, r0
 2060              	.LVL136:
 287:Core/Src/main.c ****         deviceList[dev_num].setValue = deviceList[dev_num].currentValue;
 2061              		.loc 1 287 7 is_stmt 1 view .LVU619
 287:Core/Src/main.c ****         deviceList[dev_num].setValue = deviceList[dev_num].currentValue;
 2062              		.loc 1 287 29 is_stmt 0 view .LVU620
 2063 0358 0F4B     		ldr	r3, .L108+8
 2064 035a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2065 035c 03EB8301 		add	r1, r3, r3, lsl #2
 2066 0360 0F4A     		ldr	r2, .L108+16
 2067 0362 02EBC102 		add	r2, r2, r1, lsl #3
 2068 0366 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 287:Core/Src/main.c ****         deviceList[dev_num].setValue = deviceList[dev_num].currentValue;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 109


 2069              		.loc 1 287 9 view .LVU621
 2070 0368 002A     		cmp	r2, #0
 2071 036a 7FF41EAF 		bne	.L99
 288:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_EDIT;
 2072              		.loc 1 288 9 is_stmt 1 view .LVU622
 288:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_EDIT;
 2073              		.loc 1 288 59 is_stmt 0 view .LVU623
 2074 036e 0C4A     		ldr	r2, .L108+16
 2075 0370 02EBC101 		add	r1, r2, r1, lsl #3
 2076 0374 C888     		ldrh	r0, [r1, #6]
 2077              	.LVL137:
 288:Core/Src/main.c ****         deviceList[dev_num].deviceDisplayMode = MODE_EDIT;
 2078              		.loc 1 288 38 view .LVU624
 2079 0376 0881     		strh	r0, [r1, #8]	@ movhi
 289:Core/Src/main.c ****       }else{
 2080              		.loc 1 289 9 is_stmt 1 view .LVU625
 289:Core/Src/main.c ****       }else{
 2081              		.loc 1 289 47 is_stmt 0 view .LVU626
 2082 0378 0123     		movs	r3, #1
 2083 037a CB73     		strb	r3, [r1, #15]
 2084              	.L100:
 297:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 2085              		.loc 1 297 7 is_stmt 1 view .LVU627
 297:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 2086              		.loc 1 297 29 is_stmt 0 view .LVU628
 2087 037c 044B     		ldr	r3, .L108
 2088 037e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 297:Core/Src/main.c ****         screen_scroll_mode = SCROLL_MODE_HALT;
 2089              		.loc 1 297 9 view .LVU629
 2090 0380 002B     		cmp	r3, #0
 2091 0382 7FF443AF 		bne	.L101
 298:Core/Src/main.c ****       }else{
 2092              		.loc 1 298 9 is_stmt 1 view .LVU630
 298:Core/Src/main.c ****       }else{
 2093              		.loc 1 298 28 is_stmt 0 view .LVU631
 2094 0386 024B     		ldr	r3, .L108
 2095 0388 0122     		movs	r2, #1
 2096 038a 1A70     		strb	r2, [r3]
 2097 038c 41E7     		b	.L79
 2098              	.L109:
 2099 038e 00BF     		.align	2
 2100              	.L108:
 2101 0390 00000000 		.word	screen_scroll_mode
 2102 0394 00000000 		.word	state
 2103 0398 00000000 		.word	dev_num
 2104 039c 00000000 		.word	enc
 2105 03a0 00000000 		.word	deviceList
 2106 03a4 00000000 		.word	button
 2107              		.cfi_endproc
 2108              	.LFE134:
 2110              		.global	deviceList
 2111              		.section	.data.deviceList,"aw"
 2112              		.align	2
 2115              	deviceList:
 2116 0000 00000000 		.word	huart5
 2117 0004 00       		.byte	0
 2118 0005 01       		.byte	1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 110


 2119 0006 00000000 		.space	34
 2119      00000000 
 2119      00000000 
 2119      00000000 
 2119      00000000 
 2120              		.global	enc
 2121              		.section	.data.enc,"aw"
 2122              		.align	2
 2125              	enc:
 2126 0000 000C0240 		.word	1073875968
 2127 0004 0100     		.short	1
 2128 0006 0000     		.space	2
 2129 0008 000C0240 		.word	1073875968
 2130 000c 0200     		.short	2
 2131 000e 00000000 		.space	6
 2131      0000
 2132              		.global	button
 2133              		.section	.data.button,"aw"
 2134              		.align	2
 2137              	button:
 2138 0000 00080240 		.word	1073874944
 2139 0004 0020     		.short	8192
 2140 0006 01       		.byte	1
 2141 0007 00000000 		.space	13
 2141      00000000 
 2141      00000000 
 2141      00
 2142              		.global	screen_scroll_mode
 2143              		.section	.bss.screen_scroll_mode,"aw",%nobits
 2146              	screen_scroll_mode:
 2147 0000 00       		.space	1
 2148              		.global	dev_num
 2149              		.section	.bss.dev_num,"aw",%nobits
 2152              	dev_num:
 2153 0000 00       		.space	1
 2154              		.global	state
 2155              		.section	.bss.state,"aw",%nobits
 2158              	state:
 2159 0000 00       		.space	1
 2160              		.global	device_type
 2161              		.section	.bss.device_type,"aw",%nobits
 2164              	device_type:
 2165 0000 00       		.space	1
 2166              		.global	palette
 2167              		.section	.bss.palette,"aw",%nobits
 2170              	palette:
 2171 0000 00       		.space	1
 2172              		.global	tx_buff
 2173              		.section	.data.tx_buff,"aw"
 2174              		.align	2
 2177              	tx_buff:
 2178 0000 54424344 		.ascii	"TBCDEFGHIJ"
 2178      45464748 
 2178      494A
 2179              		.global	val
 2180              		.section	.data.val,"aw"
 2181              		.align	3
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 111


 2184              	val:
 2185 0000 00000000 		.word	0
 2186 0004 00002440 		.word	1076101120
 2187              		.global	hpcd_USB_OTG_FS
 2188              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2189              		.align	2
 2192              	hpcd_USB_OTG_FS:
 2193 0000 00000000 		.space	1252
 2193      00000000 
 2193      00000000 
 2193      00000000 
 2193      00000000 
 2194              		.global	hdma_uart8_rx
 2195              		.section	.bss.hdma_uart8_rx,"aw",%nobits
 2196              		.align	2
 2199              	hdma_uart8_rx:
 2200 0000 00000000 		.space	96
 2200      00000000 
 2200      00000000 
 2200      00000000 
 2200      00000000 
 2201              		.global	hdma_uart5_tx
 2202              		.section	.bss.hdma_uart5_tx,"aw",%nobits
 2203              		.align	2
 2206              	hdma_uart5_tx:
 2207 0000 00000000 		.space	96
 2207      00000000 
 2207      00000000 
 2207      00000000 
 2207      00000000 
 2208              		.global	hdma_uart5_rx
 2209              		.section	.bss.hdma_uart5_rx,"aw",%nobits
 2210              		.align	2
 2213              	hdma_uart5_rx:
 2214 0000 00000000 		.space	96
 2214      00000000 
 2214      00000000 
 2214      00000000 
 2214      00000000 
 2215              		.global	huart8
 2216              		.section	.bss.huart8,"aw",%nobits
 2217              		.align	2
 2220              	huart8:
 2221 0000 00000000 		.space	72
 2221      00000000 
 2221      00000000 
 2221      00000000 
 2221      00000000 
 2222              		.global	huart5
 2223              		.section	.bss.huart5,"aw",%nobits
 2224              		.align	2
 2227              	huart5:
 2228 0000 00000000 		.space	72
 2228      00000000 
 2228      00000000 
 2228      00000000 
 2228      00000000 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 112


 2229              		.global	hspi1
 2230              		.section	.bss.hspi1,"aw",%nobits
 2231              		.align	2
 2234              	hspi1:
 2235 0000 00000000 		.space	88
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2236              		.text
 2237              	.Letext0:
 2238              		.file 4 "Core/Inc/stm32f4xx_hal_conf.h"
 2239              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 2240              		.file 6 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 2241              		.file 7 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 2242              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2243              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2244              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2245              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2246              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2247              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2248              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2249              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2250              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2251              		.file 17 "Core/Inc/main.h"
 2252              		.file 18 "Core/Inc/buttons.h"
 2253              		.file 19 "Core/Inc/enc.h"
 2254              		.file 20 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 2255              		.file 21 "Core/Inc/info_disp.h"
 2256              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2257              		.file 23 "Core/Inc/dispcolor.h"
 2258              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2259              		.file 25 "Core/Inc/gpio.h"
 2260              		.file 26 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 113


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:21     .text.__NVIC_SystemReset:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:26     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:89     .text.__NVIC_SystemReset:0000001c $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:95     .text.MX_GPIO_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:100    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:392    .text.MX_GPIO_Init:00000160 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:401    .text.MX_DMA_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:406    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:500    .text.MX_DMA_Init:00000074 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:506    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:512    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:954    .text.HAL_UART_RxCpltCallback:00000268 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2152   .bss.dev_num:00000000 dev_num
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2115   .data.deviceList:00000000 deviceList
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2158   .bss.state:00000000 state
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:963    .rodata.Error_Handler.str1.4:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:967    .text.Error_Handler:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:973    .text.Error_Handler:00000000 Error_Handler
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1009   .text.Error_Handler:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1014   .text.MX_SPI1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1019   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1087   .text.MX_SPI1_Init:0000003c $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2234   .bss.hspi1:00000000 hspi1
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1093   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1098   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1162   .text.MX_USB_OTG_FS_PCD_Init:00000034 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2192   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1167   .text.MX_UART5_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1172   .text.MX_UART5_Init:00000000 MX_UART5_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1226   .text.MX_UART5_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2227   .bss.huart5:00000000 huart5
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1232   .text.MX_UART8_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1237   .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1291   .text.MX_UART8_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2220   .bss.huart8:00000000 huart8
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1297   .text.SystemClock_Config:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1303   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1449   .text.SystemClock_Config:000000a0 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1455   .rodata.main.str1.4:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1459   .text.main:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1465   .text.main:00000000 main
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1809   .text.main:000001ec $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2137   .data.button:00000000 button
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2125   .data.enc:00000000 enc
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2146   .bss.screen_scroll_mode:00000000 screen_scroll_mode
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:1821   .text.main:0000020c $t
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2101   .text.main:00000390 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2112   .data.deviceList:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2122   .data.enc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2134   .data.button:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2147   .bss.screen_scroll_mode:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2153   .bss.dev_num:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2159   .bss.state:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2164   .bss.device_type:00000000 device_type
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2165   .bss.device_type:00000000 $d
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s 			page 114


C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2170   .bss.palette:00000000 palette
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2171   .bss.palette:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2177   .data.tx_buff:00000000 tx_buff
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2174   .data.tx_buff:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2184   .data.val:00000000 val
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2181   .data.val:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2189   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2199   .bss.hdma_uart8_rx:00000000 hdma_uart8_rx
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2196   .bss.hdma_uart8_rx:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2206   .bss.hdma_uart5_tx:00000000 hdma_uart5_tx
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2203   .bss.hdma_uart5_tx:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2213   .bss.hdma_uart5_rx:00000000 hdma_uart5_rx
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2210   .bss.hdma_uart5_rx:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2217   .bss.huart8:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2224   .bss.huart5:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccSx3t17.s:2231   .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_d2uiz
HAL_UART_Receive_DMA
atof
HAL_GPIO_TogglePin
atoi
Show_Message
HAL_SPI_Init
HAL_PCD_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
gpio_SetGPIOmode_Out
HAL_Delay
init
initEnc
dispcolor_Init
HAL_GetTick
Dispaly_Data
HAL_UART_Transmit_DMA
isRight
isLeft
sprintf
Display_Init
tick
tickEnc
isClicked
isHold
