From af84cda9bb1ef1582b55648d888e24d33f3cbfcd Mon Sep 17 00:00:00 2001
From: Han Xu <han.xu@nxp.com>
Date: Tue, 31 Oct 2017 15:37:47 -0500
Subject: [PATCH 2713/5242] MLK-16745-1: arm64: dts: dedicate dtb file for QXP
 lpspi

commit  a7d8031aca05489e3212ff8c366342c5f20a6c0c from
https://source.codeaurora.org/external/imx/linux-imx.git

add a dedicate dtb file for the lpspi nor chip on base board, also
remove the unnecessary CS1 pin setting for the nor chip.

 BuildInfo:
  - SCFW 9e9f6ec6, IMX-MKIMAGE 49a2866a, ATF 0
  - U-Boot 2017.03-imx_v2017.03_4.9.11_imx8_alpha+g258936c

Signed-off-by: Han Xu <han.xu@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/freescale/Makefile             |    1 +
 .../freescale/fsl-imx8qxp-lpddr4-arm2-lpspi.dts    |   53 ++++++++++++++++++++
 .../boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts |   33 ------------
 3 files changed, 54 insertions(+), 33 deletions(-)
 create mode 100644 arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2-lpspi.dts

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index a8cf5c2..c696cdc 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -33,6 +33,7 @@ dtb-$(CONFIG_ARCH_FSL_IMX8QXP) += fsl-imx8qxp-lpddr4-arm2.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-enet2.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-gpmi-nand.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-it6263.dtb \
+				  fsl-imx8qxp-lpddr4-arm2-lpspi.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-spdif.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-mlb.dtb \
 				  fsl-imx8qxp-lpddr4-arm2-mqs.dtb \
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2-lpspi.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2-lpspi.dts
new file mode 100644
index 0000000..2fddbdf
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2-lpspi.dts
@@ -0,0 +1,53 @@
+/*
+ * Copyright 2017 NXP
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "fsl-imx8qxp-lpddr4-arm2.dts"
+
+&iomuxc {
+
+	imx8qxp-arm2 {
+
+		pinctrl_lpspi0: lpspi0grp {
+			fsl,pins = <
+				SC_P_SPI0_SCK_ADMA_SPI0_SCK		0x0600004c
+				SC_P_SPI0_SDO_ADMA_SPI0_SDO		0x0600004c
+				SC_P_SPI0_SDI_ADMA_SPI0_SDI		0x0600004c
+			>;
+		};
+
+		pinctrl_lpspi0_cs: lpspi0cs {
+			fsl,pins = <
+				SC_P_SPI0_CS0_LSIO_GPIO1_IO08		0x21
+			>;
+		};
+	};
+};
+
+&lpspi0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpspi0 &pinctrl_lpspi0_cs>;
+	cs-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	flash: at45db041e@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "atmel,at45", "atmel,dataflash";
+		spi-max-frequency = <500000>;
+		reg = <0>;
+        };
+};
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
index 14d6faf..4042d99 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-lpddr4-arm2.dts
@@ -206,21 +206,6 @@
 			>;
 		};
 
-		pinctrl_lpspi0: lpspi0grp {
-			fsl,pins = <
-				SC_P_SPI0_SCK_ADMA_SPI0_SCK		0x0600004c
-				SC_P_SPI0_SDO_ADMA_SPI0_SDO		0x0600004c
-				SC_P_SPI0_SDI_ADMA_SPI0_SDI		0x0600004c
-				SC_P_SPI0_CS1_ADMA_SPI0_CS1		0x0600004c
-			>;
-		};
-
-		pinctrl_lpspi0_cs: lpspi0cs {
-			fsl,pins = <
-				SC_P_SPI0_CS0_LSIO_GPIO1_IO08		0x21
-			>;
-		};
-
 		pinctrl_i2c0_mipi_lvds0: mipi_lvds0_i2c0_grp {
 			fsl,pins = <
 				SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL 0xc6000020
@@ -540,24 +525,6 @@
 	};
 };
 
-&lpspi0 {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	fsl,spi-num-chipselects = <1>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_lpspi0 &pinctrl_lpspi0_cs>;
-	cs-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
-	status = "okay";
-
-	flash: at45db041e@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "atmel,at45", "atmel,dataflash";
-		spi-max-frequency = <500000>;
-		reg = <0>;
-        };
-};
-
 &pd_dma_lpuart0 {
 	debug_console;
 };
-- 
1.7.9.5

