Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  2 11:54:44 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.855        0.000                      0                  211        0.074        0.000                      0                  211        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       43.889        0.000                      0                  152        0.239        0.000                      0                  152       49.500        0.000                       0                    90  
  clk_out2_design_1_clk_wiz_0_0        6.321        0.000                      0                   35        0.234        0.000                      0                   35        5.750        0.000                       0                    37  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.855        0.000                      0                   59        0.074        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       43.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.889ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.814ns  (logic 22.651ns (40.583%)  route 33.163ns (59.417%))
  Logic Levels:           61  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.475    51.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.329    52.269 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_12/O
                         net (fo=3, routed)           0.969    53.238    design_1_i/hsv_to_rgb_0/inst/R10_in[3]
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    53.362 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_13/O
                         net (fo=1, routed)           0.433    53.795    design_1_i/hsv_to_rgb_0/inst/R[5]_i_13_n_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.919 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_4/O
                         net (fo=3, routed)           1.148    55.067    design_1_i/hsv_to_rgb_0/inst/R[5]_i_4_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I0_O)        0.124    55.191 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    55.191    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.029    99.080    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -55.191    
  -------------------------------------------------------------------
                         slack                                 43.889    

Slack (MET) :             43.907ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.842ns  (logic 22.679ns (40.613%)  route 33.163ns (59.387%))
  Logic Levels:           61  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.475    51.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.329    52.269 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_12/O
                         net (fo=3, routed)           0.969    53.238    design_1_i/hsv_to_rgb_0/inst/R10_in[3]
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    53.362 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_13/O
                         net (fo=1, routed)           0.433    53.795    design_1_i/hsv_to_rgb_0/inst/R[5]_i_13_n_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.919 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_4/O
                         net (fo=3, routed)           1.148    55.067    design_1_i/hsv_to_rgb_0/inst/R[5]_i_4_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.152    55.219 r  design_1_i/hsv_to_rgb_0/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    55.219    design_1_i/hsv_to_rgb_0/inst/G[5]_i_1_n_0
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.075    99.126    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         99.126    
                         arrival time                         -55.219    
  -------------------------------------------------------------------
                         slack                                 43.907    

Slack (MET) :             44.431ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.322ns  (logic 22.775ns (41.168%)  route 32.547ns (58.832%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.363    52.919    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124    53.043 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           0.445    53.488    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.612 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           0.963    54.575    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    54.699 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    54.699    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)        0.079    99.130    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.130    
                         arrival time                         -54.699    
  -------------------------------------------------------------------
                         slack                                 44.431    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.255ns  (logic 22.775ns (41.218%)  route 32.480ns (58.782%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 98.652 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.342    52.898    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.022 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.471    53.493    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I2_O)        0.124    53.617 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           0.890    54.507    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X34Y61         LUT5 (Prop_lut5_I0_O)        0.124    54.631 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_1/O
                         net (fo=1, routed)           0.000    54.631    design_1_i/hsv_to_rgb_0/inst/B[7]_i_1_n_0
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.484    98.652    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                         clock pessimism              0.588    99.240    
                         clock uncertainty           -0.190    99.050    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.081    99.131    design_1_i/hsv_to_rgb_0/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         99.131    
                         arrival time                         -54.631    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.506ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.197ns  (logic 22.775ns (41.261%)  route 32.422ns (58.739%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 98.651 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.342    52.898    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.022 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.580    53.602    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I0_O)        0.124    53.726 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.724    54.450    design_1_i/hsv_to_rgb_0/inst/R[6]_i_4_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    54.574 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    54.574    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.483    98.651    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.588    99.239    
                         clock uncertainty           -0.190    99.049    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.031    99.080    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -54.574    
  -------------------------------------------------------------------
                         slack                                 44.506    

Slack (MET) :             44.511ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.281ns  (logic 22.801ns (41.246%)  route 32.480ns (58.754%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 98.652 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.342    52.898    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.022 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.471    53.493    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I2_O)        0.124    53.617 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_6/O
                         net (fo=3, routed)           0.890    54.507    design_1_i/hsv_to_rgb_0/inst/R[7]_i_6_n_0
    SLICE_X34Y61         LUT5 (Prop_lut5_I2_O)        0.150    54.657 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_1/O
                         net (fo=1, routed)           0.000    54.657    design_1_i/hsv_to_rgb_0/inst/G[7]_i_1_n_0
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.484    98.652    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                         clock pessimism              0.588    99.240    
                         clock uncertainty           -0.190    99.050    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.118    99.168    design_1_i/hsv_to_rgb_0/inst/G_reg[7]
  -------------------------------------------------------------------
                         required time                         99.168    
                         arrival time                         -54.657    
  -------------------------------------------------------------------
                         slack                                 44.511    

Slack (MET) :             44.524ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.223ns  (logic 22.801ns (41.289%)  route 32.422ns (58.711%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 98.651 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.342    52.898    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.022 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_23/O
                         net (fo=2, routed)           0.580    53.602    design_1_i/hsv_to_rgb_0/inst/R[7]_i_23_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I0_O)        0.124    53.726 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.724    54.450    design_1_i/hsv_to_rgb_0/inst/R[6]_i_4_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.150    54.600 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=1, routed)           0.000    54.600    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.483    98.651    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                         clock pessimism              0.588    99.239    
                         clock uncertainty           -0.190    99.049    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.075    99.124    design_1_i/hsv_to_rgb_0/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.124    
                         arrival time                         -54.600    
  -------------------------------------------------------------------
                         slack                                 44.524    

Slack (MET) :             44.584ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.171ns  (logic 22.775ns (41.281%)  route 32.396ns (58.719%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.363    52.919    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124    53.043 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           0.445    53.488    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.612 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           0.812    54.424    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I0_O)        0.124    54.548 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    54.548    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)        0.081    99.132    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.132    
                         arrival time                         -54.548    
  -------------------------------------------------------------------
                         slack                                 44.584    

Slack (MET) :             44.595ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.110ns  (logic 22.651ns (41.101%)  route 32.459ns (58.899%))
  Logic Levels:           61  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.475    51.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.329    52.269 f  design_1_i/hsv_to_rgb_0/inst/R[3]_i_12/O
                         net (fo=3, routed)           0.969    53.238    design_1_i/hsv_to_rgb_0/inst/R10_in[3]
    SLICE_X35Y57         LUT6 (Prop_lut6_I0_O)        0.124    53.362 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_13/O
                         net (fo=1, routed)           0.433    53.795    design_1_i/hsv_to_rgb_0/inst/R[5]_i_13_n_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.919 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_4/O
                         net (fo=3, routed)           0.444    54.363    design_1_i/hsv_to_rgb_0/inst/R[5]_i_4_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.124    54.487 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    54.487    design_1_i/hsv_to_rgb_0/inst/R[5]_i_1_n_0
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.031    99.082    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.082    
                         arrival time                         -54.487    
  -------------------------------------------------------------------
                         slack                                 44.595    

Slack (MET) :             44.595ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.197ns  (logic 22.801ns (41.308%)  route 32.396ns (58.692%))
  Logic Levels:           62  (CARRY4=34 DSP48E1=2 LUT1=1 LUT2=3 LUT3=7 LUT4=5 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.735    -0.623    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.167 r  design_1_i/BTNs_test_0/inst/H_reg[8]/Q
                         net (fo=21, routed)          0.883     0.716    design_1_i/hsv_to_rgb_0/H[8]
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.124     0.840 r  design_1_i/hsv_to_rgb_0/R6__1_i_109/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/hsv_to_rgb_0/R6__1_i_109_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.267 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[1]
                         net (fo=1, routed)           0.568     1.835    design_1_i/hsv_to_rgb_0/inst/H[6]_0[0]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.306     2.141 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_37/O
                         net (fo=1, routed)           0.000     2.141    design_1_i/hsv_to_rgb_0/inst/R6__1_i_37_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.435     3.155    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.302     3.457 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.297     4.755    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     8.606 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.608    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.126 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[4]
                         net (fo=15, routed)          1.886    12.012    design_1_i/hsv_to_rgb_0/inst/R6__2_n_101
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.153    12.165 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_588/O
                         net (fo=4, routed)           0.605    12.770    design_1_i/hsv_to_rgb_0/inst/R[5]_i_588_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.327    13.097 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_633/O
                         net (fo=1, routed)           0.000    13.097    design_1_i/hsv_to_rgb_0/inst/R[5]_i_633_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.473 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.473    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_605_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.590 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604/CO[3]
                         net (fo=1, routed)           0.000    13.590    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_604_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.707 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_580_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.926 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570/O[0]
                         net (fo=2, routed)           0.947    14.873    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_570_n_7
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.320    15.193 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_539/O
                         net (fo=2, routed)           0.645    15.838    design_1_i/hsv_to_rgb_0/inst/R[5]_i_539_n_0
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.332    16.170 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_543/O
                         net (fo=1, routed)           0.000    16.170    design_1_i/hsv_to_rgb_0/inst/R[5]_i_543_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.702 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504/CO[3]
                         net (fo=1, routed)           0.000    16.702    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_504_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.015 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690/O[3]
                         net (fo=6, routed)           1.110    18.125    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1690_n_4
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.306    18.431 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898/O
                         net (fo=1, routed)           0.000    18.431    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1898_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.981 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    18.981    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1853_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.315 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709/O[1]
                         net (fo=3, routed)           0.807    20.122    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1709_n_6
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.303    20.425 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851/O
                         net (fo=1, routed)           0.000    20.425    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1851_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.958 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000    20.958    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1700_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.075 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466/CO[3]
                         net (fo=1, routed)           0.000    21.075    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1466_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.192 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    21.192    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1198_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.349 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898/CO[1]
                         net (fo=5, routed)           1.591    22.940    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_898_n_2
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.332    23.272 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_902/O
                         net (fo=50, routed)          1.450    24.722    design_1_i/hsv_to_rgb_0/inst/R[7]_i_902_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.846 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779/O
                         net (fo=1, routed)           0.000    24.846    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1779_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.396 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    25.396    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1613_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.618 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1596/O[0]
                         net (fo=12, routed)          1.632    27.250    design_1_i/hsv_to_rgb_0/inst/p_0_in[4]
    SLICE_X14Y45         LUT2 (Prop_lut2_I1_O)        0.299    27.549 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787/O
                         net (fo=1, routed)           0.000    27.549    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1787_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.081 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    28.081    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1615_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585/CO[3]
                         net (fo=1, routed)           0.000    28.195    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1585_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.434 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330/O[2]
                         net (fo=4, routed)           1.473    29.907    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1330_n_5
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.302    30.209 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588/O
                         net (fo=1, routed)           0.946    31.155    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1588_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.124    31.279 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326/O
                         net (fo=1, routed)           0.000    31.279    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1326_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.680 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048/CO[3]
                         net (fo=1, routed)           0.000    31.680    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1048_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718/CO[3]
                         net (fo=1, routed)           0.000    31.794    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_718_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.033 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_392/O[2]
                         net (fo=15, routed)          2.939    34.972    design_1_i/hsv_to_rgb_0/inst/p_1_in[21]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.302    35.274 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_764/O
                         net (fo=1, routed)           0.000    35.274    design_1_i/hsv_to_rgb_0/inst/R[7]_i_764_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.882 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_420/O[3]
                         net (fo=12, routed)          2.009    37.891    design_1_i/hsv_to_rgb_0/inst/R3[24]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.333    38.224 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104/O
                         net (fo=14, routed)          1.289    39.513    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1104_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.326    39.839 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_171/O
                         net (fo=2, routed)           1.147    40.986    design_1_i/hsv_to_rgb_0/inst/R[5]_i_171_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_175/O
                         net (fo=1, routed)           0.000    41.110    design_1_i/hsv_to_rgb_0/inst/R[5]_i_175_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.490 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85/CO[3]
                         net (fo=1, routed)           0.000    41.490    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_85_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.607 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.607    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_433_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.826 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425/O[0]
                         net (fo=2, routed)           0.799    42.625    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_425_n_7
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.295    42.920 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_186/O
                         net (fo=2, routed)           0.796    43.716    design_1_i/hsv_to_rgb_0/inst/R[7]_i_186_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    44.253 f  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58/O[2]
                         net (fo=11, routed)          1.599    45.852    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_58_n_5
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.302    46.154 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627/O
                         net (fo=1, routed)           0.775    46.929    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1627_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.314 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387/CO[3]
                         net (fo=1, routed)           0.000    47.314    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1387_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    47.428    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_1137_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.762 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838/O[1]
                         net (fo=3, routed)           0.976    48.738    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_838_n_6
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.303    49.041 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131/O
                         net (fo=1, routed)           0.532    49.573    design_1_i/hsv_to_rgb_0/inst/R[7]_i_1131_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.080 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_828_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_438_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    50.308    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_192_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.465 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59/CO[1]
                         net (fo=9, routed)           1.111    51.576    design_1_i/hsv_to_rgb_0/inst/R_reg[7]_i_59_n_2
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.329    51.905 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_21/O
                         net (fo=4, routed)           0.527    52.432    design_1_i/hsv_to_rgb_0/inst/R[5]_i_21_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.124    52.556 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_8/O
                         net (fo=4, routed)           0.363    52.919    design_1_i/hsv_to_rgb_0/inst/R[2]_i_8_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124    53.043 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_8/O
                         net (fo=1, routed)           0.445    53.488    design_1_i/hsv_to_rgb_0/inst/R[4]_i_8_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I0_O)        0.124    53.612 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_4/O
                         net (fo=3, routed)           0.812    54.424    design_1_i/hsv_to_rgb_0/inst/R[4]_i_4_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.150    54.574 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    54.574    design_1_i/hsv_to_rgb_0/inst/R[4]_i_1_n_0
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.485    98.653    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.588    99.241    
                         clock uncertainty           -0.190    99.051    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)        0.118    99.169    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.169    
                         arrival time                         -54.574    
  -------------------------------------------------------------------
                         slack                                 44.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/H_reg[0]/Q
                         net (fo=4, routed)           0.079    -0.253    design_1_i/BTNs_test_0/inst/H[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.129 r  design_1_i/BTNs_test_0/inst/h1_carry_i_4/O[1]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/BTNs_test_0/inst/h2[1]
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.221    design_1_i/BTNs_test_0/inst/counter1_reg[31]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_4
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.105    -0.376    design_1_i/BTNs_test_0/inst/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.583    -0.477    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.217    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.109 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.109    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X37Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.852    -0.711    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.233    -0.477    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.105    -0.372    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.218    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X37Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.851    -0.712    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y63         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.105    -0.373    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y64         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.218    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X37Y64         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.851    -0.712    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y64         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.105    -0.373    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y65         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.218    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X37Y65         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.850    -0.713    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y65         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.234    -0.478    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.105    -0.373    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.581    -0.479    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y66         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.219    design_1_i/BTNs_test_0/inst/counter1_reg[23]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.111 r  design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.111    design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1_n_4
    SLICE_X37Y66         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.849    -0.714    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y66         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                         clock pessimism              0.234    -0.479    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.105    -0.374    design_1_i/BTNs_test_0/inst/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.584    -0.476    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[3]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.108 r  design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.108    design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1_n_4
    SLICE_X37Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.854    -0.709    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                         clock pessimism              0.232    -0.476    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.105    -0.371    design_1_i/BTNs_test_0/inst/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.580    -0.480    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y67         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.220    design_1_i/BTNs_test_0/inst/counter1_reg[27]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_4
    SLICE_X37Y67         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.848    -0.715    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y67         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                         clock pessimism              0.234    -0.480    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105    -0.375    design_1_i/BTNs_test_0/inst/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.220    design_1_i/BTNs_test_0/inst/counter1_reg[30]
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_5
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.105    -0.376    design_1_i/BTNs_test_0/inst/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y59     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y59     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y60     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y60     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y61     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y61     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y65     design_1_i/BTNs_test_0/inst/counter1_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y65     design_1_i/BTNs_test_0/inst/counter1_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y65     design_1_i/BTNs_test_0/inst/counter1_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y65     design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y65     design_1_i/BTNs_test_0/inst/h_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y65     design_1_i/BTNs_test_0/inst/h_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y65     design_1_i/BTNs_test_0/inst/h_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y67     design_1_i/BTNs_test_0/inst/h_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y67     design_1_i/BTNs_test_0/inst/h_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/H_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/H_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y59     design_1_i/BTNs_test_0/inst/H_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y59     design_1_i/BTNs_test_0/inst/H_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y59     design_1_i/BTNs_test_0/inst/H_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y63     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y63     design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y64     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y64     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y64     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y64     design_1_i/BTNs_test_0/inst/counter1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 2.258ns (38.477%)  route 3.610ns (61.523%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 11.151 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.279     4.510    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.634 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.167 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.483    11.151    design_1_i/PWM_0/inst/clk
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.622    11.773    
                         clock uncertainty           -0.135    11.638    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.150    11.488    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.126ns (37.559%)  route 3.534ns (62.441%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.204     4.434    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.558 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.558    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.959 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.959    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.738    
                         clock uncertainty           -0.135    11.603    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)       -0.198    11.405    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 2.258ns (40.043%)  route 3.381ns (59.957%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.050     4.281    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.405 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     4.405    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.938 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.938    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.622    11.772    
                         clock uncertainty           -0.135    11.637    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)       -0.150    11.487    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.747ns (34.146%)  route 3.369ns (65.854%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.038     4.269    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.146     4.415 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.588    11.738    
                         clock uncertainty           -0.135    11.603    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.092    11.695    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.601ns (33.298%)  route 3.207ns (66.702%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     4.107    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.647    11.799    
                         clock uncertainty           -0.135    11.664    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.459    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.601ns (33.298%)  route 3.207ns (66.702%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     4.107    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.647    11.799    
                         clock uncertainty           -0.135    11.664    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.459    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.601ns (33.298%)  route 3.207ns (66.702%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     4.107    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.647    11.799    
                         clock uncertainty           -0.135    11.664    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.459    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.601ns (33.298%)  route 3.207ns (66.702%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     4.107    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.647    11.799    
                         clock uncertainty           -0.135    11.664    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.459    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.601ns (33.298%)  route 3.207ns (66.702%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     4.107    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.647    11.799    
                         clock uncertainty           -0.135    11.664    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.459    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.601ns (34.458%)  route 3.045ns (65.542%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 11.147 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.657    -0.701    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.282 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.094     0.812    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.299     1.111 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.681 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     2.918    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     3.231 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.714     3.945    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.479    11.147    design_1_i/PWM_0/inst/clk
    SLICE_X33Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
                         clock pessimism              0.588    11.735    
                         clock uncertainty           -0.135    11.600    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.395    design_1_i/PWM_0/inst/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  7.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.626%)  route 0.160ns (43.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.506    design_1_i/PWM_0/inst/clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.160    -0.182    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.137 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.371    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.150    -0.191    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.121    -0.384    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.136%)  route 0.184ns (46.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=9, routed)           0.184    -0.157    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X32Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.112 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121    -0.384    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.906%)  route 0.200ns (49.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=11, routed)          0.200    -0.142    design_1_i/PWM_0/inst/counter_reg_n_0_[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I4_O)        0.043    -0.099 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.133    -0.372    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.462%)  route 0.214ns (50.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=11, routed)          0.214    -0.128    design_1_i/PWM_0/inst/counter_reg_n_0_[3]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.249    -0.490    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120    -0.370    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.210    -0.132    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X32Y63         LUT5 (Prop_lut5_I0_O)        0.045    -0.087 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.121    -0.384    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.506    design_1_i/PWM_0/inst/clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.302    -0.056    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.097     0.041 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.041    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X34Y66         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.741    design_1_i/PWM_0/inst/clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.131    -0.375    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.297ns (57.639%)  route 0.218ns (42.361%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=9, routed)           0.218    -0.123    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.049    -0.074 r  design_1_i/PWM_0/inst/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.074    design_1_i/PWM_0/inst/i__carry_i_2__1_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.010 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.010    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.268    -0.469    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.055    -0.414    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.303ns (58.386%)  route 0.216ns (41.614%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=7, routed)           0.216    -0.125    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.048    -0.077 r  design_1_i/PWM_0/inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    -0.077    design_1_i/PWM_0/inst/i__carry_i_1__0_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.014 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.014    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.055    -0.415    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.305ns (64.808%)  route 0.166ns (35.192%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X32Y63         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=7, routed)           0.166    -0.176    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X33Y63         LUT5 (Prop_lut5_I2_O)        0.049    -0.127 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.127    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.035 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.026    -0.466    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X32Y64     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y61     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y61     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y61     design_1_i/PWM_0/inst/temp2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y61     design_1_i/PWM_0/inst/temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X35Y61     design_1_i/PWM_0/inst/temp2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y64     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y66     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y64     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y64     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X34Y65     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X32Y63     design_1_i/PWM_0/inst/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.258ns (33.015%)  route 4.581ns (66.985%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 11.151 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.279     5.482    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.606 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.606    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.139 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.483    11.151    design_1_i/PWM_0/inst/clk
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.454    
                         clock uncertainty           -0.310    11.144    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.150    10.994    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.126ns (32.059%)  route 4.505ns (67.941%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.204     5.406    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I1_O)        0.124     5.530 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.530    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_5_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.931 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.931    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.453    
                         clock uncertainty           -0.310    11.143    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)       -0.198    10.945    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.258ns (34.161%)  route 4.352ns (65.839%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.050     5.253    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y63         LUT5 (Prop_lut5_I3_O)        0.124     5.377 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.377    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.910 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.910    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.453    
                         clock uncertainty           -0.310    11.143    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)       -0.150    10.993    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.747ns (28.699%)  route 4.340ns (71.301%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.038     5.241    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.146     5.387 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.387    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.482    11.150    design_1_i/PWM_0/inst/clk
    SLICE_X32Y64         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.303    11.453    
                         clock uncertainty           -0.310    11.143    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.092    11.235    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.601ns (27.703%)  route 4.178ns (72.297%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     5.079    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.310    11.145    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.940    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.601ns (27.703%)  route 4.178ns (72.297%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     5.079    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.310    11.145    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.940    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.601ns (27.703%)  route 4.178ns (72.297%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     5.079    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.310    11.145    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.940    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.601ns (27.703%)  route 4.178ns (72.297%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     5.079    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.310    11.145    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.940    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.601ns (27.703%)  route 4.178ns (72.297%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.876     5.079    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.484    11.152    design_1_i/PWM_0/inst/clk
    SLICE_X35Y61         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.310    11.145    
    SLICE_X35Y61         FDRE (Setup_fdre_C_CE)      -0.205    10.940    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.601ns (28.392%)  route 4.038ns (71.608%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 11.151 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.658    -0.700    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.281 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=4, routed)           2.065     1.784    design_1_i/PWM_0/inst/G[5]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.299     2.083 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.083    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.653 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           1.237     3.890    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313     4.203 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.736     4.939    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.483    11.151    design_1_i/PWM_0/inst/clk
    SLICE_X35Y62         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.303    11.454    
                         clock uncertainty           -0.310    11.144    
    SLICE_X35Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.939    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  6.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.481ns (58.651%)  route 0.339ns (41.349%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=4, routed)           0.118    -0.221    design_1_i/PWM_0/inst/G[3]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162    -0.014 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           0.221     0.207    design_1_i/PWM_0/inst/counter3
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.110     0.317 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X34Y65         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.310     0.122    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.121     0.243    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.592%)  route 0.709ns (83.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/Q
                         net (fo=4, routed)           0.709     0.345    design_1_i/PWM_0/inst/B[6]
    SLICE_X34Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X34Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.310     0.123    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.088     0.211    design_1_i/PWM_0/inst/temp3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.358ns (44.135%)  route 0.453ns (55.865%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=4, routed)           0.453     0.077    design_1_i/PWM_0/inst/R[1]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.098     0.175 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.175    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.307 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.307    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.740    design_1_i/PWM_0/inst/clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.310     0.122    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.026     0.148    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.426%)  route 0.717ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/Q
                         net (fo=4, routed)           0.717     0.354    design_1_i/PWM_0/inst/G[1]
    SLICE_X35Y63         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X35Y63         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.310     0.123    
    SLICE_X35Y63         FDRE (Hold_fdre_C_D)         0.059     0.182    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.312ns (36.434%)  route 0.544ns (63.566%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/Q
                         net (fo=4, routed)           0.544     0.181    design_1_i/PWM_0/inst/G[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.044     0.225 r  design_1_i/PWM_0/inst/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.225    design_1_i/PWM_0/inst/i__carry_i_4__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.352 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.352    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X34Y62         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.310     0.124    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.055     0.179    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.554%)  route 0.720ns (81.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=4, routed)           0.720     0.381    design_1_i/PWM_0/inst/R[7]
    SLICE_X34Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.742    design_1_i/PWM_0/inst/clk
    SLICE_X34Y67         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.552    -0.190    
                         clock uncertainty            0.310     0.120    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.084     0.204    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.979%)  route 0.741ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=4, routed)           0.741     0.379    design_1_i/PWM_0/inst/B[5]
    SLICE_X35Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X35Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.310     0.123    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.061     0.184    design_1_i/PWM_0/inst/temp3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.320ns (36.437%)  route 0.558ns (63.563%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y61         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=4, routed)           0.558     0.219    design_1_i/PWM_0/inst/B[3]
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.264 r  design_1_i/PWM_0/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.264    design_1_i/PWM_0/inst/i__carry_i_3__0_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.375 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.375    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X34Y63         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.310     0.123    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.055     0.178    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.438%)  route 0.701ns (84.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.556    -0.504    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X33Y62         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/Q
                         net (fo=4, routed)           0.701     0.325    design_1_i/PWM_0/inst/G[6]
    SLICE_X35Y62         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X35Y62         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.552    -0.186    
                         clock uncertainty            0.310     0.124    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)        -0.002     0.122    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.164ns (17.817%)  route 0.756ns (82.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.557    -0.503    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y60         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=4, routed)           0.756     0.417    design_1_i/PWM_0/inst/B[4]
    SLICE_X34Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.824    -0.739    design_1_i/PWM_0/inst/clk
    SLICE_X34Y64         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.310     0.123    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.087     0.210    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.207    





