Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Mon Mar  2 17:29:19 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[73]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[73]:D
  Delay (ns):              0.179
  Slack (ns):              0.031
  Arrival (ns):            3.782
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[75]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[75]:D
  Delay (ns):              0.182
  Slack (ns):              0.034
  Arrival (ns):            3.785
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[81]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[81]:D
  Delay (ns):              0.183
  Slack (ns):              0.035
  Arrival (ns):            3.786
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[33]:D
  Delay (ns):              0.183
  Slack (ns):              0.038
  Arrival (ns):            3.768
  Required (ns):           3.730
  Operating Conditions: fast_hv_lt

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[82]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[82]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.790
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[74]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[74]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.790
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_182/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][130]:D
  Delay (ns):              0.182
  Slack (ns):              0.041
  Arrival (ns):            3.770
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_164/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][134]:D
  Delay (ns):              0.183
  Slack (ns):              0.043
  Arrival (ns):            3.771
  Required (ns):           3.728
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[106]:D
  Delay (ns):              0.190
  Slack (ns):              0.048
  Arrival (ns):            3.770
  Required (ns):           3.722
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/gen_dc_level.wr_addr[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[10]:D
  Delay (ns):              0.210
  Slack (ns):              0.056
  Arrival (ns):            3.818
  Required (ns):           3.762
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:D
  Delay (ns):              0.213
  Slack (ns):              0.061
  Arrival (ns):            3.814
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_16:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:D
  Delay (ns):              0.131
  Slack (ns):              0.062
  Arrival (ns):            3.690
  Required (ns):           3.628
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.744
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.731
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.753
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[38]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.732
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.686
  Required (ns):           3.622
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[70]:D
  Delay (ns):              0.212
  Slack (ns):              0.064
  Arrival (ns):            3.822
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.748
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p2_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.763
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[120]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.756
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[107]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.756
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.732
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.693
  Required (ns):           3.627
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[37]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[37]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.733
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.760
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5]:SLn
  Delay (ns):              0.188
  Slack (ns):              0.067
  Arrival (ns):            3.801
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[13]:SLn
  Delay (ns):              0.189
  Slack (ns):              0.067
  Arrival (ns):            3.802
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p3_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.727
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[66]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.712
  Required (ns):           3.645
  Operating Conditions: fast_hv_lt

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_14:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_13:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.697
  Required (ns):           3.630
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.764
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.764
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_cas_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_cas_n_r2:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.751
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.740
  Required (ns):           3.673
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9]:SLn
  Delay (ns):              0.189
  Slack (ns):              0.067
  Arrival (ns):            3.802
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7]:SLn
  Delay (ns):              0.189
  Slack (ns):              0.067
  Arrival (ns):            3.802
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1]:SLn
  Delay (ns):              0.190
  Slack (ns):              0.068
  Arrival (ns):            3.803
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.743
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.736
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p0_r1[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.766
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][6]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.767
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.743
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.690
  Required (ns):           3.622
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[63]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[63]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.737
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][20]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/enables_0_20:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.882
  Required (ns):           1.813
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.762
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[26]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.749
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_26:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.679
  Required (ns):           3.610
  Operating Conditions: fast_hv_lt

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_9:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_8:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.698
  Required (ns):           3.629
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.730
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[5]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.752
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.756
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][96]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.713
  Required (ns):           3.644
  Operating Conditions: fast_hv_lt

Path 60
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.713
  Required (ns):           3.644
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.756
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.761
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][12]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.756
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.732
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.732
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.730
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[87]:D
  Delay (ns):              0.173
  Slack (ns):              0.070
  Arrival (ns):            3.770
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[80]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[80]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.741
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[22]:D
  Delay (ns):              0.214
  Slack (ns):              0.070
  Arrival (ns):            3.794
  Required (ns):           3.724
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[85]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.750
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_132/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.754
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][141]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.724
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][99]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.721
  Required (ns):           3.651
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_178/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][131]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.722
  Required (ns):           3.651
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.768
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.749
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.744
  Required (ns):           3.673
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[42]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.751
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_we_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_we_n_r2:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][120]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.747
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][19]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.772
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 85
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.899
  Required (ns):           1.828
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[119]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.737
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.917
  Required (ns):           1.846
  Operating Conditions: fast_hv_lt

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_21:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_20:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.698
  Required (ns):           3.627
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][67]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.731
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 90
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/sDat[63]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
  Delay (ns):              0.278
  Slack (ns):              0.071
  Arrival (ns):            2.028
  Required (ns):           1.957
  Operating Conditions: fast_hv_lt

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.695
  Required (ns):           3.623
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_78/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_78/s1:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.770
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/s0:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.725
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][46]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.728
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][124]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.741
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[52]:D
  Delay (ns):              0.132
  Slack (ns):              0.072
  Arrival (ns):            1.886
  Required (ns):           1.814
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.720
  Required (ns):           3.648
  Operating Conditions: fast_hv_lt

Path 99
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[50]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.892
  Required (ns):           1.820
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[5]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            1.899
  Required (ns):           1.826
  Operating Conditions: fast_hv_lt

