

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sun Oct 22 03:59:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  268435460|  268435460|  2.684 sec|  2.684 sec|  268435461|  268435461|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- L2_L1   |  268435458|  268435458|         4|          1|          1|  268435456|       yes|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   244|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   3|      0|    21|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    81|    -|
|Register         |        -|   -|    402|    96|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   3|    402|   442|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   7|      2|     5|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln6_1_fu_160_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln6_fu_134_p2       |         +|   0|  0|  36|          29|           1|
    |add_ln9_fu_200_p2       |         +|   0|  0|  22|          15|           1|
    |product_1_fu_241_p2     |         +|   0|  0|  39|          32|          32|
    |ap_condition_130        |       and|   0|  0|   2|           1|           1|
    |ap_condition_131        |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_128_p2      |      icmp|   0|  0|  17|          29|          30|
    |icmp_ln9_1_fu_206_p2    |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln9_fu_146_p2      |      icmp|   0|  0|  13|          15|          16|
    |select_ln6_1_fu_234_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln6_3_fu_174_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln6_4_fu_187_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln6_fu_152_p3    |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 244|         157|         132|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   29|         58|
    |ap_sig_allocacmp_j_load               |   9|          2|   15|         30|
    |i_fu_54                               |   9|          2|   15|         30|
    |indvar_flatten_fu_62                  |   9|          2|   29|         58|
    |j_fu_58                               |   9|          2|   15|         30|
    |product_fu_50                         |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  152|        304|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  15|   0|   15|          0|
    |icmp_ln9_1_reg_304                |   1|   0|    1|          0|
    |icmp_ln9_reg_284                  |   1|   0|    1|          0|
    |in_a_load_reg_308                 |  32|   0|   32|          0|
    |in_b_load_reg_313                 |  32|   0|   32|          0|
    |indvar_flatten_fu_62              |  29|   0|   29|          0|
    |j_fu_58                           |  15|   0|   15|          0|
    |mul_ln10_reg_318                  |  32|   0|   32|          0|
    |product_fu_50                     |  32|   0|   32|          0|
    |zext_ln6_reg_289                  |  14|   0|   64|         50|
    |icmp_ln9_1_reg_304                |  64|  32|    1|          0|
    |icmp_ln9_reg_284                  |  64|  32|    1|          0|
    |zext_ln6_reg_289                  |  64|  32|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 402|  96|  326|        100|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|in_a_address0      |  out|   14|   ap_memory|          in_a|         array|
|in_a_ce0           |  out|    1|   ap_memory|          in_a|         array|
|in_a_q0            |   in|   32|   ap_memory|          in_a|         array|
|in_b_address0      |  out|   14|   ap_memory|          in_b|         array|
|in_b_ce0           |  out|    1|   ap_memory|          in_b|         array|
|in_b_q0            |   in|   32|   ap_memory|          in_b|         array|
|res_address0       |  out|   14|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   32|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

