#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 03 09:47:10 2017
# Process ID: 8140
# Current directory: H:/Xilinxprojects/project_meminitialize
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3380 H:\Xilinxprojects\project_meminitialize\project_meminitialize.xpr
# Log file: H:/Xilinxprojects/project_meminitialize/vivado.log
# Journal file: H:/Xilinxprojects/project_meminitialize\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinxprojects/project_meminitialize/project_meminitialize.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 775.793 ; gain = 141.992
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd" into library xil_defaultlib [H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd:1]
[Fri Mar 03 09:48:15 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_meminitialize/project_meminitialize.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd" into library xil_defaultlib [H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd:1]
[Fri Mar 03 09:50:04 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_meminitialize/project_meminitialize.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd" into library xil_defaultlib [H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd:1]
[Fri Mar 03 09:50:52 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_meminitialize/project_meminitialize.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1111.832 ; gain = 283.625
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_01_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/mem_init_vhd.mif'
INFO: [USF-XSim-25] Exported 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/mem_init_vhd.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav'
"xvhdl -m64 --relax -prj memory_01_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01_tb
ERROR: [VRFC 10-91] add is not declared [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:44]
ERROR: [VRFC 10-91] add is not declared [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:8]
INFO: [VRFC 10-240] VHDL file H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'memory_01_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/mem_init_vhd.mif'
INFO: [USF-XSim-25] Exported 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/mem_init_vhd.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav'
"xvhdl -m64 --relax -prj memory_01_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/drive-download-20170224T145020Z-001/rom_vhd_mif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01_tb
ERROR: [VRFC 10-91] add is not declared [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:44]
ERROR: [VRFC 10-91] add is not declared [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd:8]
INFO: [VRFC 10-240] VHDL file H:/Xilinxprojects/project_meminitialize/project_meminitialize.srcs/sim_1/new/simfile1.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/Xilinxprojects/project_meminitialize/project_meminitialize.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 03 10:11:37 2017...
