
---------- Begin Simulation Statistics ----------
final_tick                                42046561683                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683248                       # Number of bytes of host memory used
host_op_rate                                   193961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   521.25                       # Real time elapsed on the host
host_tick_rate                               80664293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042047                       # Number of seconds simulated
sim_ticks                                 42046561683                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.214961                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083490                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4848889                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352095                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095249                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102866                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573345                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6501889                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311964                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37626                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.262660                       # CPI: cycles per instruction
system.cpu.discardedOps                        977986                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883741                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40578486                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265687                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9964591                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.791979                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126265951                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       116301360                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        139304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53624                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3174                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12088                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53634                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13102                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        10538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       199184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       438784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7703040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8141824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             70418                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012951                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.113065                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69506     98.70%     98.70% # Request fanout histogram
system.membus.snoop_fanout::1                     912      1.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               70418                       # Request fanout histogram
system.membus.reqLayer0.occupancy           408988124                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19426403                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          356855434                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         235648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4271104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4506752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       235648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        235648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3431936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3431936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               70418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        53624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5604454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         101580339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             107184793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5604454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5604454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       81622275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81622275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       81622275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5604454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        101580339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188807067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000842395948                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53418                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       70418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56708                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1830                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    732772704                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  342940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2018797704                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10683.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29433.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.128322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.307835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.977500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8590     27.14%     27.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8836     27.92%     55.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8599     27.17%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1855      5.86%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1194      3.77%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          729      2.30%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          510      1.61%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      1.10%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          985      3.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31647                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.251007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.161601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.594376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            192      5.95%      5.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          2871     88.97%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           127      3.94%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            16      0.50%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.19%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.533623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.511214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              766     23.74%     23.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.43%     24.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2416     74.87%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.71%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4389632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3621184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4506752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3629312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    107.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42046403841                       # Total gap between requests
system.mem_ctrls.avgGap                     330745.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       179392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4210240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3621184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4266508.195188065059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 100132801.148928612471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86123189.508361011744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56708                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     84634357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1934163347                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1001907020337                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22985.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28982.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17667825.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            104601000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55596750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           239561280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          160008660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3319056000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13675031880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4630063680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22183919250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.603646                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11917130443                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1404000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28725431240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            121365720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             64503615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           250157040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          135344160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3319056000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13233147930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5002176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22125750945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.220220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12889573851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1404000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27752987832                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17314643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17314643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17314643                       # number of overall hits
system.cpu.icache.overall_hits::total        17314643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3682                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3682                       # number of overall misses
system.cpu.icache.overall_misses::total          3682                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    199653480                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    199653480                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    199653480                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    199653480                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17318325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17318325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17318325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17318325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54224.193373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54224.193373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54224.193373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54224.193373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3174                       # number of writebacks
system.cpu.icache.writebacks::total              3174                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3682                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3682                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3682                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3682                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    196597590                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    196597590                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    196597590                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    196597590                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53394.239544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53394.239544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53394.239544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53394.239544                       # average overall mshr miss latency
system.cpu.icache.replacements                   3174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17314643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17314643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3682                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    199653480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    199653480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17318325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17318325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54224.193373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54224.193373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    196597590                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    196597590                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53394.239544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53394.239544                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.467720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17318325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3682                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4703.510320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.467720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34640332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34640332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43759701                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43759701                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43768263                       # number of overall hits
system.cpu.dcache.overall_hits::total        43768263                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106014                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106165                       # number of overall misses
system.cpu.dcache.overall_misses::total        106165                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5803968353                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5803968353                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5803968353                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5803968353                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43865715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43865715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43874428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43874428                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002420                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002420                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54747.187664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54747.187664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54669.319955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54669.319955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   119.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53624                       # number of writebacks
system.cpu.dcache.writebacks::total             53624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39419                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39419                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66595                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66595                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66735                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4029138025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4029138025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4038339867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4038339867                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001518                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60502.110143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60502.110143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60513.072106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60513.072106                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37531765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37531765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    872899434                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    872899434                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37544864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37544864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66638.631499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66638.631499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    853752278                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    853752278                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65870.864748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65870.864748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6227936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6227936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        92915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        92915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4931068919                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4931068919                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53070.751967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53070.751967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        39281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3175385747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3175385747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59204.716169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59204.716169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8562                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8562                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017330                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017330                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          140                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          140                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9201842                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9201842                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016068                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016068                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65727.442857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65727.442857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78921                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78921                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78921                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78921                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78148                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78148                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.806100                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43835330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66736                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            656.846829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.806100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87816256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87816256                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42046561683                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
