
---------- Begin Simulation Statistics ----------
final_tick                                 9128212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    380                       # Simulator instruction rate (inst/s)
host_mem_usage                                7597260                       # Number of bytes of host memory used
host_op_rate                                      390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18300.97                       # Real time elapsed on the host
host_tick_rate                                 220625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6953840                       # Number of instructions simulated
sim_ops                                       7132305                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004038                       # Number of seconds simulated
sim_ticks                                  4037643125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.760574                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29828                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3018                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3829                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              507                       # Number of indirect misses.
system.cpu.branchPred.lookups                   70909                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11417                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          532                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      440626                       # Number of instructions committed
system.cpu.committedOps                        470877                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.456398                       # CPI: cycles per instruction
system.cpu.discardedOps                          8636                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             330510                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63145                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          563798                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407100                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          1082353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  355822     75.57%     75.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1156      0.25%     75.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68028     14.45%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 45871      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470877                       # Class of committed instruction
system.cpu.quiesceCycles                      5377876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          518555                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             151217                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               60                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            215                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 458418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14460376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            229273                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000074                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008611                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  229256     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              229273                       # Request fanout histogram
system.membus.reqLayer6.occupancy           586188250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6946125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              405593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1325625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5124445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          919403890                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1077250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1563894875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           991928                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          726                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1264014822                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       273195                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       273195    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       273195                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    633370750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3505950269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1184881341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4690831610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1947750149                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2385993933                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4333744082                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5453700418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3570875274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9024575692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          215                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          233                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3407929                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       285315                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3693244                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3407929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3407929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3407929                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       285315                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3693244                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9647936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4787328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2385993933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3503034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2389496967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         792542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1184881341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1185673882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         792542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3570875274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3503034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3575170849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509046250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79821                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150749                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150749                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4675                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4851816685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8805670435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150749                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.579429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   883.398169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.795268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          300      1.98%      4.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.05%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          254      1.67%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.86%      8.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      1.15%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      1.32%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      2.02%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13170     86.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2066.657534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1779.129351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1238.092880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     41.10%     41.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     35.62%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.37%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.96%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.37%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      9.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.808219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.806653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.807834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     15.07%     15.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     84.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9639872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4787904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9647936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4787328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2387.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1185.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2389.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1185.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4037600625                       # Total gap between requests
system.mem_ctrls.avgGap                      17901.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9625792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2384012579.120646953583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3487182.884693406057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1172961.515760509297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1184643578.424232244492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8796160130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9510305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5852882625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  73118478125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58435.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43033.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 117057652.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    978147.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7490684.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5226958.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           273961950                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       103968587.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38650248.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     73564408.762500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     24972192.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       527835030.037501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        130.728500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1274267625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2546014875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9886195.220588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2296326.499382                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5766906125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3361306375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       139257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       139257                       # number of overall hits
system.cpu.icache.overall_hits::total          139257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          215                       # number of overall misses
system.cpu.icache.overall_misses::total           215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9323125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9323125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9323125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9323125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139472                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139472                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001542                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001542                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43363.372093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43363.372093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43363.372093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43363.372093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8984250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8984250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8984250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8984250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001542                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001542                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41787.209302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41787.209302                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       139257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43363.372093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43363.372093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8984250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8984250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41787.209302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.875358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8835.923077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.875358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            279159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           279159                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       110947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           110947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       110947                       # number of overall hits
system.cpu.dcache.overall_hits::total          110947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          333                       # number of overall misses
system.cpu.dcache.overall_misses::total           333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25249500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25249500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25249500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25249500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111280                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75824.324324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75824.324324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75824.324324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75824.324324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17453875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17453875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17453875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17453875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7392625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7392625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73028.765690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73028.765690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73028.765690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73028.765690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.586257                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.586257                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     84                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9647500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9647500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68885                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68885                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71996.268657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71996.268657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9442250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9442250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7392625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7392625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70464.552239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70464.552239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15602000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15602000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78402.010050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78402.010050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8011625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8011625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76301.190476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76301.190476                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.298913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1585.107143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.298913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            445359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           445359                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9128212500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9128298125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    380                       # Simulator instruction rate (inst/s)
host_mem_usage                                7597260                       # Number of bytes of host memory used
host_op_rate                                      390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18301.13                       # Real time elapsed on the host
host_tick_rate                                 220627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6953849                       # Number of instructions simulated
sim_ops                                       7132320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004038                       # Number of seconds simulated
sim_ticks                                  4037728750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.750896                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29829                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41573                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3020                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3829                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              507                       # Number of indirect misses.
system.cpu.branchPred.lookups                   70918                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          532                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      440635                       # Number of instructions committed
system.cpu.committedOps                        470892                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.456659                       # CPI: cycles per instruction
system.cpu.discardedOps                          8643                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             330531                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63145                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30293                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          563888                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407057                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          1082490                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  355830     75.57%     75.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1156      0.25%     75.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68034     14.45%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 45871      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470892                       # Class of committed instruction
system.cpu.quiesceCycles                      5377876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          518602                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             151218                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            215                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 458421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14460440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            229274                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000074                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008611                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  229257     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              229274                       # Request fanout histogram
system.membus.reqLayer6.occupancy           586191250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6946125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              405593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1325625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5130195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          919403890                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1077250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1563894875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           991928                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          726                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1264014822                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       273195                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       273195    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       273195                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    633370750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3505875921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1184856214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4690732135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1947708845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2385943335                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4333652180                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5453584766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3570799549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9024384315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          215                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          233                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3407856                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       285309                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3693165                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3407856                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3407856                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3407856                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       285309                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3693165                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9648000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4787328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2385943335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3518810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2389462145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         792525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1184856214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1185648739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         792525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3570799549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3518810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3575110884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509046250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79821                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4675                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4851816685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8805696685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140515                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.579429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   883.398169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.795268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          300      1.98%      4.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      1.05%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          254      1.67%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.86%      8.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      1.15%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      1.32%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      2.02%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13170     86.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2066.657534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1779.129351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1238.092880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     41.10%     41.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     35.62%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.37%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.96%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.37%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      9.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.808219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.806653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.807834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     15.07%     15.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     84.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9639936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4787904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9648000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4787328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2387.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1185.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2389.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1185.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4037806875                       # Total gap between requests
system.mem_ctrls.avgGap                      17901.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9625792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2383962023.204258441925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3502959.429852736183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1172936.641670146957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1184618456.601375341415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8796160130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9536555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5852882625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  73118478125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58435.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42957.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 117057652.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    978147.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7490684.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5226958.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        273963768.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       103968587.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38650248.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     73566740.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     24972192.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       527839180.125001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        130.726756                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1274267625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2546100500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9886195.220588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2296326.499382                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5766991750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3361306375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       139269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       139269                       # number of overall hits
system.cpu.icache.overall_hits::total          139269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          215                       # number of overall misses
system.cpu.icache.overall_misses::total           215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9323125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9323125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9323125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9323125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       139484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       139484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       139484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       139484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001541                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43363.372093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43363.372093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43363.372093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43363.372093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8984250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8984250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8984250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8984250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41787.209302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41787.209302                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       139269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9323125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       139484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       139484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43363.372093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43363.372093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8984250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8984250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41787.209302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41787.209302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.875445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2017258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5379.354667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.875445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            279183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           279183                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       110951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           110951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       110951                       # number of overall hits
system.cpu.dcache.overall_hits::total          110951                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          334                       # number of overall misses
system.cpu.dcache.overall_misses::total           334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25309500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25309500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25309500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25309500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75776.946108                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75776.946108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75776.946108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75776.946108                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17512500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17512500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7392625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7392625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72968.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72968.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72968.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72968.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.586257                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.586257                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71907.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71907.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7392625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7392625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70376.851852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70376.851852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15602000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15602000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78402.010050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78402.010050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8011625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8011625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76301.190476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76301.190476                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.300200                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              244242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            451.463956                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.300200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            445380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           445380                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9128298125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
