#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 06 23:57:23 2024
# Process ID: 40744
# Current directory: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1
# Command line: vivado.exe -log temperature_control.vds -mode batch -messageDb vivado.pb -notrace -source temperature_control.tcl
# Log file: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/temperature_control.vds
# Journal file: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source temperature_control.tcl -notrace
Command: synth_design -top temperature_control -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 306.156 ; gain = 99.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temperature_control' [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:2]
INFO: [Synth 8-638] synthesizing module 'combine_display7' [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:3]
INFO: [Synth 8-638] synthesizing module 'display7_divider' [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:31]
	Parameter DIVIDE bound to: 104167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display7_divider' (1#1) [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:31]
INFO: [Synth 8-638] synthesizing module 'sel_display7' [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:53]
	Parameter term bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'display7' [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/7_segment_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/7_segment_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'sel_display7' (3#1) [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:53]
INFO: [Synth 8-256] done synthesizing module 'combine_display7' (4#1) [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:127]
WARNING: [Synth 8-5788] Register seg_out_reg in module temperature_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:37]
INFO: [Synth 8-256] done synthesizing module 'temperature_control' (5#1) [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 342.621 ; gain = 135.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 342.621 ; gain = 135.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
Finished Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temperature_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temperature_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 642.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	  24 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module temperature_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module display7_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display7 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      7 Bit        Muxes := 1     
Module sel_display7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "uut1/i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut1/o_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 642.039 ; gain = 435.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'seg_out_reg[39]' (FDP) to 'seg_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[34]' (FDP) to 'seg_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[29]' (FDP) to 'seg_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[24]' (FDP) to 'seg_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[19]' (FDP) to 'seg_out_reg[35]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[14]' (FDC) to 'seg_out_reg[38]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[9]' (FDC) to 'seg_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[4]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[37]' (FDP) to 'seg_out_reg[36]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[32]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[27]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[22]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[17]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[38]' (FDC) to 'seg_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[33]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[28]' (FDC) to 'seg_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[23]' (FDC) to 'seg_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[18]' (FDC) to 'seg_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[13]' (FDC) to 'seg_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[31]' (FDC) to 'seg_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[26]' (FDC) to 'seg_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[21]' (FDC) to 'seg_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[16]' (FDC) to 'seg_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_out_reg[35] )
INFO: [Synth 8-3886] merging instance 'seg_out_reg[25]' (FDC) to 'seg_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'seg_out_reg[20]' (FDC) to 'seg_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[3]' (FD) to 'uut/uut2/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[4]' (FD) to 'uut/uut2/i_reg[5]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[5]' (FD) to 'uut/uut2/i_reg[6]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[6]' (FD) to 'uut/uut2/i_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[7]' (FD) to 'uut/uut2/i_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[8]' (FD) to 'uut/uut2/i_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[9]' (FD) to 'uut/uut2/i_reg[10]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[10]' (FD) to 'uut/uut2/i_reg[11]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[11]' (FD) to 'uut/uut2/i_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[12]' (FD) to 'uut/uut2/i_reg[13]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[13]' (FD) to 'uut/uut2/i_reg[14]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[14]' (FD) to 'uut/uut2/i_reg[15]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[15]' (FD) to 'uut/uut2/i_reg[16]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[16]' (FD) to 'uut/uut2/i_reg[17]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[17]' (FD) to 'uut/uut2/i_reg[18]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[18]' (FD) to 'uut/uut2/i_reg[19]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[19]' (FD) to 'uut/uut2/i_reg[20]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[20]' (FD) to 'uut/uut2/i_reg[21]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[21]' (FD) to 'uut/uut2/i_reg[22]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[22]' (FD) to 'uut/uut2/i_reg[23]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[23]' (FD) to 'uut/uut2/i_reg[24]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[24]' (FD) to 'uut/uut2/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[25]' (FD) to 'uut/uut2/i_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[26]' (FD) to 'uut/uut2/i_reg[27]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[27]' (FD) to 'uut/uut2/i_reg[28]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[28]' (FD) to 'uut/uut2/i_reg[29]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[29]' (FD) to 'uut/uut2/i_reg[30]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/i_reg[30]' (FD) to 'uut/uut2/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[6]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[7]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[8]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[9]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[10]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[11]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[12]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[13]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[14]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[15]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[16]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[17]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[18]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[19]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[20]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[21]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[22]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[23]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[24]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[25]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[26]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[27]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[28]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[29]' (FDE) to 'uut/uut2/term_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'uut/uut2/term_i_reg[30]' (FDE) to 'uut/uut2/term_i_reg[31]'
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[30]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[29]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[28]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[27]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[26]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[25]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[24]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[23]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[22]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[21]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[20]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[19]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[18]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[17]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[16]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[15]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[14]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[13]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[12]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[11]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[10]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[9]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[8]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[7]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[6]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[5]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[4]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/i_reg[3]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[30]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[29]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[28]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[27]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[26]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[25]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[24]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[23]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[22]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[21]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[20]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[19]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[18]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[17]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[16]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[15]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[14]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[13]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[12]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[11]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[10]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[9]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[8]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[7]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (uut/uut2/term_i_reg[6]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[39]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[38]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[37]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[35]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[34]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[33]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[32]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[31]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[29]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[28]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[27]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[26]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[25]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[24]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[23]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[22]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[21]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[20]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[19]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[18]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[17]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[16]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[15]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[14]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[13]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[9]) is unused and will be removed from module temperature_control.
WARNING: [Synth 8-3332] Sequential element (seg_out_reg[4]) is unused and will be removed from module temperature_control.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 642.039 ; gain = 435.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 642.039 ; gain = 435.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 648.430 ; gain = 441.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop uut/uut2/sel_isDot_reg is being inverted and renamed to uut/uut2/sel_isDot_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    68|
|3     |LUT1   |   162|
|4     |LUT2   |    61|
|5     |LUT3   |    61|
|6     |LUT4   |    36|
|7     |LUT5   |    62|
|8     |LUT6   |   147|
|9     |MUXF7  |     4|
|10    |FDCE   |    29|
|11    |FDPE   |    19|
|12    |FDRE   |    57|
|13    |FDSE   |     1|
|14    |LDC    |    11|
|15    |IBUF   |     7|
|16    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------------+------+
|      |Instance  |Module           |Cells |
+------+----------+-----------------+------+
|1     |top       |                 |   758|
|2     |  uut     |combine_display7 |   500|
|3     |    uut1  |display7_divider |    83|
|4     |    uut2  |sel_display7     |   417|
|5     |      uut |display7         |    37|
+------+----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 648.430 ; gain = 121.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 648.430 ; gain = 441.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LDC => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 648.430 ; gain = 424.250
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 648.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 06 23:57:57 2024...
