
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e8  08008888  08008888  00009888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e70  08008e70  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e70  08008e70  00009e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e78  08008e78  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e78  08008e78  00009e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e7c  08008e7c  00009e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008e80  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000574c  20000070  08008ef0  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200057bc  08008ef0  0000a7bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161b7  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bdf  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  00023e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d7f  00000000  00000000  00025000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221d8  00000000  00000000  00025d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018e27  00000000  00000000  00047f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1bdf  00000000  00000000  00060d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012295d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005054  00000000  00000000  001229a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001279f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008870 	.word	0x08008870

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08008870 	.word	0x08008870

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	20000090 	.word	0x20000090
 800061c:	200000e4 	.word	0x200000e4

08000620 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <MX_FREERTOS_Init+0x30>)
 8000628:	1d3c      	adds	r4, r7, #4
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f004 fa24 	bl	8004a8a <osThreadCreate>
 8000642:	4603      	mov	r3, r0
 8000644:	4a03      	ldr	r2, [pc, #12]	@ (8000654 <MX_FREERTOS_Init+0x34>)
 8000646:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bdb0      	pop	{r4, r5, r7, pc}
 8000650:	08008894 	.word	0x08008894
 8000654:	2000008c 	.word	0x2000008c

08000658 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f004 fa5e 	bl	8004b22 <osDelay>
 8000666:	e7fb      	b.n	8000660 <StartDefaultTask+0x8>

08000668 <ToggleLED>:
#include "fonctions.h"

TickType_t Period_Toggle = 0 ;

int ToggleLED(int argc, char ** argv)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	6039      	str	r1, [r7, #0]

	if (argc !=2)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2b02      	cmp	r3, #2
 8000676:	d005      	beq.n	8000684 <ToggleLED+0x1c>
	{
		printf("C est 1 argument compris entre 0 et 1000 car on est presse ici\r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CHACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 8000678:	4822      	ldr	r0, [pc, #136]	@ (8000704 <ToggleLED+0x9c>)
 800067a:	f007 f8ab 	bl	80077d4 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 800067e:	f04f 33ff 	mov.w	r3, #4294967295
 8000682:	e03a      	b.n	80006fa <ToggleLED+0x92>
	}
	else if (atoi(argv[1]) >= FIVE_SEC){
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	3304      	adds	r3, #4
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4618      	mov	r0, r3
 800068c:	f006 fef0 	bl	8007470 <atoi>
 8000690:	4603      	mov	r3, r0
 8000692:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000696:	4293      	cmp	r3, r2
 8000698:	dd05      	ble.n	80006a6 <ToggleLED+0x3e>
		printf("tu veux vraiment attendre plus de 5 secondes ?\r\n");
 800069a:	481b      	ldr	r0, [pc, #108]	@ (8000708 <ToggleLED+0xa0>)
 800069c:	f007 f89a 	bl	80077d4 <puts>
		return -1;
 80006a0:	f04f 33ff 	mov.w	r3, #4294967295
 80006a4:	e029      	b.n	80006fa <ToggleLED+0x92>
	}
	else{
		int Period_Toggle_int = atoi(argv[1]);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	3304      	adds	r3, #4
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f006 fedf 	bl	8007470 <atoi>
 80006b2:	60f8      	str	r0, [r7, #12]
		Period_Toggle = (TickType_t) Period_Toggle_int;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4a15      	ldr	r2, [pc, #84]	@ (800070c <ToggleLED+0xa4>)
 80006b8:	6013      	str	r3, [r2, #0]
		if (Period_Toggle == 0)
 80006ba:	4b14      	ldr	r3, [pc, #80]	@ (800070c <ToggleLED+0xa4>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d10b      	bne.n	80006da <ToggleLED+0x72>
		{
			vTaskSuspend(h_task_ToggleLED);
 80006c2:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <ToggleLED+0xa8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 f95c 	bl	8005984 <vTaskSuspend>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2120      	movs	r1, #32
 80006d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d4:	f001 f884 	bl	80017e0 <HAL_GPIO_WritePin>
 80006d8:	e00e      	b.n	80006f8 <ToggleLED+0x90>
		}
		else{
			Period_Toggle = atoi(argv[1]);
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	3304      	adds	r3, #4
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f006 fec5 	bl	8007470 <atoi>
 80006e6:	4603      	mov	r3, r0
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b08      	ldr	r3, [pc, #32]	@ (800070c <ToggleLED+0xa4>)
 80006ec:	601a      	str	r2, [r3, #0]
			vTaskResume(h_task_ToggleLED);
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <ToggleLED+0xa8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f005 fa0c 	bl	8005b10 <vTaskResume>
		}
	}

	return 0;
 80006f8:	2300      	movs	r3, #0
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	080088b0 	.word	0x080088b0
 8000708:	080088f0 	.word	0x080088f0
 800070c:	200002e4 	.word	0x200002e4
 8000710:	20000304 	.word	0x20000304

08000714 <spam>:
TickType_t Period_Delay_msg = 0 ;
char* message = "";
int number_msg = 0 ;

int spam(int argc, char ** argv)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b04      	cmp	r3, #4
 8000722:	d005      	beq.n	8000730 <spam+0x1c>
	{
		printf("expected three arguments \r\n");
 8000724:	481a      	ldr	r0, [pc, #104]	@ (8000790 <spam+0x7c>)
 8000726:	f007 f855 	bl	80077d4 <puts>
		return -1;
 800072a:	f04f 33ff 	mov.w	r3, #4294967295
 800072e:	e02a      	b.n	8000786 <spam+0x72>
	}
	int Period_Delay_msg_int = atoi(argv[3]);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	330c      	adds	r3, #12
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f006 fe9a 	bl	8007470 <atoi>
 800073c:	60f8      	str	r0, [r7, #12]
	if (Period_Delay_msg_int == 0){
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d105      	bne.n	8000750 <spam+0x3c>
		vTaskSuspend(h_task_spam);
 8000744:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <spam+0x80>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4618      	mov	r0, r3
 800074a:	f005 f91b 	bl	8005984 <vTaskSuspend>
 800074e:	e019      	b.n	8000784 <spam+0x70>
	}
	else{
		Period_Delay_msg = (TickType_t)Period_Delay_msg_int;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	4a11      	ldr	r2, [pc, #68]	@ (8000798 <spam+0x84>)
 8000754:	6013      	str	r3, [r2, #0]
		message = argv[1];
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	4a10      	ldr	r2, [pc, #64]	@ (800079c <spam+0x88>)
 800075c:	6013      	str	r3, [r2, #0]
		number_msg = atoi(argv[2]);
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	3308      	adds	r3, #8
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f006 fe83 	bl	8007470 <atoi>
 800076a:	4603      	mov	r3, r0
 800076c:	4a0c      	ldr	r2, [pc, #48]	@ (80007a0 <spam+0x8c>)
 800076e:	6013      	str	r3, [r2, #0]
		vTaskResume(h_task_spam); //without this line the shell command line doesn't display properly
 8000770:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <spam+0x80>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4618      	mov	r0, r3
 8000776:	f005 f9cb 	bl	8005b10 <vTaskResume>
		vTaskSuspend(h_task_shell);
 800077a:	4b0a      	ldr	r3, [pc, #40]	@ (80007a4 <spam+0x90>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4618      	mov	r0, r3
 8000780:	f005 f900 	bl	8005984 <vTaskSuspend>
	}
	return 0 ;
 8000784:	2300      	movs	r3, #0
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	08008924 	.word	0x08008924
 8000794:	20000308 	.word	0x20000308
 8000798:	200002e8 	.word	0x200002e8
 800079c:	20000000 	.word	0x20000000
 80007a0:	200002ec 	.word	0x200002ec
 80007a4:	200002fc 	.word	0x200002fc

080007a8 <fonction>:


int fonction(int argc, char ** argv) // char ** : pointeur de pointeur ou tableau de tableau
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
	printf("Nombre d'argument : %d \r\n", argc);
 80007b2:	6879      	ldr	r1, [r7, #4]
 80007b4:	480d      	ldr	r0, [pc, #52]	@ (80007ec <fonction+0x44>)
 80007b6:	f006 ffa5 	bl	8007704 <iprintf>

	for (int i =0 ; i<argc; i++)
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	e00c      	b.n	80007da <fonction+0x32>
	{
		printf("argv[%d] = %s \r\n", i, argv[i]);
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	009b      	lsls	r3, r3, #2
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	4413      	add	r3, r2
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	461a      	mov	r2, r3
 80007cc:	68f9      	ldr	r1, [r7, #12]
 80007ce:	4808      	ldr	r0, [pc, #32]	@ (80007f0 <fonction+0x48>)
 80007d0:	f006 ff98 	bl	8007704 <iprintf>
	for (int i =0 ; i<argc; i++)
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	3301      	adds	r3, #1
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	429a      	cmp	r2, r3
 80007e0:	dbee      	blt.n	80007c0 <fonction+0x18>
	}

	return 0;
 80007e2:	2300      	movs	r3, #0
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08008940 	.word	0x08008940
 80007f0:	0800895c 	.word	0x0800895c

080007f4 <addition>:

int addition(int argc, char ** argv) //format classique
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b03      	cmp	r3, #3
 8000802:	d005      	beq.n	8000810 <addition+0x1c>
	{
		printf("expected two arguments \r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CHACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 8000804:	4811      	ldr	r0, [pc, #68]	@ (800084c <addition+0x58>)
 8000806:	f006 ffe5 	bl	80077d4 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e018      	b.n	8000842 <addition+0x4e>
	}
	int a = atoi(argv[1]);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	3304      	adds	r3, #4
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f006 fe2a 	bl	8007470 <atoi>
 800081c:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	3308      	adds	r3, #8
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4618      	mov	r0, r3
 8000826:	f006 fe23 	bl	8007470 <atoi>
 800082a:	6138      	str	r0, [r7, #16]
	int c = a + b ;
 800082c:	697a      	ldr	r2, [r7, #20]
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	4413      	add	r3, r2
 8000832:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d \r\n", a, b,c);
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	6979      	ldr	r1, [r7, #20]
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <addition+0x5c>)
 800083c:	f006 ff62 	bl	8007704 <iprintf>


	return 0;
 8000840:	2300      	movs	r3, #0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	08008970 	.word	0x08008970
 8000850:	0800898c 	.word	0x0800898c

08000854 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000864:	d102      	bne.n	800086c <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 8000866:	4b04      	ldr	r3, [pc, #16]	@ (8000878 <HAL_GPIO_EXTI_Callback+0x24>)
 8000868:	2201      	movs	r2, #1
 800086a:	601a      	str	r2, [r3, #0]
	}
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	20000300 	.word	0x20000300

0800087c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART2)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a04      	ldr	r2, [pc, #16]	@ (800089c <HAL_UART_RxCpltCallback+0x20>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d101      	bne.n	8000892 <HAL_UART_RxCpltCallback+0x16>
	{
		//Caractère reçu : Donner le sémaphore pour débloquer task_shell
		shell_uart_rx_callback();
 800088e:	f006 fdd1 	bl	8007434 <shell_uart_rx_callback>
	}

}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40004400 	.word	0x40004400

080008a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b2f      	ldr	r3, [pc, #188]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	4a2e      	ldr	r2, [pc, #184]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c2:	4b2c      	ldr	r3, [pc, #176]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ce:	4b29      	ldr	r3, [pc, #164]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a28      	ldr	r2, [pc, #160]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008d4:	f043 0320 	orr.w	r3, r3, #32
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b26      	ldr	r3, [pc, #152]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0320 	and.w	r3, r3, #32
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	4b23      	ldr	r3, [pc, #140]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a22      	ldr	r2, [pc, #136]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b20      	ldr	r3, [pc, #128]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_GPIO_Init+0xd4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a1c      	ldr	r2, [pc, #112]	@ (8000974 <MX_GPIO_Init+0xd4>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_GPIO_Init+0xd4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2120      	movs	r1, #32
 800091a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800091e:	f000 ff5f 	bl	80017e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000922:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000928:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800092c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4619      	mov	r1, r3
 8000938:	480f      	ldr	r0, [pc, #60]	@ (8000978 <MX_GPIO_Init+0xd8>)
 800093a:	f000 fdcf 	bl	80014dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800093e:	2320      	movs	r3, #32
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f000 fdc0 	bl	80014dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2105      	movs	r1, #5
 8000960:	2028      	movs	r0, #40	@ 0x28
 8000962:	f000 fcc6 	bl	80012f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000966:	2028      	movs	r0, #40	@ 0x28
 8000968:	f000 fcdd 	bl	8001326 <HAL_NVIC_EnableIRQ>

}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	@ 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	48000800 	.word	0x48000800

0800097c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000980:	f3bf 8f4f 	dsb	sy
}
 8000984:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <__NVIC_SystemReset+0x24>)
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800098e:	4904      	ldr	r1, [pc, #16]	@ (80009a0 <__NVIC_SystemReset+0x24>)
 8000990:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <__NVIC_SystemReset+0x28>)
 8000992:	4313      	orrs	r3, r2
 8000994:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000996:	f3bf 8f4f 	dsb	sy
}
 800099a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <__NVIC_SystemReset+0x20>
 80009a0:	e000ed00 	.word	0xe000ed00
 80009a4:	05fa0004 	.word	0x05fa0004

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ae:	f000 fb54 	bl	800105a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b2:	f000 f883 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b6:	f7ff ff73 	bl	80008a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009ba:	f000 fa79 	bl	8000eb0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 80009be:	482f      	ldr	r0, [pc, #188]	@ (8000a7c <main+0xd4>)
 80009c0:	f006 ff08 	bl	80077d4 <puts>

	
	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 80009c4:	2200      	movs	r2, #0
 80009c6:	2104      	movs	r1, #4
 80009c8:	200f      	movs	r0, #15
 80009ca:	f004 f9dd 	bl	8004d88 <xQueueGenericCreate>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000a80 <main+0xd8>)
 80009d2:	6013      	str	r3, [r2, #0]

	if (TaskGT_queue == NULL) {
 80009d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a80 <main+0xd8>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d107      	bne.n	80009ec <main+0x44>
		// Erreur : pas assez de mémoire heap
		printf("Error creating Queue !\r\n");
 80009dc:	4829      	ldr	r0, [pc, #164]	@ (8000a84 <main+0xdc>)
 80009de:	f006 fef9 	bl	80077d4 <puts>
		printf("Performing software reset...\r\n");
 80009e2:	4829      	ldr	r0, [pc, #164]	@ (8000a88 <main+0xe0>)
 80009e4:	f006 fef6 	bl	80077d4 <puts>
		NVIC_SystemReset();
 80009e8:	f7ff ffc8 	bl	800097c <__NVIC_SystemReset>
	}

	//sem_task = xSemaphoreCreateBinary();


	if (pdPASS != xTaskCreate(task_shell, "shell", 512, NULL, 3 ,&h_task_shell))
 80009ec:	4b27      	ldr	r3, [pc, #156]	@ (8000a8c <main+0xe4>)
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	2303      	movs	r3, #3
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009fa:	4925      	ldr	r1, [pc, #148]	@ (8000a90 <main+0xe8>)
 80009fc:	4825      	ldr	r0, [pc, #148]	@ (8000a94 <main+0xec>)
 80009fe:	f004 fe53 	bl	80056a8 <xTaskCreate>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d004      	beq.n	8000a12 <main+0x6a>
	{
		printf("error creating task Take \r\n");
 8000a08:	4823      	ldr	r0, [pc, #140]	@ (8000a98 <main+0xf0>)
 8000a0a:	f006 fee3 	bl	80077d4 <puts>
		Error_Handler();
 8000a0e:	f000 f8a0 	bl	8000b52 <Error_Handler>
	}

	if(xTaskCreate(task_ToggleLED, "ToggleLED", 256, NULL, 1 , &h_task_ToggleLED) != pdPASS){
 8000a12:	4b22      	ldr	r3, [pc, #136]	@ (8000a9c <main+0xf4>)
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	2301      	movs	r3, #1
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a20:	491f      	ldr	r1, [pc, #124]	@ (8000aa0 <main+0xf8>)
 8000a22:	4820      	ldr	r0, [pc, #128]	@ (8000aa4 <main+0xfc>)
 8000a24:	f004 fe40 	bl	80056a8 <xTaskCreate>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d004      	beq.n	8000a38 <main+0x90>
		printf("Error creating task \r\n");
 8000a2e:	481e      	ldr	r0, [pc, #120]	@ (8000aa8 <main+0x100>)
 8000a30:	f006 fed0 	bl	80077d4 <puts>
		Error_Handler();
 8000a34:	f000 f88d 	bl	8000b52 <Error_Handler>
	}

	if(xTaskCreate(task_spam, "spam", 256, NULL, 2 , &h_task_spam) != pdPASS){
 8000a38:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <main+0x104>)
 8000a3a:	9301      	str	r3, [sp, #4]
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a46:	491a      	ldr	r1, [pc, #104]	@ (8000ab0 <main+0x108>)
 8000a48:	481a      	ldr	r0, [pc, #104]	@ (8000ab4 <main+0x10c>)
 8000a4a:	f004 fe2d 	bl	80056a8 <xTaskCreate>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d004      	beq.n	8000a5e <main+0xb6>
		printf("Error creating task \r\n");
 8000a54:	4814      	ldr	r0, [pc, #80]	@ (8000aa8 <main+0x100>)
 8000a56:	f006 febd 	bl	80077d4 <puts>
		Error_Handler();
 8000a5a:	f000 f87a 	bl	8000b52 <Error_Handler>
	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
		printf("error creating task Take \r\n");
		Error_Handler();
	}*/

	Task_bug_mutex = xSemaphoreCreateMutex();
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f004 fa06 	bl	8004e70 <xQueueCreateMutex>
 8000a64:	4603      	mov	r3, r0
 8000a66:	4a14      	ldr	r2, [pc, #80]	@ (8000ab8 <main+0x110>)
 8000a68:	6013      	str	r3, [r2, #0]
	/*ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
	configASSERT(pdPASS == ret);
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
	configASSERT(pdPASS == ret);*/

	vTaskStartScheduler();
 8000a6a:	f005 f8af 	bl	8005bcc <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a6e:	f7ff fdd7 	bl	8000620 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a72:	f004 f803 	bl	8004a7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <main+0xce>
 8000a7a:	bf00      	nop
 8000a7c:	0800899c 	.word	0x0800899c
 8000a80:	200002f4 	.word	0x200002f4
 8000a84:	080089b4 	.word	0x080089b4
 8000a88:	080089cc 	.word	0x080089cc
 8000a8c:	200002fc 	.word	0x200002fc
 8000a90:	080089ec 	.word	0x080089ec
 8000a94:	08000db9 	.word	0x08000db9
 8000a98:	080089f4 	.word	0x080089f4
 8000a9c:	20000304 	.word	0x20000304
 8000aa0:	08008a10 	.word	0x08008a10
 8000aa4:	08000e19 	.word	0x08000e19
 8000aa8:	08008a1c 	.word	0x08008a1c
 8000aac:	20000308 	.word	0x20000308
 8000ab0:	08008a34 	.word	0x08008a34
 8000ab4:	08000e51 	.word	0x08000e51
 8000ab8:	200002f0 	.word	0x200002f0

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b094      	sub	sp, #80	@ 0x50
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0318 	add.w	r3, r7, #24
 8000ac6:	2238      	movs	r2, #56	@ 0x38
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f006 ff98 	bl	8007a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f000 fec8 	bl	8001874 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aee:	2340      	movs	r3, #64	@ 0x40
 8000af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000af2:	2302      	movs	r3, #2
 8000af4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000af6:	2302      	movs	r3, #2
 8000af8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000afa:	2304      	movs	r3, #4
 8000afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000afe:	2355      	movs	r3, #85	@ 0x55
 8000b00:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b02:	2302      	movs	r3, #2
 8000b04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b06:	2302      	movs	r3, #2
 8000b08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0e:	f107 0318 	add.w	r3, r7, #24
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 ff62 	bl	80019dc <HAL_RCC_OscConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b1e:	f000 f818 	bl	8000b52 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b22:	230f      	movs	r3, #15
 8000b24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b26:	2303      	movs	r3, #3
 8000b28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	2104      	movs	r1, #4
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 fa60 	bl	8002000 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000b46:	f000 f804 	bl	8000b52 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3750      	adds	r7, #80	@ 0x50
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b56:	b672      	cpsid	i
}
 8000b58:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b5a:	bf00      	nop
 8000b5c:	e7fd      	b.n	8000b5a <Error_Handler+0x8>
	...

08000b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b66:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b6a:	4a11      	ldr	r2, [pc, #68]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	607b      	str	r3, [r7, #4]
 8000b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b82:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b88:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <HAL_MspInit+0x50>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b92:	603b      	str	r3, [r7, #0]
 8000b94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	210f      	movs	r1, #15
 8000b9a:	f06f 0001 	mvn.w	r0, #1
 8000b9e:	f000 fba8 	bl	80012f2 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ba2:	f000 ff0b 	bl	80019bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000bbc:	1d39      	adds	r1, r7, #4
 8000bbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4803      	ldr	r0, [pc, #12]	@ (8000bd4 <__io_putchar+0x20>)
 8000bc6:	f001 fe77 	bl	80028b8 <HAL_UART_Transmit>

	return ch;
 8000bca:	687b      	ldr	r3, [r7, #4]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2000030c 	.word	0x2000030c

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <NMI_Handler+0x4>

08000be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <HardFault_Handler+0x4>

08000be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <MemManage_Handler+0x4>

08000bf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <BusFault_Handler+0x4>

08000bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <UsageFault_Handler+0x4>

08000c00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c12:	f000 fa75 	bl	8001100 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c16:	f005 fbe3 	bl	80063e0 <xTaskGetSchedulerState>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d001      	beq.n	8000c24 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c20:	f005 ffda 	bl	8006bd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c2c:	4802      	ldr	r0, [pc, #8]	@ (8000c38 <USART2_IRQHandler+0x10>)
 8000c2e:	f001 ff1d 	bl	8002a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	2000030c 	.word	0x2000030c

08000c3c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c40:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c44:	f000 fdfe 	bl	8001844 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	e00a      	b.n	8000c74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5e:	f3af 8000 	nop.w
 8000c62:	4601      	mov	r1, r0
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	b2ca      	uxtb	r2, r1
 8000c6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf0      	blt.n	8000c5e <_read+0x12>
  }

  return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	e009      	b.n	8000cac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	60ba      	str	r2, [r7, #8]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff87 	bl	8000bb4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	dbf1      	blt.n	8000c98 <_write+0x12>
  }
  return len;
 8000cb4:	687b      	ldr	r3, [r7, #4]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <_close>:

int _close(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ce6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <_isatty>:

int _isatty(int file)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfe:	2301      	movs	r3, #1
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d30:	4a14      	ldr	r2, [pc, #80]	@ (8000d84 <_sbrk+0x5c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <_sbrk+0x60>)
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d102      	bne.n	8000d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <_sbrk+0x64>)
 8000d46:	4a12      	ldr	r2, [pc, #72]	@ (8000d90 <_sbrk+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d207      	bcs.n	8000d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d58:	f006 fea0 	bl	8007a9c <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
 8000d66:	e009      	b.n	8000d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d68:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6e:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <_sbrk+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20008000 	.word	0x20008000
 8000d88:	00000400 	.word	0x00000400
 8000d8c:	200002f8 	.word	0x200002f8
 8000d90:	200057c0 	.word	0x200057c0

08000d94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <SystemInit+0x20>)
 8000d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d9e:	4a05      	ldr	r2, [pc, #20]	@ (8000db4 <SystemInit+0x20>)
 8000da0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <task_shell>:
#include "task.h"

TaskHandle_t h_task_shell;

void task_shell (void* unused)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
	shell_init();
 8000dc0:	f006 f9f6 	bl	80071b0 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000df8 <task_shell+0x40>)
 8000dc6:	490d      	ldr	r1, [pc, #52]	@ (8000dfc <task_shell+0x44>)
 8000dc8:	2066      	movs	r0, #102	@ 0x66
 8000dca:	f006 fa1d 	bl	8007208 <shell_add>
	shell_add('a', addition, "Ma super addition");
 8000dce:	4a0c      	ldr	r2, [pc, #48]	@ (8000e00 <task_shell+0x48>)
 8000dd0:	490c      	ldr	r1, [pc, #48]	@ (8000e04 <task_shell+0x4c>)
 8000dd2:	2061      	movs	r0, #97	@ 0x61
 8000dd4:	f006 fa18 	bl	8007208 <shell_add>
	shell_add('l', ToggleLED, "Une fonction qui prend en paramètre Period_toggle compris entre 0 et 4.9s.");
 8000dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e08 <task_shell+0x50>)
 8000dda:	490c      	ldr	r1, [pc, #48]	@ (8000e0c <task_shell+0x54>)
 8000ddc:	206c      	movs	r0, #108	@ 0x6c
 8000dde:	f006 fa13 	bl	8007208 <shell_add>
	shell_add('s', spam, "spam avec message nombre frequence");
 8000de2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <task_shell+0x58>)
 8000de4:	490b      	ldr	r1, [pc, #44]	@ (8000e14 <task_shell+0x5c>)
 8000de6:	2073      	movs	r0, #115	@ 0x73
 8000de8:	f006 fa0e 	bl	8007208 <shell_add>
	shell_run();
 8000dec:	f006 fab8 	bl	8007360 <shell_run>

	// une tâche ne doit JAMAIS retourner ou alors utiliser vtaskdelete
	// ici dans tout les cas c'est une boucle infini donc ne retournera rien.
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	08008a3c 	.word	0x08008a3c
 8000dfc:	080007a9 	.word	0x080007a9
 8000e00:	08008a54 	.word	0x08008a54
 8000e04:	080007f5 	.word	0x080007f5
 8000e08:	08008a68 	.word	0x08008a68
 8000e0c:	08000669 	.word	0x08000669
 8000e10:	08008ab4 	.word	0x08008ab4
 8000e14:	08000715 	.word	0x08000715

08000e18 <task_ToggleLED>:
int btn_flag;
TaskHandle_t h_task_ToggleLED;


void task_ToggleLED(void * unused)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	2120      	movs	r1, #32
 8000e24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e28:	f000 fcda 	bl	80017e0 <HAL_GPIO_WritePin>
	vTaskSuspend(NULL);
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f004 fda9 	bl	8005984 <vTaskSuspend>
	for (;;){
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e32:	2120      	movs	r1, #32
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e38:	f000 fcea 	bl	8001810 <HAL_GPIO_TogglePin>
	vTaskDelay(Period_Toggle);
 8000e3c:	4b03      	ldr	r3, [pc, #12]	@ (8000e4c <task_ToggleLED+0x34>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 fd69 	bl	8005918 <vTaskDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e46:	bf00      	nop
 8000e48:	e7f3      	b.n	8000e32 <task_ToggleLED+0x1a>
 8000e4a:	bf00      	nop
 8000e4c:	200002e4 	.word	0x200002e4

08000e50 <task_spam>:


TaskHandle_t h_task_spam;

void task_spam(void * unused)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	vTaskSuspend(NULL);
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f004 fd93 	bl	8005984 <vTaskSuspend>
	for (;;){
	for(int i = 0; i < number_msg; i++){
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	e00d      	b.n	8000e80 <task_spam+0x30>
		printf("%s \r\n", message);
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <task_spam+0x4c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480d      	ldr	r0, [pc, #52]	@ (8000ea0 <task_spam+0x50>)
 8000e6c:	f006 fc4a 	bl	8007704 <iprintf>
		vTaskDelay(Period_Delay_msg);
 8000e70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <task_spam+0x54>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f004 fd4f 	bl	8005918 <vTaskDelay>
	for(int i = 0; i < number_msg; i++){
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <task_spam+0x58>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	dbec      	blt.n	8000e64 <task_spam+0x14>
	}
	vTaskResume(h_task_shell); //without this line the shell command line doesn't display properly
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <task_spam+0x5c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f004 fe3e 	bl	8005b10 <vTaskResume>
	vTaskSuspend(NULL);
 8000e94:	2000      	movs	r0, #0
 8000e96:	f004 fd75 	bl	8005984 <vTaskSuspend>
	for(int i = 0; i < number_msg; i++){
 8000e9a:	e7e0      	b.n	8000e5e <task_spam+0xe>
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	08008ad8 	.word	0x08008ad8
 8000ea4:	200002e8 	.word	0x200002e8
 8000ea8:	200002ec 	.word	0x200002ec
 8000eac:	200002fc 	.word	0x200002fc

08000eb0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000eb4:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000eb6:	4a23      	ldr	r2, [pc, #140]	@ (8000f44 <MX_USART2_UART_Init+0x94>)
 8000eb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eba:	4b21      	ldr	r3, [pc, #132]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ebc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ec0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ece:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eda:	4b19      	ldr	r3, [pc, #100]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee0:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ee6:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ef2:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ef8:	4811      	ldr	r0, [pc, #68]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000efa:	f001 fc8d 	bl	8002818 <HAL_UART_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f04:	f7ff fe25 	bl	8000b52 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f08:	2100      	movs	r1, #0
 8000f0a:	480d      	ldr	r0, [pc, #52]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000f0c:	f003 fcd3 	bl	80048b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000f16:	f7ff fe1c 	bl	8000b52 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4808      	ldr	r0, [pc, #32]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000f1e:	f003 fd08 	bl	8004932 <HAL_UARTEx_SetRxFifoThreshold>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000f28:	f7ff fe13 	bl	8000b52 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <MX_USART2_UART_Init+0x90>)
 8000f2e:	f003 fc89 	bl	8004844 <HAL_UARTEx_DisableFifoMode>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000f38:	f7ff fe0b 	bl	8000b52 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	2000030c 	.word	0x2000030c
 8000f44:	40004400 	.word	0x40004400

08000f48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b09a      	sub	sp, #104	@ 0x68
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f60:	f107 0310 	add.w	r3, r7, #16
 8000f64:	2244      	movs	r2, #68	@ 0x44
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f006 fd49 	bl	8007a00 <memset>
  if(uartHandle->Instance==USART2)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a23      	ldr	r2, [pc, #140]	@ (8001000 <HAL_UART_MspInit+0xb8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d13e      	bne.n	8000ff6 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4618      	mov	r0, r3
 8000f86:	f001 fa57 	bl	8002438 <HAL_RCCEx_PeriphCLKConfig>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f90:	f7ff fddf 	bl	8000b52 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f94:	4b1b      	ldr	r3, [pc, #108]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f98:	4a1a      	ldr	r2, [pc, #104]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000f9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa0:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_UART_MspInit+0xbc>)
 8000fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe2:	f000 fa7b 	bl	80014dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2105      	movs	r1, #5
 8000fea:	2026      	movs	r0, #38	@ 0x26
 8000fec:	f000 f981 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ff0:	2026      	movs	r0, #38	@ 0x26
 8000ff2:	f000 f998 	bl	8001326 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3768      	adds	r7, #104	@ 0x68
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40004400 	.word	0x40004400
 8001004:	40021000 	.word	0x40021000

08001008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800100a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800100c:	f7ff fec2 	bl	8000d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001036:	f006 fd37 	bl	8007aa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103a:	f7ff fcb5 	bl	80009a8 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
  ldr   r0, =_estack
 8001040:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800104c:	08008e80 	.word	0x08008e80
  ldr r2, =_sbss
 8001050:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001054:	200057bc 	.word	0x200057bc

08001058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_2_IRQHandler>

0800105a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f939 	bl	80012dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106a:	200f      	movs	r0, #15
 800106c:	f000 f80e 	bl	800108c <HAL_InitTick>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	e001      	b.n	8001080 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107c:	f7ff fd70 	bl	8000b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001080:	79fb      	ldrb	r3, [r7, #7]

}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_InitTick+0x68>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d022      	beq.n	80010e6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010a0:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <HAL_InitTick+0x6c>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_InitTick+0x68>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80010b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 f944 	bl	8001342 <HAL_SYSTICK_Config>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10f      	bne.n	80010e0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	d809      	bhi.n	80010da <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c6:	2200      	movs	r2, #0
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	f04f 30ff 	mov.w	r0, #4294967295
 80010ce:	f000 f910 	bl	80012f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d2:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <HAL_InitTick+0x70>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e007      	b.n	80010ea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e004      	b.n	80010ea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	e001      	b.n	80010ea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	2000000c 	.word	0x2000000c
 80010f8:	20000004 	.word	0x20000004
 80010fc:	20000008 	.word	0x20000008

08001100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <HAL_IncTick+0x1c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <HAL_IncTick+0x20>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4413      	add	r3, r2
 800110e:	4a03      	ldr	r2, [pc, #12]	@ (800111c <HAL_IncTick+0x1c>)
 8001110:	6013      	str	r3, [r2, #0]
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	200003a0 	.word	0x200003a0
 8001120:	2000000c 	.word	0x2000000c

08001124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return uwTick;
 8001128:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <HAL_GetTick+0x14>)
 800112a:	681b      	ldr	r3, [r3, #0]
}
 800112c:	4618      	mov	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	200003a0 	.word	0x200003a0

0800113c <__NVIC_SetPriorityGrouping>:
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	490c      	ldr	r1, [pc, #48]	@ (8001228 <__NVIC_SetPriority+0x4c>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4908      	ldr	r1, [pc, #32]	@ (800122c <__NVIC_SetPriority+0x50>)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	3b04      	subs	r3, #4
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	f04f 32ff 	mov.w	r2, #4294967295
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43da      	mvns	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	401a      	ands	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	f04f 31ff 	mov.w	r1, #4294967295
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43d9      	mvns	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	4313      	orrs	r3, r2
}
 800128a:	4618      	mov	r0, r3
 800128c:	3724      	adds	r7, #36	@ 0x24
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012a8:	d301      	bcc.n	80012ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00f      	b.n	80012ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <SysTick_Config+0x40>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b6:	210f      	movs	r1, #15
 80012b8:	f04f 30ff 	mov.w	r0, #4294967295
 80012bc:	f7ff ff8e 	bl	80011dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <SysTick_Config+0x40>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <SysTick_Config+0x40>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ff29 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001300:	f7ff ff40 	bl	8001184 <__NVIC_GetPriorityGrouping>
 8001304:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68b9      	ldr	r1, [r7, #8]
 800130a:	6978      	ldr	r0, [r7, #20]
 800130c:	f7ff ff90 	bl	8001230 <NVIC_EncodePriority>
 8001310:	4602      	mov	r2, r0
 8001312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff5f 	bl	80011dc <__NVIC_SetPriority>
}
 800131e:	bf00      	nop
 8001320:	3718      	adds	r7, #24
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff33 	bl	80011a0 <__NVIC_EnableIRQ>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ffa4 	bl	8001298 <SysTick_Config>
 8001350:	4603      	mov	r3, r0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800135a:	b480      	push	{r7}
 800135c:	b085      	sub	sp, #20
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d005      	beq.n	800137e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2204      	movs	r2, #4
 8001376:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	73fb      	strb	r3, [r7, #15]
 800137c:	e037      	b.n	80013ee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f022 020e 	bic.w	r2, r2, #14
 800138c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001398:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800139c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f022 0201 	bic.w	r2, r2, #1
 80013ac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	f003 021f 	and.w	r2, r3, #31
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	2101      	movs	r1, #1
 80013bc:	fa01 f202 	lsl.w	r2, r1, r2
 80013c0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80013ca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d00c      	beq.n	80013ee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80013e2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80013ec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2201      	movs	r2, #1
 80013f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d00d      	beq.n	8001440 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2204      	movs	r2, #4
 8001428:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2201      	movs	r2, #1
 800142e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
 800143e:	e047      	b.n	80014d0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f022 020e 	bic.w	r2, r2, #14
 800144e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 0201 	bic.w	r2, r2, #1
 800145e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800146a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800146e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001474:	f003 021f 	and.w	r2, r3, #31
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147c:	2101      	movs	r1, #1
 800147e:	fa01 f202 	lsl.w	r2, r1, r2
 8001482:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800148c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00c      	beq.n	80014b0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80014ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	4798      	blx	r3
    }
  }
  return status;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014dc:	b480      	push	{r7}
 80014de:	b087      	sub	sp, #28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014ea:	e15a      	b.n	80017a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	2101      	movs	r1, #1
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	fa01 f303 	lsl.w	r3, r1, r3
 80014f8:	4013      	ands	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f000 814c 	beq.w	800179c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0303 	and.w	r3, r3, #3
 800150c:	2b01      	cmp	r3, #1
 800150e:	d005      	beq.n	800151c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001518:	2b02      	cmp	r3, #2
 800151a:	d130      	bne.n	800157e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	2203      	movs	r2, #3
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	4013      	ands	r3, r2
 8001532:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4313      	orrs	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001552:	2201      	movs	r2, #1
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43db      	mvns	r3, r3
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	091b      	lsrs	r3, r3, #4
 8001568:	f003 0201 	and.w	r2, r3, #1
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	2b03      	cmp	r3, #3
 8001588:	d017      	beq.n	80015ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	2203      	movs	r2, #3
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4013      	ands	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f003 0303 	and.w	r3, r3, #3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d123      	bne.n	800160e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	220f      	movs	r2, #15
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43db      	mvns	r3, r3
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4013      	ands	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	691a      	ldr	r2, [r3, #16]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	f003 0307 	and.w	r3, r3, #7
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	08da      	lsrs	r2, r3, #3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3208      	adds	r2, #8
 8001608:	6939      	ldr	r1, [r7, #16]
 800160a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	2203      	movs	r2, #3
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43db      	mvns	r3, r3
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	4013      	ands	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0203 	and.w	r2, r3, #3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	4313      	orrs	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 80a6 	beq.w	800179c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001650:	4b5b      	ldr	r3, [pc, #364]	@ (80017c0 <HAL_GPIO_Init+0x2e4>)
 8001652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001654:	4a5a      	ldr	r2, [pc, #360]	@ (80017c0 <HAL_GPIO_Init+0x2e4>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6613      	str	r3, [r2, #96]	@ 0x60
 800165c:	4b58      	ldr	r3, [pc, #352]	@ (80017c0 <HAL_GPIO_Init+0x2e4>)
 800165e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001668:	4a56      	ldr	r2, [pc, #344]	@ (80017c4 <HAL_GPIO_Init+0x2e8>)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	089b      	lsrs	r3, r3, #2
 800166e:	3302      	adds	r3, #2
 8001670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	220f      	movs	r2, #15
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	43db      	mvns	r3, r3
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	4013      	ands	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001692:	d01f      	beq.n	80016d4 <HAL_GPIO_Init+0x1f8>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a4c      	ldr	r2, [pc, #304]	@ (80017c8 <HAL_GPIO_Init+0x2ec>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d019      	beq.n	80016d0 <HAL_GPIO_Init+0x1f4>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a4b      	ldr	r2, [pc, #300]	@ (80017cc <HAL_GPIO_Init+0x2f0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d013      	beq.n	80016cc <HAL_GPIO_Init+0x1f0>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a4a      	ldr	r2, [pc, #296]	@ (80017d0 <HAL_GPIO_Init+0x2f4>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d00d      	beq.n	80016c8 <HAL_GPIO_Init+0x1ec>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a49      	ldr	r2, [pc, #292]	@ (80017d4 <HAL_GPIO_Init+0x2f8>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d007      	beq.n	80016c4 <HAL_GPIO_Init+0x1e8>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a48      	ldr	r2, [pc, #288]	@ (80017d8 <HAL_GPIO_Init+0x2fc>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d101      	bne.n	80016c0 <HAL_GPIO_Init+0x1e4>
 80016bc:	2305      	movs	r3, #5
 80016be:	e00a      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016c0:	2306      	movs	r3, #6
 80016c2:	e008      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016c4:	2304      	movs	r3, #4
 80016c6:	e006      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016c8:	2303      	movs	r3, #3
 80016ca:	e004      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016cc:	2302      	movs	r3, #2
 80016ce:	e002      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016d0:	2301      	movs	r3, #1
 80016d2:	e000      	b.n	80016d6 <HAL_GPIO_Init+0x1fa>
 80016d4:	2300      	movs	r3, #0
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	f002 0203 	and.w	r2, r2, #3
 80016dc:	0092      	lsls	r2, r2, #2
 80016de:	4093      	lsls	r3, r2
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016e6:	4937      	ldr	r1, [pc, #220]	@ (80017c4 <HAL_GPIO_Init+0x2e8>)
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	3302      	adds	r3, #2
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016f4:	4b39      	ldr	r3, [pc, #228]	@ (80017dc <HAL_GPIO_Init+0x300>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	43db      	mvns	r3, r3
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001718:	4a30      	ldr	r2, [pc, #192]	@ (80017dc <HAL_GPIO_Init+0x300>)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800171e:	4b2f      	ldr	r3, [pc, #188]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	43db      	mvns	r3, r3
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	4013      	ands	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001742:	4a26      	ldr	r2, [pc, #152]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001748:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <HAL_GPIO_Init+0x300>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800176c:	4a1b      	ldr	r2, [pc, #108]	@ (80017dc <HAL_GPIO_Init+0x300>)
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001772:	4b1a      	ldr	r3, [pc, #104]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	43db      	mvns	r3, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	4313      	orrs	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001796:	4a11      	ldr	r2, [pc, #68]	@ (80017dc <HAL_GPIO_Init+0x300>)
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3301      	adds	r3, #1
 80017a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa22 f303 	lsr.w	r3, r2, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f47f ae9d 	bne.w	80014ec <HAL_GPIO_Init+0x10>
  }
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	371c      	adds	r7, #28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010000 	.word	0x40010000
 80017c8:	48000400 	.word	0x48000400
 80017cc:	48000800 	.word	0x48000800
 80017d0:	48000c00 	.word	0x48000c00
 80017d4:	48001000 	.word	0x48001000
 80017d8:	48001400 	.word	0x48001400
 80017dc:	40010400 	.word	0x40010400

080017e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	460b      	mov	r3, r1
 80017ea:	807b      	strh	r3, [r7, #2]
 80017ec:	4613      	mov	r3, r2
 80017ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017f0:	787b      	ldrb	r3, [r7, #1]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017f6:	887a      	ldrh	r2, [r7, #2]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017fc:	e002      	b.n	8001804 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017fe:	887a      	ldrh	r2, [r7, #2]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	695b      	ldr	r3, [r3, #20]
 8001820:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4013      	ands	r3, r2
 8001828:	041a      	lsls	r2, r3, #16
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	43d9      	mvns	r1, r3
 800182e:	887b      	ldrh	r3, [r7, #2]
 8001830:	400b      	ands	r3, r1
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	619a      	str	r2, [r3, #24]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	4013      	ands	r3, r2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d006      	beq.n	8001868 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800185a:	4a05      	ldr	r2, [pc, #20]	@ (8001870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800185c:	88fb      	ldrh	r3, [r7, #6]
 800185e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fff6 	bl	8000854 <HAL_GPIO_EXTI_Callback>
  }
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40010400 	.word	0x40010400

08001874 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d141      	bne.n	8001906 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001882:	4b4b      	ldr	r3, [pc, #300]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800188a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800188e:	d131      	bne.n	80018f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001890:	4b47      	ldr	r3, [pc, #284]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001896:	4a46      	ldr	r2, [pc, #280]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800189c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a0:	4b43      	ldr	r3, [pc, #268]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018a8:	4a41      	ldr	r2, [pc, #260]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018b0:	4b40      	ldr	r3, [pc, #256]	@ (80019b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2232      	movs	r2, #50	@ 0x32
 80018b6:	fb02 f303 	mul.w	r3, r2, r3
 80018ba:	4a3f      	ldr	r2, [pc, #252]	@ (80019b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	0c9b      	lsrs	r3, r3, #18
 80018c2:	3301      	adds	r3, #1
 80018c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018c6:	e002      	b.n	80018ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ce:	4b38      	ldr	r3, [pc, #224]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018da:	d102      	bne.n	80018e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1f2      	bne.n	80018c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018e2:	4b33      	ldr	r3, [pc, #204]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018ee:	d158      	bne.n	80019a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e057      	b.n	80019a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018f4:	4b2e      	ldr	r3, [pc, #184]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018fa:	4a2d      	ldr	r2, [pc, #180]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001900:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001904:	e04d      	b.n	80019a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800190c:	d141      	bne.n	8001992 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800190e:	4b28      	ldr	r3, [pc, #160]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800191a:	d131      	bne.n	8001980 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800191c:	4b24      	ldr	r3, [pc, #144]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800191e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001922:	4a23      	ldr	r2, [pc, #140]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001928:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800192c:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001934:	4a1e      	ldr	r2, [pc, #120]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001936:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800193a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800193c:	4b1d      	ldr	r3, [pc, #116]	@ (80019b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2232      	movs	r2, #50	@ 0x32
 8001942:	fb02 f303 	mul.w	r3, r2, r3
 8001946:	4a1c      	ldr	r2, [pc, #112]	@ (80019b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	0c9b      	lsrs	r3, r3, #18
 800194e:	3301      	adds	r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001952:	e002      	b.n	800195a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	3b01      	subs	r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001966:	d102      	bne.n	800196e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f2      	bne.n	8001954 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800196e:	4b10      	ldr	r3, [pc, #64]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800197a:	d112      	bne.n	80019a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e011      	b.n	80019a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001980:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001986:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800198c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001990:	e007      	b.n	80019a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001992:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800199a:	4a05      	ldr	r2, [pc, #20]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40007000 	.word	0x40007000
 80019b4:	20000004 	.word	0x20000004
 80019b8:	431bde83 	.word	0x431bde83

080019bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ca:	6093      	str	r3, [r2, #8]
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40007000 	.word	0x40007000

080019dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e2fe      	b.n	8001fec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d075      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019fa:	4b97      	ldr	r3, [pc, #604]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a04:	4b94      	ldr	r3, [pc, #592]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	2b0c      	cmp	r3, #12
 8001a12:	d102      	bne.n	8001a1a <HAL_RCC_OscConfig+0x3e>
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d002      	beq.n	8001a20 <HAL_RCC_OscConfig+0x44>
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	2b08      	cmp	r3, #8
 8001a1e:	d10b      	bne.n	8001a38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a20:	4b8d      	ldr	r3, [pc, #564]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d05b      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x108>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d157      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e2d9      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a40:	d106      	bne.n	8001a50 <HAL_RCC_OscConfig+0x74>
 8001a42:	4b85      	ldr	r3, [pc, #532]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a84      	ldr	r2, [pc, #528]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	e01d      	b.n	8001a8c <HAL_RCC_OscConfig+0xb0>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a58:	d10c      	bne.n	8001a74 <HAL_RCC_OscConfig+0x98>
 8001a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b7c      	ldr	r3, [pc, #496]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a7b      	ldr	r2, [pc, #492]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	e00b      	b.n	8001a8c <HAL_RCC_OscConfig+0xb0>
 8001a74:	4b78      	ldr	r3, [pc, #480]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a77      	ldr	r2, [pc, #476]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b75      	ldr	r3, [pc, #468]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a74      	ldr	r2, [pc, #464]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001a86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a94:	f7ff fb46 	bl	8001124 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a9c:	f7ff fb42 	bl	8001124 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b64      	cmp	r3, #100	@ 0x64
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e29e      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aae:	4b6a      	ldr	r3, [pc, #424]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0xc0>
 8001aba:	e014      	b.n	8001ae6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f7ff fb32 	bl	8001124 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac4:	f7ff fb2e 	bl	8001124 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b64      	cmp	r3, #100	@ 0x64
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e28a      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ad6:	4b60      	ldr	r3, [pc, #384]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f0      	bne.n	8001ac4 <HAL_RCC_OscConfig+0xe8>
 8001ae2:	e000      	b.n	8001ae6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d075      	beq.n	8001bde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001af2:	4b59      	ldr	r3, [pc, #356]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001afc:	4b56      	ldr	r3, [pc, #344]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	f003 0303 	and.w	r3, r3, #3
 8001b04:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	2b0c      	cmp	r3, #12
 8001b0a:	d102      	bne.n	8001b12 <HAL_RCC_OscConfig+0x136>
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d002      	beq.n	8001b18 <HAL_RCC_OscConfig+0x13c>
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	d11f      	bne.n	8001b58 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b18:	4b4f      	ldr	r3, [pc, #316]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_OscConfig+0x154>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e25d      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b30:	4b49      	ldr	r3, [pc, #292]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	061b      	lsls	r3, r3, #24
 8001b3e:	4946      	ldr	r1, [pc, #280]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b44:	4b45      	ldr	r3, [pc, #276]	@ (8001c5c <HAL_RCC_OscConfig+0x280>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fa9f 	bl	800108c <HAL_InitTick>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d043      	beq.n	8001bdc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e249      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d023      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b60:	4b3d      	ldr	r3, [pc, #244]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a3c      	ldr	r2, [pc, #240]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6c:	f7ff fada 	bl	8001124 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b74:	f7ff fad6 	bl	8001124 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e232      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b86:	4b34      	ldr	r3, [pc, #208]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d0f0      	beq.n	8001b74 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b92:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	061b      	lsls	r3, r3, #24
 8001ba0:	492d      	ldr	r1, [pc, #180]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	604b      	str	r3, [r1, #4]
 8001ba6:	e01a      	b.n	8001bde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a2a      	ldr	r2, [pc, #168]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001bae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fab6 	bl	8001124 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbc:	f7ff fab2 	bl	8001124 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e20e      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bce:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f0      	bne.n	8001bbc <HAL_RCC_OscConfig+0x1e0>
 8001bda:	e000      	b.n	8001bde <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bdc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d041      	beq.n	8001c6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d01c      	beq.n	8001c2c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bf2:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf8:	4a17      	ldr	r2, [pc, #92]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001bfa:	f043 0301 	orr.w	r3, r3, #1
 8001bfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c02:	f7ff fa8f 	bl	8001124 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c0a:	f7ff fa8b 	bl	8001124 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e1e7      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0ef      	beq.n	8001c0a <HAL_RCC_OscConfig+0x22e>
 8001c2a:	e020      	b.n	8001c6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c32:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <HAL_RCC_OscConfig+0x27c>)
 8001c34:	f023 0301 	bic.w	r3, r3, #1
 8001c38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c3c:	f7ff fa72 	bl	8001124 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c42:	e00d      	b.n	8001c60 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c44:	f7ff fa6e 	bl	8001124 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d906      	bls.n	8001c60 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e1ca      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c60:	4b8c      	ldr	r3, [pc, #560]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1ea      	bne.n	8001c44 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0304 	and.w	r3, r3, #4
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 80a6 	beq.w	8001dc8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c80:	4b84      	ldr	r3, [pc, #528]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_RCC_OscConfig+0x2b4>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e000      	b.n	8001c92 <HAL_RCC_OscConfig+0x2b6>
 8001c90:	2300      	movs	r3, #0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00d      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c96:	4b7f      	ldr	r3, [pc, #508]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ca2:	4b7c      	ldr	r3, [pc, #496]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cb2:	4b79      	ldr	r3, [pc, #484]	@ (8001e98 <HAL_RCC_OscConfig+0x4bc>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d118      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cbe:	4b76      	ldr	r3, [pc, #472]	@ (8001e98 <HAL_RCC_OscConfig+0x4bc>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a75      	ldr	r2, [pc, #468]	@ (8001e98 <HAL_RCC_OscConfig+0x4bc>)
 8001cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cca:	f7ff fa2b 	bl	8001124 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cd2:	f7ff fa27 	bl	8001124 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e183      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ce4:	4b6c      	ldr	r3, [pc, #432]	@ (8001e98 <HAL_RCC_OscConfig+0x4bc>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d108      	bne.n	8001d0a <HAL_RCC_OscConfig+0x32e>
 8001cf8:	4b66      	ldr	r3, [pc, #408]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cfe:	4a65      	ldr	r2, [pc, #404]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d08:	e024      	b.n	8001d54 <HAL_RCC_OscConfig+0x378>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	d110      	bne.n	8001d34 <HAL_RCC_OscConfig+0x358>
 8001d12:	4b60      	ldr	r3, [pc, #384]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d18:	4a5e      	ldr	r2, [pc, #376]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d1a:	f043 0304 	orr.w	r3, r3, #4
 8001d1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d22:	4b5c      	ldr	r3, [pc, #368]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d28:	4a5a      	ldr	r2, [pc, #360]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d32:	e00f      	b.n	8001d54 <HAL_RCC_OscConfig+0x378>
 8001d34:	4b57      	ldr	r3, [pc, #348]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3a:	4a56      	ldr	r2, [pc, #344]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d3c:	f023 0301 	bic.w	r3, r3, #1
 8001d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d44:	4b53      	ldr	r3, [pc, #332]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d4a:	4a52      	ldr	r2, [pc, #328]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d4c:	f023 0304 	bic.w	r3, r3, #4
 8001d50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d016      	beq.n	8001d8a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5c:	f7ff f9e2 	bl	8001124 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d62:	e00a      	b.n	8001d7a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d64:	f7ff f9de 	bl	8001124 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e138      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d7a:	4b46      	ldr	r3, [pc, #280]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0ed      	beq.n	8001d64 <HAL_RCC_OscConfig+0x388>
 8001d88:	e015      	b.n	8001db6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8a:	f7ff f9cb 	bl	8001124 <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d90:	e00a      	b.n	8001da8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d92:	f7ff f9c7 	bl	8001124 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e121      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001da8:	4b3a      	ldr	r3, [pc, #232]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1ed      	bne.n	8001d92 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001db6:	7ffb      	ldrb	r3, [r7, #31]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d105      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dbc:	4b35      	ldr	r3, [pc, #212]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc0:	4a34      	ldr	r2, [pc, #208]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001dc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0320 	and.w	r3, r3, #32
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d03c      	beq.n	8001e4e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d01c      	beq.n	8001e16 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001de2:	4a2c      	ldr	r2, [pc, #176]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dec:	f7ff f99a 	bl	8001124 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001df4:	f7ff f996 	bl	8001124 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e0f2      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0ef      	beq.n	8001df4 <HAL_RCC_OscConfig+0x418>
 8001e14:	e01b      	b.n	8001e4e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e16:	4b1f      	ldr	r3, [pc, #124]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e1e:	f023 0301 	bic.w	r3, r3, #1
 8001e22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e26:	f7ff f97d 	bl	8001124 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e2c:	e008      	b.n	8001e40 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e2e:	f7ff f979 	bl	8001124 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d901      	bls.n	8001e40 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e0d5      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e40:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1ef      	bne.n	8001e2e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 80c9 	beq.w	8001fea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e58:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 030c 	and.w	r3, r3, #12
 8001e60:	2b0c      	cmp	r3, #12
 8001e62:	f000 8083 	beq.w	8001f6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	69db      	ldr	r3, [r3, #28]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d15e      	bne.n	8001f2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a08      	ldr	r2, [pc, #32]	@ (8001e94 <HAL_RCC_OscConfig+0x4b8>)
 8001e74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7a:	f7ff f953 	bl	8001124 <HAL_GetTick>
 8001e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e80:	e00c      	b.n	8001e9c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e82:	f7ff f94f 	bl	8001124 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d905      	bls.n	8001e9c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e0ab      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9c:	4b55      	ldr	r3, [pc, #340]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1ec      	bne.n	8001e82 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea8:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	4b52      	ldr	r3, [pc, #328]	@ (8001ff8 <HAL_RCC_OscConfig+0x61c>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6a11      	ldr	r1, [r2, #32]
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001eb8:	3a01      	subs	r2, #1
 8001eba:	0112      	lsls	r2, r2, #4
 8001ebc:	4311      	orrs	r1, r2
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001ec2:	0212      	lsls	r2, r2, #8
 8001ec4:	4311      	orrs	r1, r2
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001eca:	0852      	lsrs	r2, r2, #1
 8001ecc:	3a01      	subs	r2, #1
 8001ece:	0552      	lsls	r2, r2, #21
 8001ed0:	4311      	orrs	r1, r2
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ed6:	0852      	lsrs	r2, r2, #1
 8001ed8:	3a01      	subs	r2, #1
 8001eda:	0652      	lsls	r2, r2, #25
 8001edc:	4311      	orrs	r1, r2
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001ee2:	06d2      	lsls	r2, r2, #27
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	4943      	ldr	r1, [pc, #268]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eec:	4b41      	ldr	r3, [pc, #260]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a40      	ldr	r2, [pc, #256]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ef6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4a3d      	ldr	r2, [pc, #244]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001efe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f04:	f7ff f90e 	bl	8001124 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff f90a 	bl	8001124 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e066      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f1e:	4b35      	ldr	r3, [pc, #212]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x530>
 8001f2a:	e05e      	b.n	8001fea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4b31      	ldr	r3, [pc, #196]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a30      	ldr	r2, [pc, #192]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f38:	f7ff f8f4 	bl	8001124 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f40:	f7ff f8f0 	bl	8001124 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e04c      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f52:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001f5e:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f60:	68da      	ldr	r2, [r3, #12]
 8001f62:	4924      	ldr	r1, [pc, #144]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f64:	4b25      	ldr	r3, [pc, #148]	@ (8001ffc <HAL_RCC_OscConfig+0x620>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	60cb      	str	r3, [r1, #12]
 8001f6a:	e03e      	b.n	8001fea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	69db      	ldr	r3, [r3, #28]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e039      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f78:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <HAL_RCC_OscConfig+0x618>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f003 0203 	and.w	r2, r3, #3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d12c      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f96:	3b01      	subs	r3, #1
 8001f98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d123      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d11b      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d113      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc8:	085b      	lsrs	r3, r3, #1
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d109      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fdc:	085b      	lsrs	r3, r3, #1
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d001      	beq.n	8001fea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	019f800c 	.word	0x019f800c
 8001ffc:	feeefffc 	.word	0xfeeefffc

08002000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e11e      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002018:	4b91      	ldr	r3, [pc, #580]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 030f 	and.w	r3, r3, #15
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d910      	bls.n	8002048 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b8e      	ldr	r3, [pc, #568]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f023 020f 	bic.w	r2, r3, #15
 800202e:	498c      	ldr	r1, [pc, #560]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4313      	orrs	r3, r2
 8002034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002036:	4b8a      	ldr	r3, [pc, #552]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 030f 	and.w	r3, r3, #15
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	d001      	beq.n	8002048 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e106      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	2b00      	cmp	r3, #0
 8002052:	d073      	beq.n	800213c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b03      	cmp	r3, #3
 800205a:	d129      	bne.n	80020b0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800205c:	4b81      	ldr	r3, [pc, #516]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0f4      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800206c:	f000 f99e 	bl	80023ac <RCC_GetSysClockFreqFromPLLSource>
 8002070:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4a7c      	ldr	r2, [pc, #496]	@ (8002268 <HAL_RCC_ClockConfig+0x268>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d93f      	bls.n	80020fa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800207a:	4b7a      	ldr	r3, [pc, #488]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d009      	beq.n	800209a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800208e:	2b00      	cmp	r3, #0
 8002090:	d033      	beq.n	80020fa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002096:	2b00      	cmp	r3, #0
 8002098:	d12f      	bne.n	80020fa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800209a:	4b72      	ldr	r3, [pc, #456]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020a2:	4a70      	ldr	r2, [pc, #448]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	e024      	b.n	80020fa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d109      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0c6      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c8:	4b66      	ldr	r3, [pc, #408]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0be      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80020d8:	f000 f8ce 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4a61      	ldr	r2, [pc, #388]	@ (8002268 <HAL_RCC_ClockConfig+0x268>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d909      	bls.n	80020fa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80020e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020ee:	4a5d      	ldr	r2, [pc, #372]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020f4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80020f6:	2380      	movs	r3, #128	@ 0x80
 80020f8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020fa:	4b5a      	ldr	r3, [pc, #360]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f023 0203 	bic.w	r2, r3, #3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	4957      	ldr	r1, [pc, #348]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002108:	4313      	orrs	r3, r2
 800210a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800210c:	f7ff f80a 	bl	8001124 <HAL_GetTick>
 8002110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002112:	e00a      	b.n	800212a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002114:	f7ff f806 	bl	8001124 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002122:	4293      	cmp	r3, r2
 8002124:	d901      	bls.n	800212a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e095      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212a:	4b4e      	ldr	r3, [pc, #312]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 020c 	and.w	r2, r3, #12
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	429a      	cmp	r2, r3
 800213a:	d1eb      	bne.n	8002114 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d023      	beq.n	8002190 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	d005      	beq.n	8002160 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002154:	4b43      	ldr	r3, [pc, #268]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	4a42      	ldr	r2, [pc, #264]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800215a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800215e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	2b00      	cmp	r3, #0
 800216a:	d007      	beq.n	800217c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800216c:	4b3d      	ldr	r3, [pc, #244]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002174:	4a3b      	ldr	r2, [pc, #236]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002176:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800217a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800217c:	4b39      	ldr	r3, [pc, #228]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4936      	ldr	r1, [pc, #216]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
 800218e:	e008      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b80      	cmp	r3, #128	@ 0x80
 8002194:	d105      	bne.n	80021a2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002196:	4b33      	ldr	r3, [pc, #204]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	4a32      	ldr	r2, [pc, #200]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 800219c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021a0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021a2:	4b2f      	ldr	r3, [pc, #188]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d21d      	bcs.n	80021ec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f023 020f 	bic.w	r2, r3, #15
 80021b8:	4929      	ldr	r1, [pc, #164]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	4313      	orrs	r3, r2
 80021be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021c0:	f7fe ffb0 	bl	8001124 <HAL_GetTick>
 80021c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c6:	e00a      	b.n	80021de <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c8:	f7fe ffac 	bl	8001124 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e03b      	b.n	8002256 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b20      	ldr	r3, [pc, #128]	@ (8002260 <HAL_RCC_ClockConfig+0x260>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1ed      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	4917      	ldr	r1, [pc, #92]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002206:	4313      	orrs	r3, r2
 8002208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b00      	cmp	r3, #0
 8002214:	d009      	beq.n	800222a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002216:	4b13      	ldr	r3, [pc, #76]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	490f      	ldr	r1, [pc, #60]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800222a:	f000 f825 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 800222e:	4602      	mov	r2, r0
 8002230:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <HAL_RCC_ClockConfig+0x264>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	091b      	lsrs	r3, r3, #4
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	490c      	ldr	r1, [pc, #48]	@ (800226c <HAL_RCC_ClockConfig+0x26c>)
 800223c:	5ccb      	ldrb	r3, [r1, r3]
 800223e:	f003 031f 	and.w	r3, r3, #31
 8002242:	fa22 f303 	lsr.w	r3, r2, r3
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <HAL_RCC_ClockConfig+0x270>)
 8002248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800224a:	4b0a      	ldr	r3, [pc, #40]	@ (8002274 <HAL_RCC_ClockConfig+0x274>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe ff1c 	bl	800108c <HAL_InitTick>
 8002254:	4603      	mov	r3, r0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40022000 	.word	0x40022000
 8002264:	40021000 	.word	0x40021000
 8002268:	04c4b400 	.word	0x04c4b400
 800226c:	08008cfc 	.word	0x08008cfc
 8002270:	20000004 	.word	0x20000004
 8002274:	20000008 	.word	0x20000008

08002278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002278:	b480      	push	{r7}
 800227a:	b087      	sub	sp, #28
 800227c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
 8002286:	2b04      	cmp	r3, #4
 8002288:	d102      	bne.n	8002290 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800228a:	4b2a      	ldr	r3, [pc, #168]	@ (8002334 <HAL_RCC_GetSysClockFreq+0xbc>)
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	e047      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002290:	4b27      	ldr	r3, [pc, #156]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 030c 	and.w	r3, r3, #12
 8002298:	2b08      	cmp	r3, #8
 800229a:	d102      	bne.n	80022a2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800229c:	4b26      	ldr	r3, [pc, #152]	@ (8002338 <HAL_RCC_GetSysClockFreq+0xc0>)
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	e03e      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80022a2:	4b23      	ldr	r3, [pc, #140]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b0c      	cmp	r3, #12
 80022ac:	d136      	bne.n	800231c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	3301      	adds	r3, #1
 80022c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d10c      	bne.n	80022e6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002338 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d4:	4a16      	ldr	r2, [pc, #88]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022d6:	68d2      	ldr	r2, [r2, #12]
 80022d8:	0a12      	lsrs	r2, r2, #8
 80022da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	617b      	str	r3, [r7, #20]
      break;
 80022e4:	e00c      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022e6:	4a13      	ldr	r2, [pc, #76]	@ (8002334 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ee:	4a10      	ldr	r2, [pc, #64]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022f0:	68d2      	ldr	r2, [r2, #12]
 80022f2:	0a12      	lsrs	r2, r2, #8
 80022f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022f8:	fb02 f303 	mul.w	r3, r2, r3
 80022fc:	617b      	str	r3, [r7, #20]
      break;
 80022fe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002300:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	0e5b      	lsrs	r3, r3, #25
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	3301      	adds	r3, #1
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	fbb2 f3f3 	udiv	r3, r2, r3
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	e001      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002320:	693b      	ldr	r3, [r7, #16]
}
 8002322:	4618      	mov	r0, r3
 8002324:	371c      	adds	r7, #28
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	00f42400 	.word	0x00f42400
 8002338:	016e3600 	.word	0x016e3600

0800233c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002340:	4b03      	ldr	r3, [pc, #12]	@ (8002350 <HAL_RCC_GetHCLKFreq+0x14>)
 8002342:	681b      	ldr	r3, [r3, #0]
}
 8002344:	4618      	mov	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	20000004 	.word	0x20000004

08002354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002358:	f7ff fff0 	bl	800233c <HAL_RCC_GetHCLKFreq>
 800235c:	4602      	mov	r2, r0
 800235e:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	4904      	ldr	r1, [pc, #16]	@ (800237c <HAL_RCC_GetPCLK1Freq+0x28>)
 800236a:	5ccb      	ldrb	r3, [r1, r3]
 800236c:	f003 031f 	and.w	r3, r3, #31
 8002370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002374:	4618      	mov	r0, r3
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000
 800237c:	08008d0c 	.word	0x08008d0c

08002380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002384:	f7ff ffda 	bl	800233c <HAL_RCC_GetHCLKFreq>
 8002388:	4602      	mov	r2, r0
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	0adb      	lsrs	r3, r3, #11
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	4904      	ldr	r1, [pc, #16]	@ (80023a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002396:	5ccb      	ldrb	r3, [r1, r3]
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40021000 	.word	0x40021000
 80023a8:	08008d0c 	.word	0x08008d0c

080023ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023b2:	4b1e      	ldr	r3, [pc, #120]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023bc:	4b1b      	ldr	r3, [pc, #108]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	3301      	adds	r3, #1
 80023c8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d10c      	bne.n	80023ea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023d0:	4a17      	ldr	r2, [pc, #92]	@ (8002430 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	4a14      	ldr	r2, [pc, #80]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023da:	68d2      	ldr	r2, [r2, #12]
 80023dc:	0a12      	lsrs	r2, r2, #8
 80023de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
    break;
 80023e8:	e00c      	b.n	8002404 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023ea:	4a12      	ldr	r2, [pc, #72]	@ (8002434 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4a0e      	ldr	r2, [pc, #56]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023f4:	68d2      	ldr	r2, [r2, #12]
 80023f6:	0a12      	lsrs	r2, r2, #8
 80023f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023fc:	fb02 f303 	mul.w	r3, r2, r3
 8002400:	617b      	str	r3, [r7, #20]
    break;
 8002402:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002404:	4b09      	ldr	r3, [pc, #36]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0e5b      	lsrs	r3, r3, #25
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	3301      	adds	r3, #1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	fbb2 f3f3 	udiv	r3, r2, r3
 800241c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800241e:	687b      	ldr	r3, [r7, #4]
}
 8002420:	4618      	mov	r0, r3
 8002422:	371c      	adds	r7, #28
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	40021000 	.word	0x40021000
 8002430:	016e3600 	.word	0x016e3600
 8002434:	00f42400 	.word	0x00f42400

08002438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002440:	2300      	movs	r3, #0
 8002442:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002444:	2300      	movs	r3, #0
 8002446:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 8098 	beq.w	8002586 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002456:	2300      	movs	r3, #0
 8002458:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245a:	4b43      	ldr	r3, [pc, #268]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10d      	bne.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	4b40      	ldr	r3, [pc, #256]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246a:	4a3f      	ldr	r2, [pc, #252]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800246c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002470:	6593      	str	r3, [r2, #88]	@ 0x58
 8002472:	4b3d      	ldr	r3, [pc, #244]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247a:	60bb      	str	r3, [r7, #8]
 800247c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800247e:	2301      	movs	r3, #1
 8002480:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002482:	4b3a      	ldr	r3, [pc, #232]	@ (800256c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a39      	ldr	r2, [pc, #228]	@ (800256c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800248e:	f7fe fe49 	bl	8001124 <HAL_GetTick>
 8002492:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002494:	e009      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002496:	f7fe fe45 	bl	8001124 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d902      	bls.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	74fb      	strb	r3, [r7, #19]
        break;
 80024a8:	e005      	b.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024aa:	4b30      	ldr	r3, [pc, #192]	@ (800256c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0ef      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80024b6:	7cfb      	ldrb	r3, [r7, #19]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d159      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024c6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d01e      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d019      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024d8:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024e4:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002504:	4a18      	ldr	r2, [pc, #96]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d016      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002516:	f7fe fe05 	bl	8001124 <HAL_GetTick>
 800251a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800251c:	e00b      	b.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251e:	f7fe fe01 	bl	8001124 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	f241 3288 	movw	r2, #5000	@ 0x1388
 800252c:	4293      	cmp	r3, r2
 800252e:	d902      	bls.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	74fb      	strb	r3, [r7, #19]
            break;
 8002534:	e006      	b.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002536:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0ec      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002544:	7cfb      	ldrb	r3, [r7, #19]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10b      	bne.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800254a:	4b07      	ldr	r3, [pc, #28]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002550:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	4903      	ldr	r1, [pc, #12]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800255a:	4313      	orrs	r3, r2
 800255c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002560:	e008      	b.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002562:	7cfb      	ldrb	r3, [r7, #19]
 8002564:	74bb      	strb	r3, [r7, #18]
 8002566:	e005      	b.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002568:	40021000 	.word	0x40021000
 800256c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002574:	7c7b      	ldrb	r3, [r7, #17]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d105      	bne.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800257a:	4ba6      	ldr	r3, [pc, #664]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257e:	4aa5      	ldr	r2, [pc, #660]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002580:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002584:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00a      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002592:	4ba0      	ldr	r3, [pc, #640]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002598:	f023 0203 	bic.w	r2, r3, #3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	499c      	ldr	r1, [pc, #624]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00a      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025b4:	4b97      	ldr	r3, [pc, #604]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ba:	f023 020c 	bic.w	r2, r3, #12
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	4994      	ldr	r1, [pc, #592]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00a      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025d6:	4b8f      	ldr	r3, [pc, #572]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	498b      	ldr	r1, [pc, #556]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00a      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025f8:	4b86      	ldr	r3, [pc, #536]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	4983      	ldr	r1, [pc, #524]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002608:	4313      	orrs	r3, r2
 800260a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0320 	and.w	r3, r3, #32
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00a      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800261a:	4b7e      	ldr	r3, [pc, #504]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800261c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002620:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	497a      	ldr	r1, [pc, #488]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262a:	4313      	orrs	r3, r2
 800262c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00a      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800263c:	4b75      	ldr	r3, [pc, #468]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002642:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	4972      	ldr	r1, [pc, #456]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00a      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800265e:	4b6d      	ldr	r3, [pc, #436]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002664:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	4969      	ldr	r1, [pc, #420]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800266e:	4313      	orrs	r3, r2
 8002670:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00a      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002680:	4b64      	ldr	r3, [pc, #400]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002686:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	4961      	ldr	r1, [pc, #388]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002690:	4313      	orrs	r3, r2
 8002692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00a      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	4958      	ldr	r1, [pc, #352]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d015      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026c4:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d2:	4950      	ldr	r1, [pc, #320]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026e2:	d105      	bne.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	4a4a      	ldr	r2, [pc, #296]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d015      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80026fc:	4b45      	ldr	r3, [pc, #276]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002702:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800270a:	4942      	ldr	r1, [pc, #264]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800270c:	4313      	orrs	r3, r2
 800270e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002716:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800271a:	d105      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800271c:	4b3d      	ldr	r3, [pc, #244]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a3c      	ldr	r2, [pc, #240]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002726:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d015      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002734:	4b37      	ldr	r3, [pc, #220]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	4934      	ldr	r1, [pc, #208]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002744:	4313      	orrs	r3, r2
 8002746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002752:	d105      	bne.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002754:	4b2f      	ldr	r3, [pc, #188]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	4a2e      	ldr	r2, [pc, #184]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800275a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800275e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d015      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800276c:	4b29      	ldr	r3, [pc, #164]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002772:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800277a:	4926      	ldr	r1, [pc, #152]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002786:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800278a:	d105      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800278c:	4b21      	ldr	r3, [pc, #132]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	4a20      	ldr	r2, [pc, #128]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002796:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d015      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b2:	4918      	ldr	r1, [pc, #96]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027c2:	d105      	bne.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027c4:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4a12      	ldr	r2, [pc, #72]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d015      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80027dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ea:	490a      	ldr	r1, [pc, #40]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027fa:	d105      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	4a04      	ldr	r2, [pc, #16]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002802:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002806:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002808:	7cbb      	ldrb	r3, [r7, #18]
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40021000 	.word	0x40021000

08002818 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e042      	b.n	80028b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002830:	2b00      	cmp	r3, #0
 8002832:	d106      	bne.n	8002842 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f7fe fb83 	bl	8000f48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2224      	movs	r2, #36	@ 0x24
 8002846:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0201 	bic.w	r2, r2, #1
 8002858:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 ff30 	bl	80036c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 fc61 	bl	8003130 <UART_SetConfig>
 800286e:	4603      	mov	r3, r0
 8002870:	2b01      	cmp	r3, #1
 8002872:	d101      	bne.n	8002878 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e01b      	b.n	80028b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002886:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002896:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0201 	orr.w	r2, r2, #1
 80028a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 ffaf 	bl	800380c <UART_CheckIdleState>
 80028ae:	4603      	mov	r3, r0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	@ 0x28
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	4613      	mov	r3, r2
 80028c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d17b      	bne.n	80029ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <HAL_UART_Transmit+0x26>
 80028d8:	88fb      	ldrh	r3, [r7, #6]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e074      	b.n	80029cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2221      	movs	r2, #33	@ 0x21
 80028ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028f2:	f7fe fc17 	bl	8001124 <HAL_GetTick>
 80028f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	88fa      	ldrh	r2, [r7, #6]
 80028fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002910:	d108      	bne.n	8002924 <HAL_UART_Transmit+0x6c>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d104      	bne.n	8002924 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	61bb      	str	r3, [r7, #24]
 8002922:	e003      	b.n	800292c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002928:	2300      	movs	r3, #0
 800292a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800292c:	e030      	b.n	8002990 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2200      	movs	r2, #0
 8002936:	2180      	movs	r1, #128	@ 0x80
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f001 f811 	bl	8003960 <UART_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e03d      	b.n	80029cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10b      	bne.n	800296e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002964:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	3302      	adds	r3, #2
 800296a:	61bb      	str	r3, [r7, #24]
 800296c:	e007      	b.n	800297e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	781a      	ldrb	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	3301      	adds	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002984:	b29b      	uxth	r3, r3
 8002986:	3b01      	subs	r3, #1
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1c8      	bne.n	800292e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2200      	movs	r2, #0
 80029a4:	2140      	movs	r1, #64	@ 0x40
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 ffda 	bl	8003960 <UART_WaitOnFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d005      	beq.n	80029be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2220      	movs	r2, #32
 80029b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e006      	b.n	80029cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2220      	movs	r2, #32
 80029c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	e000      	b.n	80029cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80029ca:	2302      	movs	r3, #2
  }
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3720      	adds	r7, #32
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029e8:	2b20      	cmp	r3, #32
 80029ea:	d137      	bne.n	8002a5c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <HAL_UART_Receive_IT+0x24>
 80029f2:	88fb      	ldrh	r3, [r7, #6]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e030      	b.n	8002a5e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a18      	ldr	r2, [pc, #96]	@ (8002a68 <HAL_UART_Receive_IT+0x94>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d01f      	beq.n	8002a4c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d018      	beq.n	8002a4c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	e853 3f00 	ldrex	r3, [r3]
 8002a26:	613b      	str	r3, [r7, #16]
   return(result);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	623b      	str	r3, [r7, #32]
 8002a3a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3c:	69f9      	ldr	r1, [r7, #28]
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	e841 2300 	strex	r3, r2, [r1]
 8002a44:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e6      	bne.n	8002a1a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 fff2 	bl	8003a3c <UART_Start_Receive_IT>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	e000      	b.n	8002a5e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a5c:	2302      	movs	r3, #2
  }
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3728      	adds	r7, #40	@ 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40008000 	.word	0x40008000

08002a6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b0ba      	sub	sp, #232	@ 0xe8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002a92:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002a96:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002aa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d11b      	bne.n	8002ae0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d015      	beq.n	8002ae0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d105      	bne.n	8002acc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 8300 	beq.w	80030d6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
      }
      return;
 8002ade:	e2fa      	b.n	80030d6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ae0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 8123 	beq.w	8002d30 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002aea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002aee:	4b8d      	ldr	r3, [pc, #564]	@ (8002d24 <HAL_UART_IRQHandler+0x2b8>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002af6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002afa:	4b8b      	ldr	r3, [pc, #556]	@ (8002d28 <HAL_UART_IRQHandler+0x2bc>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 8116 	beq.w	8002d30 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d011      	beq.n	8002b34 <HAL_UART_IRQHandler+0xc8>
 8002b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00b      	beq.n	8002b34 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2201      	movs	r2, #1
 8002b22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b2a:	f043 0201 	orr.w	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d011      	beq.n	8002b64 <HAL_UART_IRQHandler+0xf8>
 8002b40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00b      	beq.n	8002b64 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2202      	movs	r2, #2
 8002b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5a:	f043 0204 	orr.w	r2, r3, #4
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d011      	beq.n	8002b94 <HAL_UART_IRQHandler+0x128>
 8002b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00b      	beq.n	8002b94 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2204      	movs	r2, #4
 8002b82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b8a:	f043 0202 	orr.w	r2, r3, #2
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d017      	beq.n	8002bd0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ba4:	f003 0320 	and.w	r3, r3, #32
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d105      	bne.n	8002bb8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002bac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002bb0:	4b5c      	ldr	r3, [pc, #368]	@ (8002d24 <HAL_UART_IRQHandler+0x2b8>)
 8002bb2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00b      	beq.n	8002bd0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc6:	f043 0208 	orr.w	r2, r3, #8
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d012      	beq.n	8002c02 <HAL_UART_IRQHandler+0x196>
 8002bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002be0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00c      	beq.n	8002c02 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bf0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8266 	beq.w	80030da <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c12:	f003 0320 	and.w	r3, r3, #32
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d013      	beq.n	8002c42 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002c1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c1e:	f003 0320 	and.w	r3, r3, #32
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d105      	bne.n	8002c32 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c56:	2b40      	cmp	r3, #64	@ 0x40
 8002c58:	d005      	beq.n	8002c66 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002c5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d054      	beq.n	8002d10 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f001 f80a 	bl	8003c80 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c76:	2b40      	cmp	r3, #64	@ 0x40
 8002c78:	d146      	bne.n	8002d08 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	3308      	adds	r3, #8
 8002c80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c88:	e853 3f00 	ldrex	r3, [r3]
 8002c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002c90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002ca6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002caa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002cb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002cb6:	e841 2300 	strex	r3, r2, [r1]
 8002cba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002cbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1d9      	bne.n	8002c7a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d017      	beq.n	8002d00 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cd6:	4a15      	ldr	r2, [pc, #84]	@ (8002d2c <HAL_UART_IRQHandler+0x2c0>)
 8002cd8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fb93 	bl	800140c <HAL_DMA_Abort_IT>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d019      	beq.n	8002d20 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cfe:	e00f      	b.n	8002d20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 f9ff 	bl	8003104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d06:	e00b      	b.n	8002d20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 f9fb 	bl	8003104 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d0e:	e007      	b.n	8002d20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f9f7 	bl	8003104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8002d1e:	e1dc      	b.n	80030da <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d20:	bf00      	nop
    return;
 8002d22:	e1da      	b.n	80030da <HAL_UART_IRQHandler+0x66e>
 8002d24:	10000001 	.word	0x10000001
 8002d28:	04000120 	.word	0x04000120
 8002d2c:	08003d4d 	.word	0x08003d4d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	f040 8170 	bne.w	800301a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3e:	f003 0310 	and.w	r3, r3, #16
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 8169 	beq.w	800301a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d4c:	f003 0310 	and.w	r3, r3, #16
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 8162 	beq.w	800301a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2210      	movs	r2, #16
 8002d5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d68:	2b40      	cmp	r3, #64	@ 0x40
 8002d6a:	f040 80d8 	bne.w	8002f1e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 80af 	beq.w	8002ee4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002d8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002d90:	429a      	cmp	r2, r3
 8002d92:	f080 80a7 	bcs.w	8002ee4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002d9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0320 	and.w	r3, r3, #32
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f040 8087 	bne.w	8002ec2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002dc0:	e853 3f00 	ldrex	r3, [r3]
 8002dc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002de2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002dea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002dee:	e841 2300 	strex	r3, r2, [r1]
 8002df2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002df6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1da      	bne.n	8002db4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3308      	adds	r3, #8
 8002e04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e08:	e853 3f00 	ldrex	r3, [r3]
 8002e0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e10:	f023 0301 	bic.w	r3, r3, #1
 8002e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3308      	adds	r3, #8
 8002e1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002e26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002e2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002e2e:	e841 2300 	strex	r3, r2, [r1]
 8002e32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002e34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1e1      	bne.n	8002dfe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3308      	adds	r3, #8
 8002e40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e44:	e853 3f00 	ldrex	r3, [r3]
 8002e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002e4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	3308      	adds	r3, #8
 8002e5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002e5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002e60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002e64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e66:	e841 2300 	strex	r3, r2, [r1]
 8002e6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002e6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1e3      	bne.n	8002e3a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e88:	e853 3f00 	ldrex	r3, [r3]
 8002e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e90:	f023 0310 	bic.w	r3, r3, #16
 8002e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ea2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ea4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ea8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e4      	bne.n	8002e80 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fe fa4c 	bl	800135a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	4619      	mov	r1, r3
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f91b 	bl	8003118 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002ee2:	e0fc      	b.n	80030de <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002eea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	f040 80f5 	bne.w	80030de <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0320 	and.w	r3, r3, #32
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	f040 80eb 	bne.w	80030de <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002f14:	4619      	mov	r1, r3
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 f8fe 	bl	8003118 <HAL_UARTEx_RxEventCallback>
      return;
 8002f1c:	e0df      	b.n	80030de <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 80d1 	beq.w	80030e2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8002f40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 80cc 	beq.w	80030e2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f52:	e853 3f00 	ldrex	r3, [r3]
 8002f56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f74:	e841 2300 	strex	r3, r2, [r1]
 8002f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1e4      	bne.n	8002f4a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3308      	adds	r3, #8
 8002f86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	e853 3f00 	ldrex	r3, [r3]
 8002f8e:	623b      	str	r3, [r7, #32]
   return(result);
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	3308      	adds	r3, #8
 8002fa4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002fa8:	633a      	str	r2, [r7, #48]	@ 0x30
 8002faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fb0:	e841 2300 	strex	r3, r2, [r1]
 8002fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e1      	bne.n	8002f80 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	e853 3f00 	ldrex	r3, [r3]
 8002fdc:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f023 0310 	bic.w	r3, r3, #16
 8002fe4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	461a      	mov	r2, r3
 8002fee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ff2:	61fb      	str	r3, [r7, #28]
 8002ff4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff6:	69b9      	ldr	r1, [r7, #24]
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	617b      	str	r3, [r7, #20]
   return(result);
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e4      	bne.n	8002fd0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2202      	movs	r2, #2
 800300a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800300c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003010:	4619      	mov	r1, r3
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f880 	bl	8003118 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003018:	e063      	b.n	80030e2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800301a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800301e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00e      	beq.n	8003044 <HAL_UART_IRQHandler+0x5d8>
 8003026:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800302a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d008      	beq.n	8003044 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800303a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f001 fbe3 	bl	8004808 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003042:	e051      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304c:	2b00      	cmp	r3, #0
 800304e:	d014      	beq.n	800307a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003058:	2b00      	cmp	r3, #0
 800305a:	d105      	bne.n	8003068 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800305c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003060:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800306c:	2b00      	cmp	r3, #0
 800306e:	d03a      	beq.n	80030e6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	4798      	blx	r3
    }
    return;
 8003078:	e035      	b.n	80030e6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800307a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_UART_IRQHandler+0x62e>
 8003086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800308a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 fe6c 	bl	8003d70 <UART_EndTransmit_IT>
    return;
 8003098:	e026      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800309a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800309e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d009      	beq.n	80030ba <HAL_UART_IRQHandler+0x64e>
 80030a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f001 fbbc 	bl	8004830 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030b8:	e016      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80030ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d010      	beq.n	80030e8 <HAL_UART_IRQHandler+0x67c>
 80030c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	da0c      	bge.n	80030e8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f001 fba4 	bl	800481c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030d4:	e008      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80030d6:	bf00      	nop
 80030d8:	e006      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
    return;
 80030da:	bf00      	nop
 80030dc:	e004      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80030de:	bf00      	nop
 80030e0:	e002      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80030e2:	bf00      	nop
 80030e4:	e000      	b.n	80030e8 <HAL_UART_IRQHandler+0x67c>
    return;
 80030e6:	bf00      	nop
  }
}
 80030e8:	37e8      	adds	r7, #232	@ 0xe8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop

080030f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003134:	b08c      	sub	sp, #48	@ 0x30
 8003136:	af00      	add	r7, sp, #0
 8003138:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	431a      	orrs	r2, r3
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	431a      	orrs	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	4313      	orrs	r3, r2
 8003156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4bab      	ldr	r3, [pc, #684]	@ (800340c <UART_SetConfig+0x2dc>)
 8003160:	4013      	ands	r3, r2
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003168:	430b      	orrs	r3, r1
 800316a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	68da      	ldr	r2, [r3, #12]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4aa0      	ldr	r2, [pc, #640]	@ (8003410 <UART_SetConfig+0x2e0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d004      	beq.n	800319c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003198:	4313      	orrs	r3, r2
 800319a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80031a6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ba:	f023 010f 	bic.w	r1, r3, #15
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a91      	ldr	r2, [pc, #580]	@ (8003414 <UART_SetConfig+0x2e4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d125      	bne.n	8003220 <UART_SetConfig+0xf0>
 80031d4:	4b90      	ldr	r3, [pc, #576]	@ (8003418 <UART_SetConfig+0x2e8>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f003 0303 	and.w	r3, r3, #3
 80031de:	2b03      	cmp	r3, #3
 80031e0:	d81a      	bhi.n	8003218 <UART_SetConfig+0xe8>
 80031e2:	a201      	add	r2, pc, #4	@ (adr r2, 80031e8 <UART_SetConfig+0xb8>)
 80031e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e8:	080031f9 	.word	0x080031f9
 80031ec:	08003209 	.word	0x08003209
 80031f0:	08003201 	.word	0x08003201
 80031f4:	08003211 	.word	0x08003211
 80031f8:	2301      	movs	r3, #1
 80031fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031fe:	e0d6      	b.n	80033ae <UART_SetConfig+0x27e>
 8003200:	2302      	movs	r3, #2
 8003202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003206:	e0d2      	b.n	80033ae <UART_SetConfig+0x27e>
 8003208:	2304      	movs	r3, #4
 800320a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800320e:	e0ce      	b.n	80033ae <UART_SetConfig+0x27e>
 8003210:	2308      	movs	r3, #8
 8003212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003216:	e0ca      	b.n	80033ae <UART_SetConfig+0x27e>
 8003218:	2310      	movs	r3, #16
 800321a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800321e:	e0c6      	b.n	80033ae <UART_SetConfig+0x27e>
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a7d      	ldr	r2, [pc, #500]	@ (800341c <UART_SetConfig+0x2ec>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d138      	bne.n	800329c <UART_SetConfig+0x16c>
 800322a:	4b7b      	ldr	r3, [pc, #492]	@ (8003418 <UART_SetConfig+0x2e8>)
 800322c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003230:	f003 030c 	and.w	r3, r3, #12
 8003234:	2b0c      	cmp	r3, #12
 8003236:	d82d      	bhi.n	8003294 <UART_SetConfig+0x164>
 8003238:	a201      	add	r2, pc, #4	@ (adr r2, 8003240 <UART_SetConfig+0x110>)
 800323a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323e:	bf00      	nop
 8003240:	08003275 	.word	0x08003275
 8003244:	08003295 	.word	0x08003295
 8003248:	08003295 	.word	0x08003295
 800324c:	08003295 	.word	0x08003295
 8003250:	08003285 	.word	0x08003285
 8003254:	08003295 	.word	0x08003295
 8003258:	08003295 	.word	0x08003295
 800325c:	08003295 	.word	0x08003295
 8003260:	0800327d 	.word	0x0800327d
 8003264:	08003295 	.word	0x08003295
 8003268:	08003295 	.word	0x08003295
 800326c:	08003295 	.word	0x08003295
 8003270:	0800328d 	.word	0x0800328d
 8003274:	2300      	movs	r3, #0
 8003276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800327a:	e098      	b.n	80033ae <UART_SetConfig+0x27e>
 800327c:	2302      	movs	r3, #2
 800327e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003282:	e094      	b.n	80033ae <UART_SetConfig+0x27e>
 8003284:	2304      	movs	r3, #4
 8003286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800328a:	e090      	b.n	80033ae <UART_SetConfig+0x27e>
 800328c:	2308      	movs	r3, #8
 800328e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003292:	e08c      	b.n	80033ae <UART_SetConfig+0x27e>
 8003294:	2310      	movs	r3, #16
 8003296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800329a:	e088      	b.n	80033ae <UART_SetConfig+0x27e>
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a5f      	ldr	r2, [pc, #380]	@ (8003420 <UART_SetConfig+0x2f0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d125      	bne.n	80032f2 <UART_SetConfig+0x1c2>
 80032a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003418 <UART_SetConfig+0x2e8>)
 80032a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032b0:	2b30      	cmp	r3, #48	@ 0x30
 80032b2:	d016      	beq.n	80032e2 <UART_SetConfig+0x1b2>
 80032b4:	2b30      	cmp	r3, #48	@ 0x30
 80032b6:	d818      	bhi.n	80032ea <UART_SetConfig+0x1ba>
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	d00a      	beq.n	80032d2 <UART_SetConfig+0x1a2>
 80032bc:	2b20      	cmp	r3, #32
 80032be:	d814      	bhi.n	80032ea <UART_SetConfig+0x1ba>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <UART_SetConfig+0x19a>
 80032c4:	2b10      	cmp	r3, #16
 80032c6:	d008      	beq.n	80032da <UART_SetConfig+0x1aa>
 80032c8:	e00f      	b.n	80032ea <UART_SetConfig+0x1ba>
 80032ca:	2300      	movs	r3, #0
 80032cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032d0:	e06d      	b.n	80033ae <UART_SetConfig+0x27e>
 80032d2:	2302      	movs	r3, #2
 80032d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032d8:	e069      	b.n	80033ae <UART_SetConfig+0x27e>
 80032da:	2304      	movs	r3, #4
 80032dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032e0:	e065      	b.n	80033ae <UART_SetConfig+0x27e>
 80032e2:	2308      	movs	r3, #8
 80032e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032e8:	e061      	b.n	80033ae <UART_SetConfig+0x27e>
 80032ea:	2310      	movs	r3, #16
 80032ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032f0:	e05d      	b.n	80033ae <UART_SetConfig+0x27e>
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a4b      	ldr	r2, [pc, #300]	@ (8003424 <UART_SetConfig+0x2f4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d125      	bne.n	8003348 <UART_SetConfig+0x218>
 80032fc:	4b46      	ldr	r3, [pc, #280]	@ (8003418 <UART_SetConfig+0x2e8>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003302:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003306:	2bc0      	cmp	r3, #192	@ 0xc0
 8003308:	d016      	beq.n	8003338 <UART_SetConfig+0x208>
 800330a:	2bc0      	cmp	r3, #192	@ 0xc0
 800330c:	d818      	bhi.n	8003340 <UART_SetConfig+0x210>
 800330e:	2b80      	cmp	r3, #128	@ 0x80
 8003310:	d00a      	beq.n	8003328 <UART_SetConfig+0x1f8>
 8003312:	2b80      	cmp	r3, #128	@ 0x80
 8003314:	d814      	bhi.n	8003340 <UART_SetConfig+0x210>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <UART_SetConfig+0x1f0>
 800331a:	2b40      	cmp	r3, #64	@ 0x40
 800331c:	d008      	beq.n	8003330 <UART_SetConfig+0x200>
 800331e:	e00f      	b.n	8003340 <UART_SetConfig+0x210>
 8003320:	2300      	movs	r3, #0
 8003322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003326:	e042      	b.n	80033ae <UART_SetConfig+0x27e>
 8003328:	2302      	movs	r3, #2
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800332e:	e03e      	b.n	80033ae <UART_SetConfig+0x27e>
 8003330:	2304      	movs	r3, #4
 8003332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003336:	e03a      	b.n	80033ae <UART_SetConfig+0x27e>
 8003338:	2308      	movs	r3, #8
 800333a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800333e:	e036      	b.n	80033ae <UART_SetConfig+0x27e>
 8003340:	2310      	movs	r3, #16
 8003342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003346:	e032      	b.n	80033ae <UART_SetConfig+0x27e>
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a30      	ldr	r2, [pc, #192]	@ (8003410 <UART_SetConfig+0x2e0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d12a      	bne.n	80033a8 <UART_SetConfig+0x278>
 8003352:	4b31      	ldr	r3, [pc, #196]	@ (8003418 <UART_SetConfig+0x2e8>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003358:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800335c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003360:	d01a      	beq.n	8003398 <UART_SetConfig+0x268>
 8003362:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003366:	d81b      	bhi.n	80033a0 <UART_SetConfig+0x270>
 8003368:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800336c:	d00c      	beq.n	8003388 <UART_SetConfig+0x258>
 800336e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003372:	d815      	bhi.n	80033a0 <UART_SetConfig+0x270>
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <UART_SetConfig+0x250>
 8003378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800337c:	d008      	beq.n	8003390 <UART_SetConfig+0x260>
 800337e:	e00f      	b.n	80033a0 <UART_SetConfig+0x270>
 8003380:	2300      	movs	r3, #0
 8003382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003386:	e012      	b.n	80033ae <UART_SetConfig+0x27e>
 8003388:	2302      	movs	r3, #2
 800338a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800338e:	e00e      	b.n	80033ae <UART_SetConfig+0x27e>
 8003390:	2304      	movs	r3, #4
 8003392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003396:	e00a      	b.n	80033ae <UART_SetConfig+0x27e>
 8003398:	2308      	movs	r3, #8
 800339a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800339e:	e006      	b.n	80033ae <UART_SetConfig+0x27e>
 80033a0:	2310      	movs	r3, #16
 80033a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80033a6:	e002      	b.n	80033ae <UART_SetConfig+0x27e>
 80033a8:	2310      	movs	r3, #16
 80033aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a17      	ldr	r2, [pc, #92]	@ (8003410 <UART_SetConfig+0x2e0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	f040 80a8 	bne.w	800350a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80033ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d834      	bhi.n	800342c <UART_SetConfig+0x2fc>
 80033c2:	a201      	add	r2, pc, #4	@ (adr r2, 80033c8 <UART_SetConfig+0x298>)
 80033c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c8:	080033ed 	.word	0x080033ed
 80033cc:	0800342d 	.word	0x0800342d
 80033d0:	080033f5 	.word	0x080033f5
 80033d4:	0800342d 	.word	0x0800342d
 80033d8:	080033fb 	.word	0x080033fb
 80033dc:	0800342d 	.word	0x0800342d
 80033e0:	0800342d 	.word	0x0800342d
 80033e4:	0800342d 	.word	0x0800342d
 80033e8:	08003403 	.word	0x08003403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ec:	f7fe ffb2 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
 80033f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80033f2:	e021      	b.n	8003438 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <UART_SetConfig+0x2f8>)
 80033f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80033f8:	e01e      	b.n	8003438 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033fa:	f7fe ff3d 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 80033fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003400:	e01a      	b.n	8003438 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003408:	e016      	b.n	8003438 <UART_SetConfig+0x308>
 800340a:	bf00      	nop
 800340c:	cfff69f3 	.word	0xcfff69f3
 8003410:	40008000 	.word	0x40008000
 8003414:	40013800 	.word	0x40013800
 8003418:	40021000 	.word	0x40021000
 800341c:	40004400 	.word	0x40004400
 8003420:	40004800 	.word	0x40004800
 8003424:	40004c00 	.word	0x40004c00
 8003428:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003436:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 812a 	beq.w	8003694 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	4a9e      	ldr	r2, [pc, #632]	@ (80036c0 <UART_SetConfig+0x590>)
 8003446:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800344a:	461a      	mov	r2, r3
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003452:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	429a      	cmp	r2, r3
 8003462:	d305      	bcc.n	8003470 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	429a      	cmp	r2, r3
 800346e:	d903      	bls.n	8003478 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003476:	e10d      	b.n	8003694 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	2200      	movs	r2, #0
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	60fa      	str	r2, [r7, #12]
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	4a8e      	ldr	r2, [pc, #568]	@ (80036c0 <UART_SetConfig+0x590>)
 8003486:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800348a:	b29b      	uxth	r3, r3
 800348c:	2200      	movs	r2, #0
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	607a      	str	r2, [r7, #4]
 8003492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003496:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800349a:	f7fc ff11 	bl	80002c0 <__aeabi_uldivmod>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4610      	mov	r0, r2
 80034a4:	4619      	mov	r1, r3
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	020b      	lsls	r3, r1, #8
 80034b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80034b4:	0202      	lsls	r2, r0, #8
 80034b6:	6979      	ldr	r1, [r7, #20]
 80034b8:	6849      	ldr	r1, [r1, #4]
 80034ba:	0849      	lsrs	r1, r1, #1
 80034bc:	2000      	movs	r0, #0
 80034be:	460c      	mov	r4, r1
 80034c0:	4605      	mov	r5, r0
 80034c2:	eb12 0804 	adds.w	r8, r2, r4
 80034c6:	eb43 0905 	adc.w	r9, r3, r5
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	469a      	mov	sl, r3
 80034d2:	4693      	mov	fp, r2
 80034d4:	4652      	mov	r2, sl
 80034d6:	465b      	mov	r3, fp
 80034d8:	4640      	mov	r0, r8
 80034da:	4649      	mov	r1, r9
 80034dc:	f7fc fef0 	bl	80002c0 <__aeabi_uldivmod>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4613      	mov	r3, r2
 80034e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034ee:	d308      	bcc.n	8003502 <UART_SetConfig+0x3d2>
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034f6:	d204      	bcs.n	8003502 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6a3a      	ldr	r2, [r7, #32]
 80034fe:	60da      	str	r2, [r3, #12]
 8003500:	e0c8      	b.n	8003694 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003508:	e0c4      	b.n	8003694 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003512:	d167      	bne.n	80035e4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003514:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003518:	2b08      	cmp	r3, #8
 800351a:	d828      	bhi.n	800356e <UART_SetConfig+0x43e>
 800351c:	a201      	add	r2, pc, #4	@ (adr r2, 8003524 <UART_SetConfig+0x3f4>)
 800351e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003522:	bf00      	nop
 8003524:	08003549 	.word	0x08003549
 8003528:	08003551 	.word	0x08003551
 800352c:	08003559 	.word	0x08003559
 8003530:	0800356f 	.word	0x0800356f
 8003534:	0800355f 	.word	0x0800355f
 8003538:	0800356f 	.word	0x0800356f
 800353c:	0800356f 	.word	0x0800356f
 8003540:	0800356f 	.word	0x0800356f
 8003544:	08003567 	.word	0x08003567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003548:	f7fe ff04 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
 800354c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800354e:	e014      	b.n	800357a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003550:	f7fe ff16 	bl	8002380 <HAL_RCC_GetPCLK2Freq>
 8003554:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003556:	e010      	b.n	800357a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003558:	4b5a      	ldr	r3, [pc, #360]	@ (80036c4 <UART_SetConfig+0x594>)
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800355c:	e00d      	b.n	800357a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355e:	f7fe fe8b 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 8003562:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003564:	e009      	b.n	800357a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800356c:	e005      	b.n	800357a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003578:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8089 	beq.w	8003694 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	4a4e      	ldr	r2, [pc, #312]	@ (80036c0 <UART_SetConfig+0x590>)
 8003588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800358c:	461a      	mov	r2, r3
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	fbb3 f3f2 	udiv	r3, r3, r2
 8003594:	005a      	lsls	r2, r3, #1
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	085b      	lsrs	r3, r3, #1
 800359c:	441a      	add	r2, r3
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	2b0f      	cmp	r3, #15
 80035ac:	d916      	bls.n	80035dc <UART_SetConfig+0x4ac>
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b4:	d212      	bcs.n	80035dc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	f023 030f 	bic.w	r3, r3, #15
 80035be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	085b      	lsrs	r3, r3, #1
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	8bfb      	ldrh	r3, [r7, #30]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	8bfa      	ldrh	r2, [r7, #30]
 80035d8:	60da      	str	r2, [r3, #12]
 80035da:	e05b      	b.n	8003694 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80035e2:	e057      	b.n	8003694 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d828      	bhi.n	800363e <UART_SetConfig+0x50e>
 80035ec:	a201      	add	r2, pc, #4	@ (adr r2, 80035f4 <UART_SetConfig+0x4c4>)
 80035ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f2:	bf00      	nop
 80035f4:	08003619 	.word	0x08003619
 80035f8:	08003621 	.word	0x08003621
 80035fc:	08003629 	.word	0x08003629
 8003600:	0800363f 	.word	0x0800363f
 8003604:	0800362f 	.word	0x0800362f
 8003608:	0800363f 	.word	0x0800363f
 800360c:	0800363f 	.word	0x0800363f
 8003610:	0800363f 	.word	0x0800363f
 8003614:	08003637 	.word	0x08003637
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003618:	f7fe fe9c 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
 800361c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800361e:	e014      	b.n	800364a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003620:	f7fe feae 	bl	8002380 <HAL_RCC_GetPCLK2Freq>
 8003624:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003626:	e010      	b.n	800364a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003628:	4b26      	ldr	r3, [pc, #152]	@ (80036c4 <UART_SetConfig+0x594>)
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800362c:	e00d      	b.n	800364a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800362e:	f7fe fe23 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 8003632:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003634:	e009      	b.n	800364a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800363a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800363c:	e005      	b.n	800364a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003648:	bf00      	nop
    }

    if (pclk != 0U)
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	2b00      	cmp	r3, #0
 800364e:	d021      	beq.n	8003694 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003654:	4a1a      	ldr	r2, [pc, #104]	@ (80036c0 <UART_SetConfig+0x590>)
 8003656:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800365a:	461a      	mov	r2, r3
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	085b      	lsrs	r3, r3, #1
 8003668:	441a      	add	r2, r3
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003672:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	2b0f      	cmp	r3, #15
 8003678:	d909      	bls.n	800368e <UART_SetConfig+0x55e>
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003680:	d205      	bcs.n	800368e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	b29a      	uxth	r2, r3
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	60da      	str	r2, [r3, #12]
 800368c:	e002      	b.n	8003694 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	2201      	movs	r2, #1
 8003698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2201      	movs	r2, #1
 80036a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2200      	movs	r2, #0
 80036a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2200      	movs	r2, #0
 80036ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80036b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3730      	adds	r7, #48	@ 0x30
 80036b8:	46bd      	mov	sp, r7
 80036ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036be:	bf00      	nop
 80036c0:	08008d14 	.word	0x08008d14
 80036c4:	00f42400 	.word	0x00f42400

080036c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00a      	beq.n	8003736 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	f003 0304 	and.w	r3, r3, #4
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375c:	f003 0310 	and.w	r3, r3, #16
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00a      	beq.n	800377a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01a      	beq.n	80037de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037c6:	d10a      	bne.n	80037de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	605a      	str	r2, [r3, #4]
  }
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b098      	sub	sp, #96	@ 0x60
 8003810:	af02      	add	r7, sp, #8
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800381c:	f7fd fc82 	bl	8001124 <HAL_GetTick>
 8003820:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b08      	cmp	r3, #8
 800382e:	d12f      	bne.n	8003890 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003830:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003838:	2200      	movs	r2, #0
 800383a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f88e 	bl	8003960 <UART_WaitOnFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d022      	beq.n	8003890 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003852:	e853 3f00 	ldrex	r3, [r3]
 8003856:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800385a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800385e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	461a      	mov	r2, r3
 8003866:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003868:	647b      	str	r3, [r7, #68]	@ 0x44
 800386a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800386e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003870:	e841 2300 	strex	r3, r2, [r1]
 8003874:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1e6      	bne.n	800384a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e063      	b.n	8003958 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0304 	and.w	r3, r3, #4
 800389a:	2b04      	cmp	r3, #4
 800389c:	d149      	bne.n	8003932 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800389e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038a6:	2200      	movs	r2, #0
 80038a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 f857 	bl	8003960 <UART_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d03c      	beq.n	8003932 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	e853 3f00 	ldrex	r3, [r3]
 80038c4:	623b      	str	r3, [r7, #32]
   return(result);
 80038c6:	6a3b      	ldr	r3, [r7, #32]
 80038c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80038d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038de:	e841 2300 	strex	r3, r2, [r1]
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1e6      	bne.n	80038b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	3308      	adds	r3, #8
 80038f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	e853 3f00 	ldrex	r3, [r3]
 80038f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3308      	adds	r3, #8
 8003908:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800390a:	61fa      	str	r2, [r7, #28]
 800390c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390e:	69b9      	ldr	r1, [r7, #24]
 8003910:	69fa      	ldr	r2, [r7, #28]
 8003912:	e841 2300 	strex	r3, r2, [r1]
 8003916:	617b      	str	r3, [r7, #20]
   return(result);
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1e5      	bne.n	80038ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2220      	movs	r2, #32
 8003922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e012      	b.n	8003958 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2220      	movs	r2, #32
 8003936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2220      	movs	r2, #32
 800393e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3758      	adds	r7, #88	@ 0x58
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	603b      	str	r3, [r7, #0]
 800396c:	4613      	mov	r3, r2
 800396e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003970:	e04f      	b.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003978:	d04b      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800397a:	f7fd fbd3 	bl	8001124 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	429a      	cmp	r2, r3
 8003988:	d302      	bcc.n	8003990 <UART_WaitOnFlagUntilTimeout+0x30>
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e04e      	b.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d037      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b80      	cmp	r3, #128	@ 0x80
 80039a6:	d034      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b40      	cmp	r3, #64	@ 0x40
 80039ac:	d031      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b08      	cmp	r3, #8
 80039ba:	d110      	bne.n	80039de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2208      	movs	r2, #8
 80039c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f95b 	bl	8003c80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2208      	movs	r2, #8
 80039ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e029      	b.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039ec:	d111      	bne.n	8003a12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f941 	bl	8003c80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e00f      	b.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	bf0c      	ite	eq
 8003a22:	2301      	moveq	r3, #1
 8003a24:	2300      	movne	r3, #0
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d0a0      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b0a3      	sub	sp, #140	@ 0x8c
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	4613      	mov	r3, r2
 8003a48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	88fa      	ldrh	r2, [r7, #6]
 8003a54:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	88fa      	ldrh	r2, [r7, #6]
 8003a5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a6e:	d10e      	bne.n	8003a8e <UART_Start_Receive_IT+0x52>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d105      	bne.n	8003a84 <UART_Start_Receive_IT+0x48>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003a7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003a82:	e02d      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	22ff      	movs	r2, #255	@ 0xff
 8003a88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003a8c:	e028      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10d      	bne.n	8003ab2 <UART_Start_Receive_IT+0x76>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d104      	bne.n	8003aa8 <UART_Start_Receive_IT+0x6c>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	22ff      	movs	r2, #255	@ 0xff
 8003aa2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003aa6:	e01b      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	227f      	movs	r2, #127	@ 0x7f
 8003aac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003ab0:	e016      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aba:	d10d      	bne.n	8003ad8 <UART_Start_Receive_IT+0x9c>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d104      	bne.n	8003ace <UART_Start_Receive_IT+0x92>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	227f      	movs	r2, #127	@ 0x7f
 8003ac8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003acc:	e008      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	223f      	movs	r2, #63	@ 0x3f
 8003ad2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003ad6:	e003      	b.n	8003ae0 <UART_Start_Receive_IT+0xa4>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2222      	movs	r2, #34	@ 0x22
 8003aec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3308      	adds	r3, #8
 8003af6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003afa:	e853 3f00 	ldrex	r3, [r3]
 8003afe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003b00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b02:	f043 0301 	orr.w	r3, r3, #1
 8003b06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	3308      	adds	r3, #8
 8003b10:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003b14:	673a      	str	r2, [r7, #112]	@ 0x70
 8003b16:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b18:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003b1a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003b1c:	e841 2300 	strex	r3, r2, [r1]
 8003b20:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8003b22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1e3      	bne.n	8003af0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b30:	d14f      	bne.n	8003bd2 <UART_Start_Receive_IT+0x196>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003b38:	88fa      	ldrh	r2, [r7, #6]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d349      	bcc.n	8003bd2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b46:	d107      	bne.n	8003b58 <UART_Start_Receive_IT+0x11c>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d103      	bne.n	8003b58 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4a47      	ldr	r2, [pc, #284]	@ (8003c70 <UART_Start_Receive_IT+0x234>)
 8003b54:	675a      	str	r2, [r3, #116]	@ 0x74
 8003b56:	e002      	b.n	8003b5e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4a46      	ldr	r2, [pc, #280]	@ (8003c74 <UART_Start_Receive_IT+0x238>)
 8003b5c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d01a      	beq.n	8003b9c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b6e:	e853 3f00 	ldrex	r3, [r3]
 8003b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b8a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003b8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003b96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e4      	bne.n	8003b66 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ba6:	e853 3f00 	ldrex	r3, [r3]
 8003baa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003bbc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003bbe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003bc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bc4:	e841 2300 	strex	r3, r2, [r1]
 8003bc8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003bca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e5      	bne.n	8003b9c <UART_Start_Receive_IT+0x160>
 8003bd0:	e046      	b.n	8003c60 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bda:	d107      	bne.n	8003bec <UART_Start_Receive_IT+0x1b0>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d103      	bne.n	8003bec <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a24      	ldr	r2, [pc, #144]	@ (8003c78 <UART_Start_Receive_IT+0x23c>)
 8003be8:	675a      	str	r2, [r3, #116]	@ 0x74
 8003bea:	e002      	b.n	8003bf2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4a23      	ldr	r2, [pc, #140]	@ (8003c7c <UART_Start_Receive_IT+0x240>)
 8003bf0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d019      	beq.n	8003c2e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c02:	e853 3f00 	ldrex	r3, [r3]
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003c0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	461a      	mov	r2, r3
 8003c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c1a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c20:	e841 2300 	strex	r3, r2, [r1]
 8003c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1e6      	bne.n	8003bfa <UART_Start_Receive_IT+0x1be>
 8003c2c:	e018      	b.n	8003c60 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	e853 3f00 	ldrex	r3, [r3]
 8003c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	f043 0320 	orr.w	r3, r3, #32
 8003c42:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c4c:	623b      	str	r3, [r7, #32]
 8003c4e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c50:	69f9      	ldr	r1, [r7, #28]
 8003c52:	6a3a      	ldr	r2, [r7, #32]
 8003c54:	e841 2300 	strex	r3, r2, [r1]
 8003c58:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e6      	bne.n	8003c2e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	378c      	adds	r7, #140	@ 0x8c
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	0800449d 	.word	0x0800449d
 8003c74:	08004139 	.word	0x08004139
 8003c78:	08003f81 	.word	0x08003f81
 8003c7c:	08003dc9 	.word	0x08003dc9

08003c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b095      	sub	sp, #84	@ 0x54
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ca6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ca8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cae:	e841 2300 	strex	r3, r2, [r1]
 8003cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1e6      	bne.n	8003c88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3308      	adds	r3, #8
 8003cc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	e853 3f00 	ldrex	r3, [r3]
 8003cc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd0:	f023 0301 	bic.w	r3, r3, #1
 8003cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3308      	adds	r3, #8
 8003cdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ce4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ce6:	e841 2300 	strex	r3, r2, [r1]
 8003cea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1e3      	bne.n	8003cba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d118      	bne.n	8003d2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	e853 3f00 	ldrex	r3, [r3]
 8003d06:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f023 0310 	bic.w	r3, r3, #16
 8003d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1c:	6979      	ldr	r1, [r7, #20]
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	e841 2300 	strex	r3, r2, [r1]
 8003d24:	613b      	str	r3, [r7, #16]
   return(result);
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1e6      	bne.n	8003cfa <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d40:	bf00      	nop
 8003d42:	3754      	adds	r7, #84	@ 0x54
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f7ff f9ce 	bl	8003104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d68:	bf00      	nop
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	e853 3f00 	ldrex	r3, [r3]
 8003d84:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	61bb      	str	r3, [r7, #24]
 8003d98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9a:	6979      	ldr	r1, [r7, #20]
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	e841 2300 	strex	r3, r2, [r1]
 8003da2:	613b      	str	r3, [r7, #16]
   return(result);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1e6      	bne.n	8003d78 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f7ff f999 	bl	80030f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dbe:	bf00      	nop
 8003dc0:	3720      	adds	r7, #32
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b09c      	sub	sp, #112	@ 0x70
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003dd6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003de0:	2b22      	cmp	r3, #34	@ 0x22
 8003de2:	f040 80be 	bne.w	8003f62 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003df0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003df4:	b2d9      	uxtb	r1, r3
 8003df6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e00:	400a      	ands	r2, r1
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f040 80a1 	bne.w	8003f72 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e38:	e853 3f00 	ldrex	r3, [r3]
 8003e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e56:	e841 2300 	strex	r3, r2, [r1]
 8003e5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e6      	bne.n	8003e30 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3308      	adds	r3, #8
 8003e68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6c:	e853 3f00 	ldrex	r3, [r3]
 8003e70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3308      	adds	r3, #8
 8003e80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e82:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e8a:	e841 2300 	strex	r3, r2, [r1]
 8003e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1e5      	bne.n	8003e62 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a33      	ldr	r2, [pc, #204]	@ (8003f7c <UART_RxISR_8BIT+0x1b4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d01f      	beq.n	8003ef4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d018      	beq.n	8003ef4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	e853 3f00 	ldrex	r3, [r3]
 8003ece:	623b      	str	r3, [r7, #32]
   return(result);
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ed6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
 8003ede:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ee0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ee2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ee6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ee8:	e841 2300 	strex	r3, r2, [r1]
 8003eec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e6      	bne.n	8003ec2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d12e      	bne.n	8003f5a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	e853 3f00 	ldrex	r3, [r3]
 8003f0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0310 	bic.w	r3, r3, #16
 8003f16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f20:	61fb      	str	r3, [r7, #28]
 8003f22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f24:	69b9      	ldr	r1, [r7, #24]
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	e841 2300 	strex	r3, r2, [r1]
 8003f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1e6      	bne.n	8003f02 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	f003 0310 	and.w	r3, r3, #16
 8003f3e:	2b10      	cmp	r3, #16
 8003f40:	d103      	bne.n	8003f4a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2210      	movs	r2, #16
 8003f48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f50:	4619      	mov	r1, r3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff f8e0 	bl	8003118 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f58:	e00b      	b.n	8003f72 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7fc fc8e 	bl	800087c <HAL_UART_RxCpltCallback>
}
 8003f60:	e007      	b.n	8003f72 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699a      	ldr	r2, [r3, #24]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0208 	orr.w	r2, r2, #8
 8003f70:	619a      	str	r2, [r3, #24]
}
 8003f72:	bf00      	nop
 8003f74:	3770      	adds	r7, #112	@ 0x70
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40008000 	.word	0x40008000

08003f80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b09c      	sub	sp, #112	@ 0x70
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003f8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f98:	2b22      	cmp	r3, #34	@ 0x22
 8003f9a:	f040 80be 	bne.w	800411a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003fae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003fb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fbc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc2:	1c9a      	adds	r2, r3, #2
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f040 80a1 	bne.w	800412a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ff0:	e853 3f00 	ldrex	r3, [r3]
 8003ff4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003ff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ffc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	461a      	mov	r2, r3
 8004004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004006:	657b      	str	r3, [r7, #84]	@ 0x54
 8004008:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800400a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800400c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800400e:	e841 2300 	strex	r3, r2, [r1]
 8004012:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1e6      	bne.n	8003fe8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	3308      	adds	r3, #8
 8004020:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004024:	e853 3f00 	ldrex	r3, [r3]
 8004028:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800402a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800402c:	f023 0301 	bic.w	r3, r3, #1
 8004030:	663b      	str	r3, [r7, #96]	@ 0x60
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3308      	adds	r3, #8
 8004038:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800403a:	643a      	str	r2, [r7, #64]	@ 0x40
 800403c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004040:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e5      	bne.n	800401a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2220      	movs	r2, #32
 8004052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a33      	ldr	r2, [pc, #204]	@ (8004134 <UART_RxISR_16BIT+0x1b4>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d01f      	beq.n	80040ac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d018      	beq.n	80040ac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	61fb      	str	r3, [r7, #28]
   return(result);
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800408e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800409a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800409e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e6      	bne.n	800407a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d12e      	bne.n	8004112 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	e853 3f00 	ldrex	r3, [r3]
 80040c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f023 0310 	bic.w	r3, r3, #16
 80040ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	461a      	mov	r2, r3
 80040d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040dc:	6979      	ldr	r1, [r7, #20]
 80040de:	69ba      	ldr	r2, [r7, #24]
 80040e0:	e841 2300 	strex	r3, r2, [r1]
 80040e4:	613b      	str	r3, [r7, #16]
   return(result);
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1e6      	bne.n	80040ba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f003 0310 	and.w	r3, r3, #16
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d103      	bne.n	8004102 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2210      	movs	r2, #16
 8004100:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004108:	4619      	mov	r1, r3
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff f804 	bl	8003118 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004110:	e00b      	b.n	800412a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fc fbb2 	bl	800087c <HAL_UART_RxCpltCallback>
}
 8004118:	e007      	b.n	800412a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	699a      	ldr	r2, [r3, #24]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0208 	orr.w	r2, r2, #8
 8004128:	619a      	str	r2, [r3, #24]
}
 800412a:	bf00      	nop
 800412c:	3770      	adds	r7, #112	@ 0x70
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40008000 	.word	0x40008000

08004138 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b0ac      	sub	sp, #176	@ 0xb0
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004146:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800416e:	2b22      	cmp	r3, #34	@ 0x22
 8004170:	f040 8183 	bne.w	800447a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800417a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800417e:	e126      	b.n	80043ce <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800418a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800418e:	b2d9      	uxtb	r1, r3
 8004190:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8004194:	b2da      	uxtb	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419a:	400a      	ands	r2, r1
 800419c:	b2d2      	uxtb	r2, r2
 800419e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80041c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d053      	beq.n	800427a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d011      	beq.n	8004202 <UART_RxISR_8BIT_FIFOEN+0xca>
 80041de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80041e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2201      	movs	r2, #1
 80041f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	f043 0201 	orr.w	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d011      	beq.n	8004232 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800420e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00b      	beq.n	8004232 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2202      	movs	r2, #2
 8004220:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	f043 0204 	orr.w	r2, r3, #4
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	2b00      	cmp	r3, #0
 800423c:	d011      	beq.n	8004262 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800423e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00b      	beq.n	8004262 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2204      	movs	r2, #4
 8004250:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004258:	f043 0202 	orr.w	r2, r3, #2
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004268:	2b00      	cmp	r3, #0
 800426a:	d006      	beq.n	800427a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7fe ff49 	bl	8003104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004280:	b29b      	uxth	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	f040 80a3 	bne.w	80043ce <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004290:	e853 3f00 	ldrex	r3, [r3]
 8004294:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8004296:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800429c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	461a      	mov	r2, r3
 80042a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042ac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80042b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80042b2:	e841 2300 	strex	r3, r2, [r1]
 80042b6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80042b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e4      	bne.n	8004288 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3308      	adds	r3, #8
 80042c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80042ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3308      	adds	r3, #8
 80042e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80042e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80042ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80042f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e1      	bne.n	80042be <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a60      	ldr	r2, [pc, #384]	@ (8004494 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d021      	beq.n	800435c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d01a      	beq.n	800435c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800432e:	e853 3f00 	ldrex	r3, [r3]
 8004332:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004336:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800433a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004348:	657b      	str	r3, [r7, #84]	@ 0x54
 800434a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800434e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004350:	e841 2300 	strex	r3, r2, [r1]
 8004354:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e4      	bne.n	8004326 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004360:	2b01      	cmp	r3, #1
 8004362:	d130      	bne.n	80043c6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004372:	e853 3f00 	ldrex	r3, [r3]
 8004376:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	f023 0310 	bic.w	r3, r3, #16
 800437e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800438c:	643b      	str	r3, [r7, #64]	@ 0x40
 800438e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004390:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004392:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004394:	e841 2300 	strex	r3, r2, [r1]
 8004398:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800439a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1e4      	bne.n	800436a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d103      	bne.n	80043b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2210      	movs	r2, #16
 80043b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043bc:	4619      	mov	r1, r3
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7fe feaa 	bl	8003118 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80043c4:	e00e      	b.n	80043e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7fc fa58 	bl	800087c <HAL_UART_RxCpltCallback>
        break;
 80043cc:	e00a      	b.n	80043e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80043ce:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d006      	beq.n	80043e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80043d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f47f aece 	bne.w	8004180 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80043ea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80043ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d049      	beq.n	800448a <UART_RxISR_8BIT_FIFOEN+0x352>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80043fc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004400:	429a      	cmp	r2, r3
 8004402:	d242      	bcs.n	800448a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3308      	adds	r3, #8
 800440a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	e853 3f00 	ldrex	r3, [r3]
 8004412:	61fb      	str	r3, [r7, #28]
   return(result);
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800441a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3308      	adds	r3, #8
 8004424:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004428:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800442a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800442e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004430:	e841 2300 	strex	r3, r2, [r1]
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1e3      	bne.n	8004404 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a16      	ldr	r2, [pc, #88]	@ (8004498 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8004440:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	e853 3f00 	ldrex	r3, [r3]
 800444e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	f043 0320 	orr.w	r3, r3, #32
 8004456:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	461a      	mov	r2, r3
 8004460:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	6979      	ldr	r1, [r7, #20]
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	613b      	str	r3, [r7, #16]
   return(result);
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e4      	bne.n	8004442 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004478:	e007      	b.n	800448a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0208 	orr.w	r2, r2, #8
 8004488:	619a      	str	r2, [r3, #24]
}
 800448a:	bf00      	nop
 800448c:	37b0      	adds	r7, #176	@ 0xb0
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40008000 	.word	0x40008000
 8004498:	08003dc9 	.word	0x08003dc9

0800449c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b0ae      	sub	sp, #184	@ 0xb8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80044aa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	69db      	ldr	r3, [r3, #28]
 80044b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044d2:	2b22      	cmp	r3, #34	@ 0x22
 80044d4:	f040 8187 	bne.w	80047e6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80044de:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80044e2:	e12a      	b.n	800473a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80044f6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80044fa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80044fe:	4013      	ands	r3, r2
 8004500:	b29a      	uxth	r2, r3
 8004502:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004506:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450c:	1c9a      	adds	r2, r3, #2
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800452e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	2b00      	cmp	r3, #0
 8004538:	d053      	beq.n	80045e2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800453a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d011      	beq.n	800456a <UART_RxISR_16BIT_FIFOEN+0xce>
 8004546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800454a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00b      	beq.n	800456a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2201      	movs	r2, #1
 8004558:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004560:	f043 0201 	orr.w	r2, r3, #1
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800456a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d011      	beq.n	800459a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8004576:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00b      	beq.n	800459a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2202      	movs	r2, #2
 8004588:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004590:	f043 0204 	orr.w	r2, r3, #4
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800459a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d011      	beq.n	80045ca <UART_RxISR_16BIT_FIFOEN+0x12e>
 80045a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2204      	movs	r2, #4
 80045b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c0:	f043 0202 	orr.w	r2, r3, #2
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d006      	beq.n	80045e2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7fe fd95 	bl	8003104 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f040 80a5 	bne.w	800473a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045f8:	e853 3f00 	ldrex	r3, [r3]
 80045fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80045fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004604:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	461a      	mov	r2, r3
 800460e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004612:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004616:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800461a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800461e:	e841 2300 	strex	r3, r2, [r1]
 8004622:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004624:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1e2      	bne.n	80045f0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	3308      	adds	r3, #8
 8004630:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004632:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004634:	e853 3f00 	ldrex	r3, [r3]
 8004638:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800463a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800463c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3308      	adds	r3, #8
 800464e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004652:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004654:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004656:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004658:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800465a:	e841 2300 	strex	r3, r2, [r1]
 800465e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004660:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1e1      	bne.n	800462a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2220      	movs	r2, #32
 800466a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a60      	ldr	r2, [pc, #384]	@ (8004800 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d021      	beq.n	80046c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d01a      	beq.n	80046c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800469a:	e853 3f00 	ldrex	r3, [r3]
 800469e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80046a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80046bc:	e841 2300 	strex	r3, r2, [r1]
 80046c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80046c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1e4      	bne.n	8004692 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d130      	bne.n	8004732 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046de:	e853 3f00 	ldrex	r3, [r3]
 80046e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e6:	f023 0310 	bic.w	r3, r3, #16
 80046ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80046f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004700:	e841 2300 	strex	r3, r2, [r1]
 8004704:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1e4      	bne.n	80046d6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	2b10      	cmp	r3, #16
 8004718:	d103      	bne.n	8004722 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2210      	movs	r2, #16
 8004720:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004728:	4619      	mov	r1, r3
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fe fcf4 	bl	8003118 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004730:	e00e      	b.n	8004750 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fc f8a2 	bl	800087c <HAL_UART_RxCpltCallback>
        break;
 8004738:	e00a      	b.n	8004750 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800473a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800473e:	2b00      	cmp	r3, #0
 8004740:	d006      	beq.n	8004750 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8004742:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	f47f aeca 	bne.w	80044e4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004756:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800475a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800475e:	2b00      	cmp	r3, #0
 8004760:	d049      	beq.n	80047f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004768:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800476c:	429a      	cmp	r2, r3
 800476e:	d242      	bcs.n	80047f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3308      	adds	r3, #8
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477a:	e853 3f00 	ldrex	r3, [r3]
 800477e:	623b      	str	r3, [r7, #32]
   return(result);
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004786:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3308      	adds	r3, #8
 8004790:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004794:	633a      	str	r2, [r7, #48]	@ 0x30
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004798:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800479a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800479c:	e841 2300 	strex	r3, r2, [r1]
 80047a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e3      	bne.n	8004770 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a16      	ldr	r2, [pc, #88]	@ (8004804 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80047ac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	e853 3f00 	ldrex	r3, [r3]
 80047ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f043 0320 	orr.w	r3, r3, #32
 80047c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	461a      	mov	r2, r3
 80047cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047d0:	61fb      	str	r3, [r7, #28]
 80047d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d4:	69b9      	ldr	r1, [r7, #24]
 80047d6:	69fa      	ldr	r2, [r7, #28]
 80047d8:	e841 2300 	strex	r3, r2, [r1]
 80047dc:	617b      	str	r3, [r7, #20]
   return(result);
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1e4      	bne.n	80047ae <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80047e4:	e007      	b.n	80047f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699a      	ldr	r2, [r3, #24]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f042 0208 	orr.w	r2, r2, #8
 80047f4:	619a      	str	r2, [r3, #24]
}
 80047f6:	bf00      	nop
 80047f8:	37b8      	adds	r7, #184	@ 0xb8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	40008000 	.word	0x40008000
 8004804:	08003f81 	.word	0x08003f81

08004808 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_UARTEx_DisableFifoMode+0x16>
 8004856:	2302      	movs	r3, #2
 8004858:	e027      	b.n	80048aa <HAL_UARTEx_DisableFifoMode+0x66>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2224      	movs	r2, #36	@ 0x24
 8004866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0201 	bic.w	r2, r2, #1
 8004880:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004888:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b084      	sub	sp, #16
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
 80048be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d101      	bne.n	80048ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80048ca:	2302      	movs	r3, #2
 80048cc:	e02d      	b.n	800492a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2224      	movs	r2, #36	@ 0x24
 80048da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0201 	bic.w	r2, r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f850 	bl	80049b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2220      	movs	r2, #32
 800491c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b084      	sub	sp, #16
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
 800493a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004946:	2302      	movs	r3, #2
 8004948:	e02d      	b.n	80049a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2224      	movs	r2, #36	@ 0x24
 8004956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0201 	bic.w	r2, r2, #1
 8004970:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f812 	bl	80049b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2220      	movs	r2, #32
 8004998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d108      	bne.n	80049d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80049d0:	e031      	b.n	8004a36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80049d2:	2308      	movs	r3, #8
 80049d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80049d6:	2308      	movs	r3, #8
 80049d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	0e5b      	lsrs	r3, r3, #25
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	0f5b      	lsrs	r3, r3, #29
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049fa:	7bbb      	ldrb	r3, [r7, #14]
 80049fc:	7b3a      	ldrb	r2, [r7, #12]
 80049fe:	4911      	ldr	r1, [pc, #68]	@ (8004a44 <UARTEx_SetNbDataToProcess+0x94>)
 8004a00:	5c8a      	ldrb	r2, [r1, r2]
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a06:	7b3a      	ldrb	r2, [r7, #12]
 8004a08:	490f      	ldr	r1, [pc, #60]	@ (8004a48 <UARTEx_SetNbDataToProcess+0x98>)
 8004a0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
 8004a1a:	7b7a      	ldrb	r2, [r7, #13]
 8004a1c:	4909      	ldr	r1, [pc, #36]	@ (8004a44 <UARTEx_SetNbDataToProcess+0x94>)
 8004a1e:	5c8a      	ldrb	r2, [r1, r2]
 8004a20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a24:	7b7a      	ldrb	r2, [r7, #13]
 8004a26:	4908      	ldr	r1, [pc, #32]	@ (8004a48 <UARTEx_SetNbDataToProcess+0x98>)
 8004a28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	08008d2c 	.word	0x08008d2c
 8004a48:	08008d34 	.word	0x08008d34

08004a4c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a5e:	2b84      	cmp	r3, #132	@ 0x84
 8004a60:	d005      	beq.n	8004a6e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4413      	add	r3, r2
 8004a6a:	3303      	adds	r3, #3
 8004a6c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004a80:	f001 f8a4 	bl	8005bcc <vTaskStartScheduler>
  
  return osOK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a8c:	b089      	sub	sp, #36	@ 0x24
 8004a8e:	af04      	add	r7, sp, #16
 8004a90:	6078      	str	r0, [r7, #4]
 8004a92:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d020      	beq.n	8004ade <osThreadCreate+0x54>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01c      	beq.n	8004ade <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685c      	ldr	r4, [r3, #4]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	691e      	ldr	r6, [r3, #16]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff ffc8 	bl	8004a4c <makeFreeRtosPriority>
 8004abc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ac6:	9202      	str	r2, [sp, #8]
 8004ac8:	9301      	str	r3, [sp, #4]
 8004aca:	9100      	str	r1, [sp, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	4632      	mov	r2, r6
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4620      	mov	r0, r4
 8004ad4:	f000 fd88 	bl	80055e8 <xTaskCreateStatic>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	e01c      	b.n	8004b18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685c      	ldr	r4, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7ff ffaa 	bl	8004a4c <makeFreeRtosPriority>
 8004af8:	4602      	mov	r2, r0
 8004afa:	f107 030c 	add.w	r3, r7, #12
 8004afe:	9301      	str	r3, [sp, #4]
 8004b00:	9200      	str	r2, [sp, #0]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	4632      	mov	r2, r6
 8004b06:	4629      	mov	r1, r5
 8004b08:	4620      	mov	r0, r4
 8004b0a:	f000 fdcd 	bl	80056a8 <xTaskCreate>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d001      	beq.n	8004b18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e000      	b.n	8004b1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004b18:	68fb      	ldr	r3, [r7, #12]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <osDelay+0x16>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	e000      	b.n	8004b3a <osDelay+0x18>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 feec 	bl	8005918 <vTaskDelay>
  
  return osOK;
 8004b40:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b083      	sub	sp, #12
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f103 0208 	add.w	r2, r3, #8
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b62:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f103 0208 	add.w	r2, r3, #8
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f103 0208 	add.w	r2, r3, #8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b7e:	bf00      	nop
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	689a      	ldr	r2, [r3, #8]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	1c5a      	adds	r2, r3, #1
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	601a      	str	r2, [r3, #0]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c02:	d103      	bne.n	8004c0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	e00c      	b.n	8004c26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3308      	adds	r3, #8
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	e002      	b.n	8004c1a <vListInsert+0x2e>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d2f6      	bcs.n	8004c14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	683a      	ldr	r2, [r7, #0]
 8004c40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	1c5a      	adds	r2, r3, #1
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	601a      	str	r2, [r3, #0]
}
 8004c52:	bf00      	nop
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b085      	sub	sp, #20
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6892      	ldr	r2, [r2, #8]
 8004c74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	6852      	ldr	r2, [r2, #4]
 8004c7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d103      	bne.n	8004c92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	1e5a      	subs	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10b      	bne.n	8004ce0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ccc:	f383 8811 	msr	BASEPRI, r3
 8004cd0:	f3bf 8f6f 	isb	sy
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004cda:	bf00      	nop
 8004cdc:	bf00      	nop
 8004cde:	e7fd      	b.n	8004cdc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004ce0:	f001 fee4 	bl	8006aac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cec:	68f9      	ldr	r1, [r7, #12]
 8004cee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004cf0:	fb01 f303 	mul.w	r3, r1, r3
 8004cf4:	441a      	add	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d10:	3b01      	subs	r3, #1
 8004d12:	68f9      	ldr	r1, [r7, #12]
 8004d14:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d16:	fb01 f303 	mul.w	r3, r1, r3
 8004d1a:	441a      	add	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	22ff      	movs	r2, #255	@ 0xff
 8004d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	22ff      	movs	r2, #255	@ 0xff
 8004d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d114      	bne.n	8004d60 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d01a      	beq.n	8004d74 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	3310      	adds	r3, #16
 8004d42:	4618      	mov	r0, r3
 8004d44:	f001 f98c 	bl	8006060 <xTaskRemoveFromEventList>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d012      	beq.n	8004d74 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <xQueueGenericReset+0xd0>)
 8004d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	f3bf 8f6f 	isb	sy
 8004d5e:	e009      	b.n	8004d74 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	3310      	adds	r3, #16
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7ff fef0 	bl	8004b4a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3324      	adds	r3, #36	@ 0x24
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff feeb 	bl	8004b4a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d74:	f001 fecc 	bl	8006b10 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d78:	2301      	movs	r3, #1
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	e000ed04 	.word	0xe000ed04

08004d88 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	@ 0x28
 8004d8c:	af02      	add	r7, sp, #8
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	4613      	mov	r3, r2
 8004d94:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10b      	bne.n	8004db4 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da0:	f383 8811 	msr	BASEPRI, r3
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	613b      	str	r3, [r7, #16]
}
 8004dae:	bf00      	nop
 8004db0:	bf00      	nop
 8004db2:	e7fd      	b.n	8004db0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	fb02 f303 	mul.w	r3, r2, r3
 8004dbc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	3348      	adds	r3, #72	@ 0x48
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f001 ff9a 	bl	8006cfc <pvPortMalloc>
 8004dc8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d011      	beq.n	8004df4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	3348      	adds	r3, #72	@ 0x48
 8004dd8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004de2:	79fa      	ldrb	r2, [r7, #7]
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	4613      	mov	r3, r2
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	68b9      	ldr	r1, [r7, #8]
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f000 f805 	bl	8004dfe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004df4:	69bb      	ldr	r3, [r7, #24]
	}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3720      	adds	r7, #32
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b084      	sub	sp, #16
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	60f8      	str	r0, [r7, #12]
 8004e06:	60b9      	str	r1, [r7, #8]
 8004e08:	607a      	str	r2, [r7, #4]
 8004e0a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d103      	bne.n	8004e1a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	601a      	str	r2, [r3, #0]
 8004e18:	e002      	b.n	8004e20 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	69b8      	ldr	r0, [r7, #24]
 8004e30:	f7ff ff40 	bl	8004cb4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e34:	bf00      	nop
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00e      	beq.n	8004e68 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2100      	movs	r1, #0
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f81c 	bl	8004ea0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004e68:	bf00      	nop
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	4603      	mov	r3, r0
 8004e78:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	2300      	movs	r3, #0
 8004e80:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004e82:	79fb      	ldrb	r3, [r7, #7]
 8004e84:	461a      	mov	r2, r3
 8004e86:	6939      	ldr	r1, [r7, #16]
 8004e88:	6978      	ldr	r0, [r7, #20]
 8004e8a:	f7ff ff7d 	bl	8004d88 <xQueueGenericCreate>
 8004e8e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f7ff ffd3 	bl	8004e3c <prvInitialiseMutex>

		return xNewQueue;
 8004e96:	68fb      	ldr	r3, [r7, #12]
	}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3718      	adds	r7, #24
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08e      	sub	sp, #56	@ 0x38
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
 8004eac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10b      	bne.n	8004ed4 <xQueueGenericSend+0x34>
	__asm volatile
 8004ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ece:	bf00      	nop
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d103      	bne.n	8004ee2 <xQueueGenericSend+0x42>
 8004eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <xQueueGenericSend+0x46>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <xQueueGenericSend+0x48>
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10b      	bne.n	8004f04 <xQueueGenericSend+0x64>
	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004efe:	bf00      	nop
 8004f00:	bf00      	nop
 8004f02:	e7fd      	b.n	8004f00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d103      	bne.n	8004f12 <xQueueGenericSend+0x72>
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d101      	bne.n	8004f16 <xQueueGenericSend+0x76>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <xQueueGenericSend+0x78>
 8004f16:	2300      	movs	r3, #0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10b      	bne.n	8004f34 <xQueueGenericSend+0x94>
	__asm volatile
 8004f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	623b      	str	r3, [r7, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	bf00      	nop
 8004f32:	e7fd      	b.n	8004f30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f34:	f001 fa54 	bl	80063e0 <xTaskGetSchedulerState>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d102      	bne.n	8004f44 <xQueueGenericSend+0xa4>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <xQueueGenericSend+0xa8>
 8004f44:	2301      	movs	r3, #1
 8004f46:	e000      	b.n	8004f4a <xQueueGenericSend+0xaa>
 8004f48:	2300      	movs	r3, #0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <xQueueGenericSend+0xc6>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	61fb      	str	r3, [r7, #28]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f66:	f001 fda1 	bl	8006aac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d302      	bcc.n	8004f7c <xQueueGenericSend+0xdc>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d129      	bne.n	8004fd0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	68b9      	ldr	r1, [r7, #8]
 8004f80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f82:	f000 fa47 	bl	8005414 <prvCopyDataToQueue>
 8004f86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d010      	beq.n	8004fb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f92:	3324      	adds	r3, #36	@ 0x24
 8004f94:	4618      	mov	r0, r3
 8004f96:	f001 f863 	bl	8006060 <xTaskRemoveFromEventList>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d013      	beq.n	8004fc8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fa0:	4b3f      	ldr	r3, [pc, #252]	@ (80050a0 <xQueueGenericSend+0x200>)
 8004fa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	f3bf 8f4f 	dsb	sy
 8004fac:	f3bf 8f6f 	isb	sy
 8004fb0:	e00a      	b.n	8004fc8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d007      	beq.n	8004fc8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004fb8:	4b39      	ldr	r3, [pc, #228]	@ (80050a0 <xQueueGenericSend+0x200>)
 8004fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004fc8:	f001 fda2 	bl	8006b10 <vPortExitCritical>
				return pdPASS;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e063      	b.n	8005098 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d103      	bne.n	8004fde <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004fd6:	f001 fd9b 	bl	8006b10 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	e05c      	b.n	8005098 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d106      	bne.n	8004ff2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004fe4:	f107 0314 	add.w	r3, r7, #20
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f001 f89d 	bl	8006128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ff2:	f001 fd8d 	bl	8006b10 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ff6:	f000 fe4b 	bl	8005c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ffa:	f001 fd57 	bl	8006aac <vPortEnterCritical>
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005000:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005004:	b25b      	sxtb	r3, r3
 8005006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500a:	d103      	bne.n	8005014 <xQueueGenericSend+0x174>
 800500c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005016:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800501a:	b25b      	sxtb	r3, r3
 800501c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005020:	d103      	bne.n	800502a <xQueueGenericSend+0x18a>
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800502a:	f001 fd71 	bl	8006b10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800502e:	1d3a      	adds	r2, r7, #4
 8005030:	f107 0314 	add.w	r3, r7, #20
 8005034:	4611      	mov	r1, r2
 8005036:	4618      	mov	r0, r3
 8005038:	f001 f88c 	bl	8006154 <xTaskCheckForTimeOut>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d124      	bne.n	800508c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005042:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005044:	f000 fab8 	bl	80055b8 <prvIsQueueFull>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d018      	beq.n	8005080 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	3310      	adds	r3, #16
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	4611      	mov	r1, r2
 8005056:	4618      	mov	r0, r3
 8005058:	f000 ffdc 	bl	8006014 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800505c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800505e:	f000 fa43 	bl	80054e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005062:	f000 fe23 	bl	8005cac <xTaskResumeAll>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	f47f af7c 	bne.w	8004f66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800506e:	4b0c      	ldr	r3, [pc, #48]	@ (80050a0 <xQueueGenericSend+0x200>)
 8005070:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005074:	601a      	str	r2, [r3, #0]
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	e772      	b.n	8004f66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005080:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005082:	f000 fa31 	bl	80054e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005086:	f000 fe11 	bl	8005cac <xTaskResumeAll>
 800508a:	e76c      	b.n	8004f66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800508c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800508e:	f000 fa2b 	bl	80054e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005092:	f000 fe0b 	bl	8005cac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005096:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005098:	4618      	mov	r0, r3
 800509a:	3738      	adds	r7, #56	@ 0x38
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	e000ed04 	.word	0xe000ed04

080050a4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b08e      	sub	sp, #56	@ 0x38
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10b      	bne.n	80050d0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	623b      	str	r3, [r7, #32]
}
 80050ca:	bf00      	nop
 80050cc:	bf00      	nop
 80050ce:	e7fd      	b.n	80050cc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80050d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	61fb      	str	r3, [r7, #28]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80050f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d103      	bne.n	8005100 <xQueueGiveFromISR+0x5c>
 80050f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <xQueueGiveFromISR+0x60>
 8005100:	2301      	movs	r3, #1
 8005102:	e000      	b.n	8005106 <xQueueGiveFromISR+0x62>
 8005104:	2300      	movs	r3, #0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10b      	bne.n	8005122 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800510a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510e:	f383 8811 	msr	BASEPRI, r3
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	61bb      	str	r3, [r7, #24]
}
 800511c:	bf00      	nop
 800511e:	bf00      	nop
 8005120:	e7fd      	b.n	800511e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005122:	f001 fda9 	bl	8006c78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005126:	f3ef 8211 	mrs	r2, BASEPRI
 800512a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	617a      	str	r2, [r7, #20]
 800513c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800513e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005140:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005146:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800514e:	429a      	cmp	r2, r3
 8005150:	d22b      	bcs.n	80051aa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005158:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800515c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005162:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005164:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516c:	d112      	bne.n	8005194 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800516e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	2b00      	cmp	r3, #0
 8005174:	d016      	beq.n	80051a4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005178:	3324      	adds	r3, #36	@ 0x24
 800517a:	4618      	mov	r0, r3
 800517c:	f000 ff70 	bl	8006060 <xTaskRemoveFromEventList>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00e      	beq.n	80051a4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00b      	beq.n	80051a4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	e007      	b.n	80051a4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005194:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005198:	3301      	adds	r3, #1
 800519a:	b2db      	uxtb	r3, r3
 800519c:	b25a      	sxtb	r2, r3
 800519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80051a4:	2301      	movs	r3, #1
 80051a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80051a8:	e001      	b.n	80051ae <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80051aa:	2300      	movs	r3, #0
 80051ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80051ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80051b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80051ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3738      	adds	r7, #56	@ 0x38
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08e      	sub	sp, #56	@ 0x38
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051ce:	2300      	movs	r3, #0
 80051d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10b      	bne.n	80051f8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80051e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e4:	f383 8811 	msr	BASEPRI, r3
 80051e8:	f3bf 8f6f 	isb	sy
 80051ec:	f3bf 8f4f 	dsb	sy
 80051f0:	623b      	str	r3, [r7, #32]
}
 80051f2:	bf00      	nop
 80051f4:	bf00      	nop
 80051f6:	e7fd      	b.n	80051f4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00b      	beq.n	8005218 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005204:	f383 8811 	msr	BASEPRI, r3
 8005208:	f3bf 8f6f 	isb	sy
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	61fb      	str	r3, [r7, #28]
}
 8005212:	bf00      	nop
 8005214:	bf00      	nop
 8005216:	e7fd      	b.n	8005214 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005218:	f001 f8e2 	bl	80063e0 <xTaskGetSchedulerState>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d102      	bne.n	8005228 <xQueueSemaphoreTake+0x64>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d101      	bne.n	800522c <xQueueSemaphoreTake+0x68>
 8005228:	2301      	movs	r3, #1
 800522a:	e000      	b.n	800522e <xQueueSemaphoreTake+0x6a>
 800522c:	2300      	movs	r3, #0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10b      	bne.n	800524a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	61bb      	str	r3, [r7, #24]
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	e7fd      	b.n	8005246 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800524a:	f001 fc2f 	bl	8006aac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800524e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005252:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	2b00      	cmp	r3, #0
 8005258:	d024      	beq.n	80052a4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800525a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525c:	1e5a      	subs	r2, r3, #1
 800525e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005260:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d104      	bne.n	8005274 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800526a:	f001 fa65 	bl	8006738 <pvTaskIncrementMutexHeldCount>
 800526e:	4602      	mov	r2, r0
 8005270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005272:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00f      	beq.n	800529c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800527c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527e:	3310      	adds	r3, #16
 8005280:	4618      	mov	r0, r3
 8005282:	f000 feed 	bl	8006060 <xTaskRemoveFromEventList>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d007      	beq.n	800529c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800528c:	4b54      	ldr	r3, [pc, #336]	@ (80053e0 <xQueueSemaphoreTake+0x21c>)
 800528e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800529c:	f001 fc38 	bl	8006b10 <vPortExitCritical>
				return pdPASS;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e098      	b.n	80053d6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d112      	bne.n	80052d0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00b      	beq.n	80052c8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80052b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b4:	f383 8811 	msr	BASEPRI, r3
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	617b      	str	r3, [r7, #20]
}
 80052c2:	bf00      	nop
 80052c4:	bf00      	nop
 80052c6:	e7fd      	b.n	80052c4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052c8:	f001 fc22 	bl	8006b10 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e082      	b.n	80053d6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d106      	bne.n	80052e4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052d6:	f107 030c 	add.w	r3, r7, #12
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 ff24 	bl	8006128 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052e0:	2301      	movs	r3, #1
 80052e2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052e4:	f001 fc14 	bl	8006b10 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052e8:	f000 fcd2 	bl	8005c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052ec:	f001 fbde 	bl	8006aac <vPortEnterCritical>
 80052f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052f6:	b25b      	sxtb	r3, r3
 80052f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fc:	d103      	bne.n	8005306 <xQueueSemaphoreTake+0x142>
 80052fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005308:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800530c:	b25b      	sxtb	r3, r3
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d103      	bne.n	800531c <xQueueSemaphoreTake+0x158>
 8005314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005316:	2200      	movs	r2, #0
 8005318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800531c:	f001 fbf8 	bl	8006b10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005320:	463a      	mov	r2, r7
 8005322:	f107 030c 	add.w	r3, r7, #12
 8005326:	4611      	mov	r1, r2
 8005328:	4618      	mov	r0, r3
 800532a:	f000 ff13 	bl	8006154 <xTaskCheckForTimeOut>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d132      	bne.n	800539a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005334:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005336:	f000 f929 	bl	800558c <prvIsQueueEmpty>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d026      	beq.n	800538e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d109      	bne.n	800535c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005348:	f001 fbb0 	bl	8006aac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800534c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	4618      	mov	r0, r3
 8005352:	f001 f863 	bl	800641c <xTaskPriorityInherit>
 8005356:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005358:	f001 fbda 	bl	8006b10 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800535c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535e:	3324      	adds	r3, #36	@ 0x24
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	4611      	mov	r1, r2
 8005364:	4618      	mov	r0, r3
 8005366:	f000 fe55 	bl	8006014 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800536a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800536c:	f000 f8bc 	bl	80054e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005370:	f000 fc9c 	bl	8005cac <xTaskResumeAll>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	f47f af67 	bne.w	800524a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800537c:	4b18      	ldr	r3, [pc, #96]	@ (80053e0 <xQueueSemaphoreTake+0x21c>)
 800537e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005382:	601a      	str	r2, [r3, #0]
 8005384:	f3bf 8f4f 	dsb	sy
 8005388:	f3bf 8f6f 	isb	sy
 800538c:	e75d      	b.n	800524a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800538e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005390:	f000 f8aa 	bl	80054e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005394:	f000 fc8a 	bl	8005cac <xTaskResumeAll>
 8005398:	e757      	b.n	800524a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800539a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800539c:	f000 f8a4 	bl	80054e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053a0:	f000 fc84 	bl	8005cac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053a6:	f000 f8f1 	bl	800558c <prvIsQueueEmpty>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f43f af4c 	beq.w	800524a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00d      	beq.n	80053d4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80053b8:	f001 fb78 	bl	8006aac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80053bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80053be:	f000 f811 	bl	80053e4 <prvGetDisinheritPriorityAfterTimeout>
 80053c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80053c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053ca:	4618      	mov	r0, r3
 80053cc:	f001 f924 	bl	8006618 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053d0:	f001 fb9e 	bl	8006b10 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3738      	adds	r7, #56	@ 0x38
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	e000ed04 	.word	0xe000ed04

080053e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d006      	beq.n	8005402 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f1c3 0307 	rsb	r3, r3, #7
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	e001      	b.n	8005406 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005402:	2300      	movs	r3, #0
 8005404:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005406:	68fb      	ldr	r3, [r7, #12]
	}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005428:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10d      	bne.n	800544e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d14d      	bne.n	80054d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	4618      	mov	r0, r3
 8005440:	f001 f862 	bl	8006508 <xTaskPriorityDisinherit>
 8005444:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	609a      	str	r2, [r3, #8]
 800544c:	e043      	b.n	80054d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d119      	bne.n	8005488 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6858      	ldr	r0, [r3, #4]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545c:	461a      	mov	r2, r3
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	f002 fb49 	bl	8007af6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546c:	441a      	add	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	429a      	cmp	r2, r3
 800547c:	d32b      	bcc.n	80054d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	605a      	str	r2, [r3, #4]
 8005486:	e026      	b.n	80054d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	68d8      	ldr	r0, [r3, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005490:	461a      	mov	r2, r3
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	f002 fb2f 	bl	8007af6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	68da      	ldr	r2, [r3, #12]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a0:	425b      	negs	r3, r3
 80054a2:	441a      	add	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d207      	bcs.n	80054c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	689a      	ldr	r2, [r3, #8]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	425b      	negs	r3, r3
 80054be:	441a      	add	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d105      	bne.n	80054d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	3b01      	subs	r3, #1
 80054d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80054de:	697b      	ldr	r3, [r7, #20]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3718      	adds	r7, #24
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80054f0:	f001 fadc 	bl	8006aac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054fc:	e011      	b.n	8005522 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005502:	2b00      	cmp	r3, #0
 8005504:	d012      	beq.n	800552c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	3324      	adds	r3, #36	@ 0x24
 800550a:	4618      	mov	r0, r3
 800550c:	f000 fda8 	bl	8006060 <xTaskRemoveFromEventList>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005516:	f000 fe81 	bl	800621c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800551a:	7bfb      	ldrb	r3, [r7, #15]
 800551c:	3b01      	subs	r3, #1
 800551e:	b2db      	uxtb	r3, r3
 8005520:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005526:	2b00      	cmp	r3, #0
 8005528:	dce9      	bgt.n	80054fe <prvUnlockQueue+0x16>
 800552a:	e000      	b.n	800552e <prvUnlockQueue+0x46>
					break;
 800552c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	22ff      	movs	r2, #255	@ 0xff
 8005532:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005536:	f001 faeb 	bl	8006b10 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800553a:	f001 fab7 	bl	8006aac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005544:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005546:	e011      	b.n	800556c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d012      	beq.n	8005576 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3310      	adds	r3, #16
 8005554:	4618      	mov	r0, r3
 8005556:	f000 fd83 	bl	8006060 <xTaskRemoveFromEventList>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005560:	f000 fe5c 	bl	800621c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005564:	7bbb      	ldrb	r3, [r7, #14]
 8005566:	3b01      	subs	r3, #1
 8005568:	b2db      	uxtb	r3, r3
 800556a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800556c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005570:	2b00      	cmp	r3, #0
 8005572:	dce9      	bgt.n	8005548 <prvUnlockQueue+0x60>
 8005574:	e000      	b.n	8005578 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005576:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	22ff      	movs	r2, #255	@ 0xff
 800557c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005580:	f001 fac6 	bl	8006b10 <vPortExitCritical>
}
 8005584:	bf00      	nop
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b084      	sub	sp, #16
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005594:	f001 fa8a 	bl	8006aac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	2b00      	cmp	r3, #0
 800559e:	d102      	bne.n	80055a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80055a0:	2301      	movs	r3, #1
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	e001      	b.n	80055aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055aa:	f001 fab1 	bl	8006b10 <vPortExitCritical>

	return xReturn;
 80055ae:	68fb      	ldr	r3, [r7, #12]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055c0:	f001 fa74 	bl	8006aac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d102      	bne.n	80055d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80055d0:	2301      	movs	r3, #1
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	e001      	b.n	80055da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80055d6:	2300      	movs	r3, #0
 80055d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80055da:	f001 fa99 	bl	8006b10 <vPortExitCritical>

	return xReturn;
 80055de:	68fb      	ldr	r3, [r7, #12]
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b08e      	sub	sp, #56	@ 0x38
 80055ec:	af04      	add	r7, sp, #16
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
 80055f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80055f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10b      	bne.n	8005614 <xTaskCreateStatic+0x2c>
	__asm volatile
 80055fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	623b      	str	r3, [r7, #32]
}
 800560e:	bf00      	nop
 8005610:	bf00      	nop
 8005612:	e7fd      	b.n	8005610 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10b      	bne.n	8005632 <xTaskCreateStatic+0x4a>
	__asm volatile
 800561a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	61fb      	str	r3, [r7, #28]
}
 800562c:	bf00      	nop
 800562e:	bf00      	nop
 8005630:	e7fd      	b.n	800562e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005632:	2354      	movs	r3, #84	@ 0x54
 8005634:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	2b54      	cmp	r3, #84	@ 0x54
 800563a:	d00b      	beq.n	8005654 <xTaskCreateStatic+0x6c>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	61bb      	str	r3, [r7, #24]
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	e7fd      	b.n	8005650 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005654:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005658:	2b00      	cmp	r3, #0
 800565a:	d01e      	beq.n	800569a <xTaskCreateStatic+0xb2>
 800565c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800565e:	2b00      	cmp	r3, #0
 8005660:	d01b      	beq.n	800569a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800566a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	2202      	movs	r2, #2
 8005670:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005674:	2300      	movs	r3, #0
 8005676:	9303      	str	r3, [sp, #12]
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	9302      	str	r3, [sp, #8]
 800567c:	f107 0314 	add.w	r3, r7, #20
 8005680:	9301      	str	r3, [sp, #4]
 8005682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	68b9      	ldr	r1, [r7, #8]
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f850 	bl	8005732 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005692:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005694:	f000 f8d6 	bl	8005844 <prvAddNewTaskToReadyList>
 8005698:	e001      	b.n	800569e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800569e:	697b      	ldr	r3, [r7, #20]
	}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3728      	adds	r7, #40	@ 0x28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b08c      	sub	sp, #48	@ 0x30
 80056ac:	af04      	add	r7, sp, #16
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	603b      	str	r3, [r7, #0]
 80056b4:	4613      	mov	r3, r2
 80056b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80056b8:	88fb      	ldrh	r3, [r7, #6]
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4618      	mov	r0, r3
 80056be:	f001 fb1d 	bl	8006cfc <pvPortMalloc>
 80056c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00e      	beq.n	80056e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80056ca:	2054      	movs	r0, #84	@ 0x54
 80056cc:	f001 fb16 	bl	8006cfc <pvPortMalloc>
 80056d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80056de:	e005      	b.n	80056ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056e0:	6978      	ldr	r0, [r7, #20]
 80056e2:	f001 fbd9 	bl	8006e98 <vPortFree>
 80056e6:	e001      	b.n	80056ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d017      	beq.n	8005722 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056fa:	88fa      	ldrh	r2, [r7, #6]
 80056fc:	2300      	movs	r3, #0
 80056fe:	9303      	str	r3, [sp, #12]
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	9302      	str	r3, [sp, #8]
 8005704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005706:	9301      	str	r3, [sp, #4]
 8005708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f80e 	bl	8005732 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005716:	69f8      	ldr	r0, [r7, #28]
 8005718:	f000 f894 	bl	8005844 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800571c:	2301      	movs	r3, #1
 800571e:	61bb      	str	r3, [r7, #24]
 8005720:	e002      	b.n	8005728 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005722:	f04f 33ff 	mov.w	r3, #4294967295
 8005726:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005728:	69bb      	ldr	r3, [r7, #24]
	}
 800572a:	4618      	mov	r0, r3
 800572c:	3720      	adds	r7, #32
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b088      	sub	sp, #32
 8005736:	af00      	add	r7, sp, #0
 8005738:	60f8      	str	r0, [r7, #12]
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]
 800573e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800574a:	3b01      	subs	r3, #1
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	f023 0307 	bic.w	r3, r3, #7
 8005758:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	f003 0307 	and.w	r3, r3, #7
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00b      	beq.n	800577c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005768:	f383 8811 	msr	BASEPRI, r3
 800576c:	f3bf 8f6f 	isb	sy
 8005770:	f3bf 8f4f 	dsb	sy
 8005774:	617b      	str	r3, [r7, #20]
}
 8005776:	bf00      	nop
 8005778:	bf00      	nop
 800577a:	e7fd      	b.n	8005778 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d01f      	beq.n	80057c2 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005782:	2300      	movs	r3, #0
 8005784:	61fb      	str	r3, [r7, #28]
 8005786:	e012      	b.n	80057ae <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	4413      	add	r3, r2
 800578e:	7819      	ldrb	r1, [r3, #0]
 8005790:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	4413      	add	r3, r2
 8005796:	3334      	adds	r3, #52	@ 0x34
 8005798:	460a      	mov	r2, r1
 800579a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	4413      	add	r3, r2
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d006      	beq.n	80057b6 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	3301      	adds	r3, #1
 80057ac:	61fb      	str	r3, [r7, #28]
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	2b0f      	cmp	r3, #15
 80057b2:	d9e9      	bls.n	8005788 <prvInitialiseNewTask+0x56>
 80057b4:	e000      	b.n	80057b8 <prvInitialiseNewTask+0x86>
			{
				break;
 80057b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057c0:	e003      	b.n	80057ca <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057cc:	2b06      	cmp	r3, #6
 80057ce:	d901      	bls.n	80057d4 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057d0:	2306      	movs	r3, #6
 80057d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057de:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	2200      	movs	r2, #0
 80057e4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e8:	3304      	adds	r3, #4
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff f9cd 	bl	8004b8a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	3318      	adds	r3, #24
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff f9c8 	bl	8004b8a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	f1c3 0207 	rsb	r2, r3, #7
 8005806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005808:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800580e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005812:	2200      	movs	r2, #0
 8005814:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	2200      	movs	r2, #0
 800581a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	68f9      	ldr	r1, [r7, #12]
 8005822:	69b8      	ldr	r0, [r7, #24]
 8005824:	f001 f802 	bl	800682c <pxPortInitialiseStack>
 8005828:	4602      	mov	r2, r0
 800582a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d002      	beq.n	800583a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005838:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800583a:	bf00      	nop
 800583c:	3720      	adds	r7, #32
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800584c:	f001 f92e 	bl	8006aac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005850:	4b2a      	ldr	r3, [pc, #168]	@ (80058fc <prvAddNewTaskToReadyList+0xb8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3301      	adds	r3, #1
 8005856:	4a29      	ldr	r2, [pc, #164]	@ (80058fc <prvAddNewTaskToReadyList+0xb8>)
 8005858:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800585a:	4b29      	ldr	r3, [pc, #164]	@ (8005900 <prvAddNewTaskToReadyList+0xbc>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d109      	bne.n	8005876 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005862:	4a27      	ldr	r2, [pc, #156]	@ (8005900 <prvAddNewTaskToReadyList+0xbc>)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005868:	4b24      	ldr	r3, [pc, #144]	@ (80058fc <prvAddNewTaskToReadyList+0xb8>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d110      	bne.n	8005892 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005870:	f000 fcf8 	bl	8006264 <prvInitialiseTaskLists>
 8005874:	e00d      	b.n	8005892 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005876:	4b23      	ldr	r3, [pc, #140]	@ (8005904 <prvAddNewTaskToReadyList+0xc0>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d109      	bne.n	8005892 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800587e:	4b20      	ldr	r3, [pc, #128]	@ (8005900 <prvAddNewTaskToReadyList+0xbc>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005888:	429a      	cmp	r2, r3
 800588a:	d802      	bhi.n	8005892 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800588c:	4a1c      	ldr	r2, [pc, #112]	@ (8005900 <prvAddNewTaskToReadyList+0xbc>)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005892:	4b1d      	ldr	r3, [pc, #116]	@ (8005908 <prvAddNewTaskToReadyList+0xc4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3301      	adds	r3, #1
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <prvAddNewTaskToReadyList+0xc4>)
 800589a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a0:	2201      	movs	r2, #1
 80058a2:	409a      	lsls	r2, r3
 80058a4:	4b19      	ldr	r3, [pc, #100]	@ (800590c <prvAddNewTaskToReadyList+0xc8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	4a18      	ldr	r2, [pc, #96]	@ (800590c <prvAddNewTaskToReadyList+0xc8>)
 80058ac:	6013      	str	r3, [r2, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b2:	4613      	mov	r3, r2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	4413      	add	r3, r2
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	4a15      	ldr	r2, [pc, #84]	@ (8005910 <prvAddNewTaskToReadyList+0xcc>)
 80058bc:	441a      	add	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3304      	adds	r3, #4
 80058c2:	4619      	mov	r1, r3
 80058c4:	4610      	mov	r0, r2
 80058c6:	f7ff f96d 	bl	8004ba4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058ca:	f001 f921 	bl	8006b10 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005904 <prvAddNewTaskToReadyList+0xc0>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00e      	beq.n	80058f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005900 <prvAddNewTaskToReadyList+0xbc>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d207      	bcs.n	80058f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005914 <prvAddNewTaskToReadyList+0xd0>)
 80058e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058f4:	bf00      	nop
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	200004a4 	.word	0x200004a4
 8005900:	200003a4 	.word	0x200003a4
 8005904:	200004b0 	.word	0x200004b0
 8005908:	200004c0 	.word	0x200004c0
 800590c:	200004ac 	.word	0x200004ac
 8005910:	200003a8 	.word	0x200003a8
 8005914:	e000ed04 	.word	0xe000ed04

08005918 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005920:	2300      	movs	r3, #0
 8005922:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d018      	beq.n	800595c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800592a:	4b14      	ldr	r3, [pc, #80]	@ (800597c <vTaskDelay+0x64>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00b      	beq.n	800594a <vTaskDelay+0x32>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	60bb      	str	r3, [r7, #8]
}
 8005944:	bf00      	nop
 8005946:	bf00      	nop
 8005948:	e7fd      	b.n	8005946 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800594a:	f000 f9a1 	bl	8005c90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800594e:	2100      	movs	r1, #0
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 ff05 	bl	8006760 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005956:	f000 f9a9 	bl	8005cac <xTaskResumeAll>
 800595a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d107      	bne.n	8005972 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005962:	4b07      	ldr	r3, [pc, #28]	@ (8005980 <vTaskDelay+0x68>)
 8005964:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	200004cc 	.word	0x200004cc
 8005980:	e000ed04 	.word	0xe000ed04

08005984 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800598c:	f001 f88e 	bl	8006aac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d102      	bne.n	800599c <vTaskSuspend+0x18>
 8005996:	4b3d      	ldr	r3, [pc, #244]	@ (8005a8c <vTaskSuspend+0x108>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	e000      	b.n	800599e <vTaskSuspend+0x1a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	3304      	adds	r3, #4
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff f95a 	bl	8004c5e <uxListRemove>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d115      	bne.n	80059dc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b4:	4936      	ldr	r1, [pc, #216]	@ (8005a90 <vTaskSuspend+0x10c>)
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <vTaskSuspend+0x58>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ca:	2201      	movs	r2, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	43da      	mvns	r2, r3
 80059d2:	4b30      	ldr	r3, [pc, #192]	@ (8005a94 <vTaskSuspend+0x110>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4013      	ands	r3, r2
 80059d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005a94 <vTaskSuspend+0x110>)
 80059da:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d004      	beq.n	80059ee <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	3318      	adds	r3, #24
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff f938 	bl	8004c5e <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	3304      	adds	r3, #4
 80059f2:	4619      	mov	r1, r3
 80059f4:	4828      	ldr	r0, [pc, #160]	@ (8005a98 <vTaskSuspend+0x114>)
 80059f6:	f7ff f8d5 	bl	8004ba4 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d103      	bne.n	8005a0e <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005a0e:	f001 f87f 	bl	8006b10 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005a12:	4b22      	ldr	r3, [pc, #136]	@ (8005a9c <vTaskSuspend+0x118>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005a1a:	f001 f847 	bl	8006aac <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005a1e:	f000 fcbf 	bl	80063a0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005a22:	f001 f875 	bl	8006b10 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8005a26:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <vTaskSuspend+0x108>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d128      	bne.n	8005a82 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8005a30:	4b1a      	ldr	r3, [pc, #104]	@ (8005a9c <vTaskSuspend+0x118>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d018      	beq.n	8005a6a <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005a38:	4b19      	ldr	r3, [pc, #100]	@ (8005aa0 <vTaskSuspend+0x11c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00b      	beq.n	8005a58 <vTaskSuspend+0xd4>
	__asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	60bb      	str	r3, [r7, #8]
}
 8005a52:	bf00      	nop
 8005a54:	bf00      	nop
 8005a56:	e7fd      	b.n	8005a54 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8005a58:	4b12      	ldr	r3, [pc, #72]	@ (8005aa4 <vTaskSuspend+0x120>)
 8005a5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a68:	e00b      	b.n	8005a82 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <vTaskSuspend+0x114>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa8 <vTaskSuspend+0x124>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d103      	bne.n	8005a7e <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8005a76:	4b05      	ldr	r3, [pc, #20]	@ (8005a8c <vTaskSuspend+0x108>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
	}
 8005a7c:	e001      	b.n	8005a82 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8005a7e:	f000 fa6d 	bl	8005f5c <vTaskSwitchContext>
	}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	200003a4 	.word	0x200003a4
 8005a90:	200003a8 	.word	0x200003a8
 8005a94:	200004ac 	.word	0x200004ac
 8005a98:	20000490 	.word	0x20000490
 8005a9c:	200004b0 	.word	0x200004b0
 8005aa0:	200004cc 	.word	0x200004cc
 8005aa4:	e000ed04 	.word	0xe000ed04
 8005aa8:	200004a4 	.word	0x200004a4

08005aac <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10b      	bne.n	8005ada <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	60fb      	str	r3, [r7, #12]
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop
 8005ad8:	e7fd      	b.n	8005ad6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	4a0a      	ldr	r2, [pc, #40]	@ (8005b08 <prvTaskIsTaskSuspended+0x5c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d10a      	bne.n	8005afa <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	4a08      	ldr	r2, [pc, #32]	@ (8005b0c <prvTaskIsTaskSuspended+0x60>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d005      	beq.n	8005afa <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d101      	bne.n	8005afa <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8005af6:	2301      	movs	r3, #1
 8005af8:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005afa:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005afc:	4618      	mov	r0, r3
 8005afe:	371c      	adds	r7, #28
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr
 8005b08:	20000490 	.word	0x20000490
 8005b0c:	20000464 	.word	0x20000464

08005b10 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10b      	bne.n	8005b3a <vTaskResume+0x2a>
	__asm volatile
 8005b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b26:	f383 8811 	msr	BASEPRI, r3
 8005b2a:	f3bf 8f6f 	isb	sy
 8005b2e:	f3bf 8f4f 	dsb	sy
 8005b32:	60bb      	str	r3, [r7, #8]
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	e7fd      	b.n	8005b36 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8005b3a:	4b20      	ldr	r3, [pc, #128]	@ (8005bbc <vTaskResume+0xac>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d037      	beq.n	8005bb4 <vTaskResume+0xa4>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d034      	beq.n	8005bb4 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8005b4a:	f000 ffaf 	bl	8006aac <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f7ff ffac 	bl	8005aac <prvTaskIsTaskSuspended>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d02a      	beq.n	8005bb0 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	3304      	adds	r3, #4
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7ff f87d 	bl	8004c5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b68:	2201      	movs	r2, #1
 8005b6a:	409a      	lsls	r2, r3
 8005b6c:	4b14      	ldr	r3, [pc, #80]	@ (8005bc0 <vTaskResume+0xb0>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	4a13      	ldr	r2, [pc, #76]	@ (8005bc0 <vTaskResume+0xb0>)
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4a10      	ldr	r2, [pc, #64]	@ (8005bc4 <vTaskResume+0xb4>)
 8005b84:	441a      	add	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	f7ff f809 	bl	8004ba4 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b96:	4b09      	ldr	r3, [pc, #36]	@ (8005bbc <vTaskResume+0xac>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d307      	bcc.n	8005bb0 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8005ba0:	4b09      	ldr	r3, [pc, #36]	@ (8005bc8 <vTaskResume+0xb8>)
 8005ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8005bb0:	f000 ffae 	bl	8006b10 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bb4:	bf00      	nop
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	200003a4 	.word	0x200003a4
 8005bc0:	200004ac 	.word	0x200004ac
 8005bc4:	200003a8 	.word	0x200003a8
 8005bc8:	e000ed04 	.word	0xe000ed04

08005bcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	@ 0x28
 8005bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005bda:	463a      	mov	r2, r7
 8005bdc:	1d39      	adds	r1, r7, #4
 8005bde:	f107 0308 	add.w	r3, r7, #8
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fa fd02 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005be8:	6839      	ldr	r1, [r7, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	9202      	str	r2, [sp, #8]
 8005bf0:	9301      	str	r3, [sp, #4]
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	460a      	mov	r2, r1
 8005bfa:	491f      	ldr	r1, [pc, #124]	@ (8005c78 <vTaskStartScheduler+0xac>)
 8005bfc:	481f      	ldr	r0, [pc, #124]	@ (8005c7c <vTaskStartScheduler+0xb0>)
 8005bfe:	f7ff fcf3 	bl	80055e8 <xTaskCreateStatic>
 8005c02:	4603      	mov	r3, r0
 8005c04:	4a1e      	ldr	r2, [pc, #120]	@ (8005c80 <vTaskStartScheduler+0xb4>)
 8005c06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c08:	4b1d      	ldr	r3, [pc, #116]	@ (8005c80 <vTaskStartScheduler+0xb4>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c10:	2301      	movs	r3, #1
 8005c12:	617b      	str	r3, [r7, #20]
 8005c14:	e001      	b.n	8005c1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c16:	2300      	movs	r3, #0
 8005c18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d116      	bne.n	8005c4e <vTaskStartScheduler+0x82>
	__asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	613b      	str	r3, [r7, #16]
}
 8005c32:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c34:	4b13      	ldr	r3, [pc, #76]	@ (8005c84 <vTaskStartScheduler+0xb8>)
 8005c36:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c3c:	4b12      	ldr	r3, [pc, #72]	@ (8005c88 <vTaskStartScheduler+0xbc>)
 8005c3e:	2201      	movs	r2, #1
 8005c40:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c42:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <vTaskStartScheduler+0xc0>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c48:	f000 fe7a 	bl	8006940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c4c:	e00f      	b.n	8005c6e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c54:	d10b      	bne.n	8005c6e <vTaskStartScheduler+0xa2>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	60fb      	str	r3, [r7, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	e7fd      	b.n	8005c6a <vTaskStartScheduler+0x9e>
}
 8005c6e:	bf00      	nop
 8005c70:	3718      	adds	r7, #24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	08008c8c 	.word	0x08008c8c
 8005c7c:	08006235 	.word	0x08006235
 8005c80:	200004c8 	.word	0x200004c8
 8005c84:	200004c4 	.word	0x200004c4
 8005c88:	200004b0 	.word	0x200004b0
 8005c8c:	200004a8 	.word	0x200004a8

08005c90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c94:	4b04      	ldr	r3, [pc, #16]	@ (8005ca8 <vTaskSuspendAll+0x18>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	4a03      	ldr	r2, [pc, #12]	@ (8005ca8 <vTaskSuspendAll+0x18>)
 8005c9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c9e:	bf00      	nop
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	200004cc 	.word	0x200004cc

08005cac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cba:	4b42      	ldr	r3, [pc, #264]	@ (8005dc4 <xTaskResumeAll+0x118>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10b      	bne.n	8005cda <xTaskResumeAll+0x2e>
	__asm volatile
 8005cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc6:	f383 8811 	msr	BASEPRI, r3
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	603b      	str	r3, [r7, #0]
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	e7fd      	b.n	8005cd6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005cda:	f000 fee7 	bl	8006aac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005cde:	4b39      	ldr	r3, [pc, #228]	@ (8005dc4 <xTaskResumeAll+0x118>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	4a37      	ldr	r2, [pc, #220]	@ (8005dc4 <xTaskResumeAll+0x118>)
 8005ce6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce8:	4b36      	ldr	r3, [pc, #216]	@ (8005dc4 <xTaskResumeAll+0x118>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d161      	bne.n	8005db4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cf0:	4b35      	ldr	r3, [pc, #212]	@ (8005dc8 <xTaskResumeAll+0x11c>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d05d      	beq.n	8005db4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cf8:	e02e      	b.n	8005d58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cfa:	4b34      	ldr	r3, [pc, #208]	@ (8005dcc <xTaskResumeAll+0x120>)
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	3318      	adds	r3, #24
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7fe ffa9 	bl	8004c5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	3304      	adds	r3, #4
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7fe ffa4 	bl	8004c5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	409a      	lsls	r2, r3
 8005d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8005dd0 <xTaskResumeAll+0x124>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	4a2a      	ldr	r2, [pc, #168]	@ (8005dd0 <xTaskResumeAll+0x124>)
 8005d26:	6013      	str	r3, [r2, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	4413      	add	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4a27      	ldr	r2, [pc, #156]	@ (8005dd4 <xTaskResumeAll+0x128>)
 8005d36:	441a      	add	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4610      	mov	r0, r2
 8005d40:	f7fe ff30 	bl	8004ba4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d48:	4b23      	ldr	r3, [pc, #140]	@ (8005dd8 <xTaskResumeAll+0x12c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d302      	bcc.n	8005d58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d52:	4b22      	ldr	r3, [pc, #136]	@ (8005ddc <xTaskResumeAll+0x130>)
 8005d54:	2201      	movs	r2, #1
 8005d56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d58:	4b1c      	ldr	r3, [pc, #112]	@ (8005dcc <xTaskResumeAll+0x120>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1cc      	bne.n	8005cfa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d66:	f000 fb1b 	bl	80063a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8005de0 <xTaskResumeAll+0x134>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d010      	beq.n	8005d98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d76:	f000 f837 	bl	8005de8 <xTaskIncrementTick>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d002      	beq.n	8005d86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005d80:	4b16      	ldr	r3, [pc, #88]	@ (8005ddc <xTaskResumeAll+0x130>)
 8005d82:	2201      	movs	r2, #1
 8005d84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1f1      	bne.n	8005d76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005d92:	4b13      	ldr	r3, [pc, #76]	@ (8005de0 <xTaskResumeAll+0x134>)
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d98:	4b10      	ldr	r3, [pc, #64]	@ (8005ddc <xTaskResumeAll+0x130>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d009      	beq.n	8005db4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005da0:	2301      	movs	r3, #1
 8005da2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005da4:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <xTaskResumeAll+0x138>)
 8005da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005db4:	f000 feac 	bl	8006b10 <vPortExitCritical>

	return xAlreadyYielded;
 8005db8:	68bb      	ldr	r3, [r7, #8]
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	200004cc 	.word	0x200004cc
 8005dc8:	200004a4 	.word	0x200004a4
 8005dcc:	20000464 	.word	0x20000464
 8005dd0:	200004ac 	.word	0x200004ac
 8005dd4:	200003a8 	.word	0x200003a8
 8005dd8:	200003a4 	.word	0x200003a4
 8005ddc:	200004b8 	.word	0x200004b8
 8005de0:	200004b4 	.word	0x200004b4
 8005de4:	e000ed04 	.word	0xe000ed04

08005de8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005dee:	2300      	movs	r3, #0
 8005df0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005df2:	4b4f      	ldr	r3, [pc, #316]	@ (8005f30 <xTaskIncrementTick+0x148>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f040 808f 	bne.w	8005f1a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8005f34 <xTaskIncrementTick+0x14c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3301      	adds	r3, #1
 8005e02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e04:	4a4b      	ldr	r2, [pc, #300]	@ (8005f34 <xTaskIncrementTick+0x14c>)
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d121      	bne.n	8005e54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e10:	4b49      	ldr	r3, [pc, #292]	@ (8005f38 <xTaskIncrementTick+0x150>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00b      	beq.n	8005e32 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e1e:	f383 8811 	msr	BASEPRI, r3
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	603b      	str	r3, [r7, #0]
}
 8005e2c:	bf00      	nop
 8005e2e:	bf00      	nop
 8005e30:	e7fd      	b.n	8005e2e <xTaskIncrementTick+0x46>
 8005e32:	4b41      	ldr	r3, [pc, #260]	@ (8005f38 <xTaskIncrementTick+0x150>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	60fb      	str	r3, [r7, #12]
 8005e38:	4b40      	ldr	r3, [pc, #256]	@ (8005f3c <xTaskIncrementTick+0x154>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f38 <xTaskIncrementTick+0x150>)
 8005e3e:	6013      	str	r3, [r2, #0]
 8005e40:	4a3e      	ldr	r2, [pc, #248]	@ (8005f3c <xTaskIncrementTick+0x154>)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	4b3e      	ldr	r3, [pc, #248]	@ (8005f40 <xTaskIncrementTick+0x158>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8005f40 <xTaskIncrementTick+0x158>)
 8005e4e:	6013      	str	r3, [r2, #0]
 8005e50:	f000 faa6 	bl	80063a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e54:	4b3b      	ldr	r3, [pc, #236]	@ (8005f44 <xTaskIncrementTick+0x15c>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d348      	bcc.n	8005ef0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e5e:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <xTaskIncrementTick+0x150>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d104      	bne.n	8005e72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e68:	4b36      	ldr	r3, [pc, #216]	@ (8005f44 <xTaskIncrementTick+0x15c>)
 8005e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6e:	601a      	str	r2, [r3, #0]
					break;
 8005e70:	e03e      	b.n	8005ef0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e72:	4b31      	ldr	r3, [pc, #196]	@ (8005f38 <xTaskIncrementTick+0x150>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d203      	bcs.n	8005e92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8005f44 <xTaskIncrementTick+0x15c>)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e90:	e02e      	b.n	8005ef0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7fe fee1 	bl	8004c5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d004      	beq.n	8005eae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	3318      	adds	r3, #24
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7fe fed8 	bl	8004c5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	409a      	lsls	r2, r3
 8005eb6:	4b24      	ldr	r3, [pc, #144]	@ (8005f48 <xTaskIncrementTick+0x160>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	4a22      	ldr	r2, [pc, #136]	@ (8005f48 <xTaskIncrementTick+0x160>)
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	4a1f      	ldr	r2, [pc, #124]	@ (8005f4c <xTaskIncrementTick+0x164>)
 8005ece:	441a      	add	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	f7fe fe64 	bl	8004ba4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <xTaskIncrementTick+0x168>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d3b9      	bcc.n	8005e5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005eea:	2301      	movs	r3, #1
 8005eec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eee:	e7b6      	b.n	8005e5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ef0:	4b17      	ldr	r3, [pc, #92]	@ (8005f50 <xTaskIncrementTick+0x168>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef6:	4915      	ldr	r1, [pc, #84]	@ (8005f4c <xTaskIncrementTick+0x164>)
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	440b      	add	r3, r1
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d901      	bls.n	8005f0c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f0c:	4b11      	ldr	r3, [pc, #68]	@ (8005f54 <xTaskIncrementTick+0x16c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005f14:	2301      	movs	r3, #1
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	e004      	b.n	8005f24 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005f58 <xTaskIncrementTick+0x170>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	4a0d      	ldr	r2, [pc, #52]	@ (8005f58 <xTaskIncrementTick+0x170>)
 8005f22:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f24:	697b      	ldr	r3, [r7, #20]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3718      	adds	r7, #24
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	200004cc 	.word	0x200004cc
 8005f34:	200004a8 	.word	0x200004a8
 8005f38:	2000045c 	.word	0x2000045c
 8005f3c:	20000460 	.word	0x20000460
 8005f40:	200004bc 	.word	0x200004bc
 8005f44:	200004c4 	.word	0x200004c4
 8005f48:	200004ac 	.word	0x200004ac
 8005f4c:	200003a8 	.word	0x200003a8
 8005f50:	200003a4 	.word	0x200003a4
 8005f54:	200004b8 	.word	0x200004b8
 8005f58:	200004b4 	.word	0x200004b4

08005f5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f62:	4b27      	ldr	r3, [pc, #156]	@ (8006000 <vTaskSwitchContext+0xa4>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d003      	beq.n	8005f72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f6a:	4b26      	ldr	r3, [pc, #152]	@ (8006004 <vTaskSwitchContext+0xa8>)
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f70:	e040      	b.n	8005ff4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005f72:	4b24      	ldr	r3, [pc, #144]	@ (8006004 <vTaskSwitchContext+0xa8>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f78:	4b23      	ldr	r3, [pc, #140]	@ (8006008 <vTaskSwitchContext+0xac>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	fab3 f383 	clz	r3, r3
 8005f84:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f86:	7afb      	ldrb	r3, [r7, #11]
 8005f88:	f1c3 031f 	rsb	r3, r3, #31
 8005f8c:	617b      	str	r3, [r7, #20]
 8005f8e:	491f      	ldr	r1, [pc, #124]	@ (800600c <vTaskSwitchContext+0xb0>)
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	4613      	mov	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4413      	add	r3, r2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	440b      	add	r3, r1
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10b      	bne.n	8005fba <vTaskSwitchContext+0x5e>
	__asm volatile
 8005fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	607b      	str	r3, [r7, #4]
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop
 8005fb8:	e7fd      	b.n	8005fb6 <vTaskSwitchContext+0x5a>
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4a11      	ldr	r2, [pc, #68]	@ (800600c <vTaskSwitchContext+0xb0>)
 8005fc6:	4413      	add	r3, r2
 8005fc8:	613b      	str	r3, [r7, #16]
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	605a      	str	r2, [r3, #4]
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	3308      	adds	r3, #8
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d104      	bne.n	8005fea <vTaskSwitchContext+0x8e>
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	605a      	str	r2, [r3, #4]
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	4a07      	ldr	r2, [pc, #28]	@ (8006010 <vTaskSwitchContext+0xb4>)
 8005ff2:	6013      	str	r3, [r2, #0]
}
 8005ff4:	bf00      	nop
 8005ff6:	371c      	adds	r7, #28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr
 8006000:	200004cc 	.word	0x200004cc
 8006004:	200004b8 	.word	0x200004b8
 8006008:	200004ac 	.word	0x200004ac
 800600c:	200003a8 	.word	0x200003a8
 8006010:	200003a4 	.word	0x200003a4

08006014 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10b      	bne.n	800603c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	60fb      	str	r3, [r7, #12]
}
 8006036:	bf00      	nop
 8006038:	bf00      	nop
 800603a:	e7fd      	b.n	8006038 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800603c:	4b07      	ldr	r3, [pc, #28]	@ (800605c <vTaskPlaceOnEventList+0x48>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3318      	adds	r3, #24
 8006042:	4619      	mov	r1, r3
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7fe fdd1 	bl	8004bec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800604a:	2101      	movs	r1, #1
 800604c:	6838      	ldr	r0, [r7, #0]
 800604e:	f000 fb87 	bl	8006760 <prvAddCurrentTaskToDelayedList>
}
 8006052:	bf00      	nop
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	200003a4 	.word	0x200003a4

08006060 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10b      	bne.n	800608e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	60fb      	str	r3, [r7, #12]
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	e7fd      	b.n	800608a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	3318      	adds	r3, #24
 8006092:	4618      	mov	r0, r3
 8006094:	f7fe fde3 	bl	8004c5e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006098:	4b1d      	ldr	r3, [pc, #116]	@ (8006110 <xTaskRemoveFromEventList+0xb0>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d11c      	bne.n	80060da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	3304      	adds	r3, #4
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fe fdda 	bl	8004c5e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	2201      	movs	r2, #1
 80060b0:	409a      	lsls	r2, r3
 80060b2:	4b18      	ldr	r3, [pc, #96]	@ (8006114 <xTaskRemoveFromEventList+0xb4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	4a16      	ldr	r2, [pc, #88]	@ (8006114 <xTaskRemoveFromEventList+0xb4>)
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c0:	4613      	mov	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	4413      	add	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4a13      	ldr	r2, [pc, #76]	@ (8006118 <xTaskRemoveFromEventList+0xb8>)
 80060ca:	441a      	add	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	3304      	adds	r3, #4
 80060d0:	4619      	mov	r1, r3
 80060d2:	4610      	mov	r0, r2
 80060d4:	f7fe fd66 	bl	8004ba4 <vListInsertEnd>
 80060d8:	e005      	b.n	80060e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	3318      	adds	r3, #24
 80060de:	4619      	mov	r1, r3
 80060e0:	480e      	ldr	r0, [pc, #56]	@ (800611c <xTaskRemoveFromEventList+0xbc>)
 80060e2:	f7fe fd5f 	bl	8004ba4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006120 <xTaskRemoveFromEventList+0xc0>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d905      	bls.n	8006100 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060f4:	2301      	movs	r3, #1
 80060f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006124 <xTaskRemoveFromEventList+0xc4>)
 80060fa:	2201      	movs	r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
 80060fe:	e001      	b.n	8006104 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006100:	2300      	movs	r3, #0
 8006102:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006104:	697b      	ldr	r3, [r7, #20]
}
 8006106:	4618      	mov	r0, r3
 8006108:	3718      	adds	r7, #24
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	200004cc 	.word	0x200004cc
 8006114:	200004ac 	.word	0x200004ac
 8006118:	200003a8 	.word	0x200003a8
 800611c:	20000464 	.word	0x20000464
 8006120:	200003a4 	.word	0x200003a4
 8006124:	200004b8 	.word	0x200004b8

08006128 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006130:	4b06      	ldr	r3, [pc, #24]	@ (800614c <vTaskInternalSetTimeOutState+0x24>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006138:	4b05      	ldr	r3, [pc, #20]	@ (8006150 <vTaskInternalSetTimeOutState+0x28>)
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	605a      	str	r2, [r3, #4]
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	200004bc 	.word	0x200004bc
 8006150:	200004a8 	.word	0x200004a8

08006154 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b088      	sub	sp, #32
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10b      	bne.n	800617c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	613b      	str	r3, [r7, #16]
}
 8006176:	bf00      	nop
 8006178:	bf00      	nop
 800617a:	e7fd      	b.n	8006178 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10b      	bne.n	800619a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006186:	f383 8811 	msr	BASEPRI, r3
 800618a:	f3bf 8f6f 	isb	sy
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	60fb      	str	r3, [r7, #12]
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	e7fd      	b.n	8006196 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800619a:	f000 fc87 	bl	8006aac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800619e:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <xTaskCheckForTimeOut+0xc0>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b6:	d102      	bne.n	80061be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061b8:	2300      	movs	r3, #0
 80061ba:	61fb      	str	r3, [r7, #28]
 80061bc:	e023      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	4b15      	ldr	r3, [pc, #84]	@ (8006218 <xTaskCheckForTimeOut+0xc4>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d007      	beq.n	80061da <xTaskCheckForTimeOut+0x86>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	69ba      	ldr	r2, [r7, #24]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d302      	bcc.n	80061da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061d4:	2301      	movs	r3, #1
 80061d6:	61fb      	str	r3, [r7, #28]
 80061d8:	e015      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d20b      	bcs.n	80061fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	1ad2      	subs	r2, r2, r3
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7ff ff99 	bl	8006128 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061f6:	2300      	movs	r3, #0
 80061f8:	61fb      	str	r3, [r7, #28]
 80061fa:	e004      	b.n	8006206 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006202:	2301      	movs	r3, #1
 8006204:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006206:	f000 fc83 	bl	8006b10 <vPortExitCritical>

	return xReturn;
 800620a:	69fb      	ldr	r3, [r7, #28]
}
 800620c:	4618      	mov	r0, r3
 800620e:	3720      	adds	r7, #32
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	200004a8 	.word	0x200004a8
 8006218:	200004bc 	.word	0x200004bc

0800621c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006220:	4b03      	ldr	r3, [pc, #12]	@ (8006230 <vTaskMissedYield+0x14>)
 8006222:	2201      	movs	r2, #1
 8006224:	601a      	str	r2, [r3, #0]
}
 8006226:	bf00      	nop
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	200004b8 	.word	0x200004b8

08006234 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800623c:	f000 f852 	bl	80062e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006240:	4b06      	ldr	r3, [pc, #24]	@ (800625c <prvIdleTask+0x28>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d9f9      	bls.n	800623c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <prvIdleTask+0x2c>)
 800624a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006258:	e7f0      	b.n	800623c <prvIdleTask+0x8>
 800625a:	bf00      	nop
 800625c:	200003a8 	.word	0x200003a8
 8006260:	e000ed04 	.word	0xe000ed04

08006264 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800626a:	2300      	movs	r3, #0
 800626c:	607b      	str	r3, [r7, #4]
 800626e:	e00c      	b.n	800628a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	4613      	mov	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4a12      	ldr	r2, [pc, #72]	@ (80062c4 <prvInitialiseTaskLists+0x60>)
 800627c:	4413      	add	r3, r2
 800627e:	4618      	mov	r0, r3
 8006280:	f7fe fc63 	bl	8004b4a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3301      	adds	r3, #1
 8006288:	607b      	str	r3, [r7, #4]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b06      	cmp	r3, #6
 800628e:	d9ef      	bls.n	8006270 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006290:	480d      	ldr	r0, [pc, #52]	@ (80062c8 <prvInitialiseTaskLists+0x64>)
 8006292:	f7fe fc5a 	bl	8004b4a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006296:	480d      	ldr	r0, [pc, #52]	@ (80062cc <prvInitialiseTaskLists+0x68>)
 8006298:	f7fe fc57 	bl	8004b4a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800629c:	480c      	ldr	r0, [pc, #48]	@ (80062d0 <prvInitialiseTaskLists+0x6c>)
 800629e:	f7fe fc54 	bl	8004b4a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062a2:	480c      	ldr	r0, [pc, #48]	@ (80062d4 <prvInitialiseTaskLists+0x70>)
 80062a4:	f7fe fc51 	bl	8004b4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062a8:	480b      	ldr	r0, [pc, #44]	@ (80062d8 <prvInitialiseTaskLists+0x74>)
 80062aa:	f7fe fc4e 	bl	8004b4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062ae:	4b0b      	ldr	r3, [pc, #44]	@ (80062dc <prvInitialiseTaskLists+0x78>)
 80062b0:	4a05      	ldr	r2, [pc, #20]	@ (80062c8 <prvInitialiseTaskLists+0x64>)
 80062b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062b4:	4b0a      	ldr	r3, [pc, #40]	@ (80062e0 <prvInitialiseTaskLists+0x7c>)
 80062b6:	4a05      	ldr	r2, [pc, #20]	@ (80062cc <prvInitialiseTaskLists+0x68>)
 80062b8:	601a      	str	r2, [r3, #0]
}
 80062ba:	bf00      	nop
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	200003a8 	.word	0x200003a8
 80062c8:	20000434 	.word	0x20000434
 80062cc:	20000448 	.word	0x20000448
 80062d0:	20000464 	.word	0x20000464
 80062d4:	20000478 	.word	0x20000478
 80062d8:	20000490 	.word	0x20000490
 80062dc:	2000045c 	.word	0x2000045c
 80062e0:	20000460 	.word	0x20000460

080062e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062ea:	e019      	b.n	8006320 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062ec:	f000 fbde 	bl	8006aac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062f0:	4b10      	ldr	r3, [pc, #64]	@ (8006334 <prvCheckTasksWaitingTermination+0x50>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3304      	adds	r3, #4
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fe fcae 	bl	8004c5e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006302:	4b0d      	ldr	r3, [pc, #52]	@ (8006338 <prvCheckTasksWaitingTermination+0x54>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3b01      	subs	r3, #1
 8006308:	4a0b      	ldr	r2, [pc, #44]	@ (8006338 <prvCheckTasksWaitingTermination+0x54>)
 800630a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800630c:	4b0b      	ldr	r3, [pc, #44]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3b01      	subs	r3, #1
 8006312:	4a0a      	ldr	r2, [pc, #40]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 8006314:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006316:	f000 fbfb 	bl	8006b10 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f810 	bl	8006340 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006320:	4b06      	ldr	r3, [pc, #24]	@ (800633c <prvCheckTasksWaitingTermination+0x58>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1e1      	bne.n	80062ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006328:	bf00      	nop
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	20000478 	.word	0x20000478
 8006338:	200004a4 	.word	0x200004a4
 800633c:	2000048c 	.word	0x2000048c

08006340 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800634e:	2b00      	cmp	r3, #0
 8006350:	d108      	bne.n	8006364 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006356:	4618      	mov	r0, r3
 8006358:	f000 fd9e 	bl	8006e98 <vPortFree>
				vPortFree( pxTCB );
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 fd9b 	bl	8006e98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006362:	e019      	b.n	8006398 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800636a:	2b01      	cmp	r3, #1
 800636c:	d103      	bne.n	8006376 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fd92 	bl	8006e98 <vPortFree>
	}
 8006374:	e010      	b.n	8006398 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800637c:	2b02      	cmp	r3, #2
 800637e:	d00b      	beq.n	8006398 <prvDeleteTCB+0x58>
	__asm volatile
 8006380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006384:	f383 8811 	msr	BASEPRI, r3
 8006388:	f3bf 8f6f 	isb	sy
 800638c:	f3bf 8f4f 	dsb	sy
 8006390:	60fb      	str	r3, [r7, #12]
}
 8006392:	bf00      	nop
 8006394:	bf00      	nop
 8006396:	e7fd      	b.n	8006394 <prvDeleteTCB+0x54>
	}
 8006398:	bf00      	nop
 800639a:	3710      	adds	r7, #16
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063a6:	4b0c      	ldr	r3, [pc, #48]	@ (80063d8 <prvResetNextTaskUnblockTime+0x38>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d104      	bne.n	80063ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063b0:	4b0a      	ldr	r3, [pc, #40]	@ (80063dc <prvResetNextTaskUnblockTime+0x3c>)
 80063b2:	f04f 32ff 	mov.w	r2, #4294967295
 80063b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063b8:	e008      	b.n	80063cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ba:	4b07      	ldr	r3, [pc, #28]	@ (80063d8 <prvResetNextTaskUnblockTime+0x38>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	4a04      	ldr	r2, [pc, #16]	@ (80063dc <prvResetNextTaskUnblockTime+0x3c>)
 80063ca:	6013      	str	r3, [r2, #0]
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	2000045c 	.word	0x2000045c
 80063dc:	200004c4 	.word	0x200004c4

080063e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006414 <xTaskGetSchedulerState+0x34>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d102      	bne.n	80063f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063ee:	2301      	movs	r3, #1
 80063f0:	607b      	str	r3, [r7, #4]
 80063f2:	e008      	b.n	8006406 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063f4:	4b08      	ldr	r3, [pc, #32]	@ (8006418 <xTaskGetSchedulerState+0x38>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d102      	bne.n	8006402 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063fc:	2302      	movs	r3, #2
 80063fe:	607b      	str	r3, [r7, #4]
 8006400:	e001      	b.n	8006406 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006402:	2300      	movs	r3, #0
 8006404:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006406:	687b      	ldr	r3, [r7, #4]
	}
 8006408:	4618      	mov	r0, r3
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	200004b0 	.word	0x200004b0
 8006418:	200004cc 	.word	0x200004cc

0800641c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d05e      	beq.n	80064f0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006436:	4b31      	ldr	r3, [pc, #196]	@ (80064fc <xTaskPriorityInherit+0xe0>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643c:	429a      	cmp	r2, r3
 800643e:	d24e      	bcs.n	80064de <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	db06      	blt.n	8006456 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006448:	4b2c      	ldr	r3, [pc, #176]	@ (80064fc <xTaskPriorityInherit+0xe0>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	f1c3 0207 	rsb	r2, r3, #7
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	6959      	ldr	r1, [r3, #20]
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800645e:	4613      	mov	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	4a26      	ldr	r2, [pc, #152]	@ (8006500 <xTaskPriorityInherit+0xe4>)
 8006468:	4413      	add	r3, r2
 800646a:	4299      	cmp	r1, r3
 800646c:	d12f      	bne.n	80064ce <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	3304      	adds	r3, #4
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe fbf3 	bl	8004c5e <uxListRemove>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10a      	bne.n	8006494 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006482:	2201      	movs	r2, #1
 8006484:	fa02 f303 	lsl.w	r3, r2, r3
 8006488:	43da      	mvns	r2, r3
 800648a:	4b1e      	ldr	r3, [pc, #120]	@ (8006504 <xTaskPriorityInherit+0xe8>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4013      	ands	r3, r2
 8006490:	4a1c      	ldr	r2, [pc, #112]	@ (8006504 <xTaskPriorityInherit+0xe8>)
 8006492:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006494:	4b19      	ldr	r3, [pc, #100]	@ (80064fc <xTaskPriorityInherit+0xe0>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a2:	2201      	movs	r2, #1
 80064a4:	409a      	lsls	r2, r3
 80064a6:	4b17      	ldr	r3, [pc, #92]	@ (8006504 <xTaskPriorityInherit+0xe8>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	4a15      	ldr	r2, [pc, #84]	@ (8006504 <xTaskPriorityInherit+0xe8>)
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b4:	4613      	mov	r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4a10      	ldr	r2, [pc, #64]	@ (8006500 <xTaskPriorityInherit+0xe4>)
 80064be:	441a      	add	r2, r3
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	3304      	adds	r3, #4
 80064c4:	4619      	mov	r1, r3
 80064c6:	4610      	mov	r0, r2
 80064c8:	f7fe fb6c 	bl	8004ba4 <vListInsertEnd>
 80064cc:	e004      	b.n	80064d8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80064ce:	4b0b      	ldr	r3, [pc, #44]	@ (80064fc <xTaskPriorityInherit+0xe0>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80064d8:	2301      	movs	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e008      	b.n	80064f0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064e2:	4b06      	ldr	r3, [pc, #24]	@ (80064fc <xTaskPriorityInherit+0xe0>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d201      	bcs.n	80064f0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80064ec:	2301      	movs	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064f0:	68fb      	ldr	r3, [r7, #12]
	}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	200003a4 	.word	0x200003a4
 8006500:	200003a8 	.word	0x200003a8
 8006504:	200004ac 	.word	0x200004ac

08006508 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006514:	2300      	movs	r3, #0
 8006516:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d070      	beq.n	8006600 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800651e:	4b3b      	ldr	r3, [pc, #236]	@ (800660c <xTaskPriorityDisinherit+0x104>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	429a      	cmp	r2, r3
 8006526:	d00b      	beq.n	8006540 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652c:	f383 8811 	msr	BASEPRI, r3
 8006530:	f3bf 8f6f 	isb	sy
 8006534:	f3bf 8f4f 	dsb	sy
 8006538:	60fb      	str	r3, [r7, #12]
}
 800653a:	bf00      	nop
 800653c:	bf00      	nop
 800653e:	e7fd      	b.n	800653c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006544:	2b00      	cmp	r3, #0
 8006546:	d10b      	bne.n	8006560 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654c:	f383 8811 	msr	BASEPRI, r3
 8006550:	f3bf 8f6f 	isb	sy
 8006554:	f3bf 8f4f 	dsb	sy
 8006558:	60bb      	str	r3, [r7, #8]
}
 800655a:	bf00      	nop
 800655c:	bf00      	nop
 800655e:	e7fd      	b.n	800655c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006564:	1e5a      	subs	r2, r3, #1
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006572:	429a      	cmp	r2, r3
 8006574:	d044      	beq.n	8006600 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800657a:	2b00      	cmp	r3, #0
 800657c:	d140      	bne.n	8006600 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	3304      	adds	r3, #4
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe fb6b 	bl	8004c5e <uxListRemove>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d115      	bne.n	80065ba <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006592:	491f      	ldr	r1, [pc, #124]	@ (8006610 <xTaskPriorityDisinherit+0x108>)
 8006594:	4613      	mov	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	440b      	add	r3, r1
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10a      	bne.n	80065ba <xTaskPriorityDisinherit+0xb2>
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a8:	2201      	movs	r2, #1
 80065aa:	fa02 f303 	lsl.w	r3, r2, r3
 80065ae:	43da      	mvns	r2, r3
 80065b0:	4b18      	ldr	r3, [pc, #96]	@ (8006614 <xTaskPriorityDisinherit+0x10c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4013      	ands	r3, r2
 80065b6:	4a17      	ldr	r2, [pc, #92]	@ (8006614 <xTaskPriorityDisinherit+0x10c>)
 80065b8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c6:	f1c3 0207 	rsb	r2, r3, #7
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d2:	2201      	movs	r2, #1
 80065d4:	409a      	lsls	r2, r3
 80065d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006614 <xTaskPriorityDisinherit+0x10c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4313      	orrs	r3, r2
 80065dc:	4a0d      	ldr	r2, [pc, #52]	@ (8006614 <xTaskPriorityDisinherit+0x10c>)
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e4:	4613      	mov	r3, r2
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	4413      	add	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4a08      	ldr	r2, [pc, #32]	@ (8006610 <xTaskPriorityDisinherit+0x108>)
 80065ee:	441a      	add	r2, r3
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	3304      	adds	r3, #4
 80065f4:	4619      	mov	r1, r3
 80065f6:	4610      	mov	r0, r2
 80065f8:	f7fe fad4 	bl	8004ba4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065fc:	2301      	movs	r3, #1
 80065fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006600:	697b      	ldr	r3, [r7, #20]
	}
 8006602:	4618      	mov	r0, r3
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	200003a4 	.word	0x200003a4
 8006610:	200003a8 	.word	0x200003a8
 8006614:	200004ac 	.word	0x200004ac

08006618 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006626:	2301      	movs	r3, #1
 8006628:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d079      	beq.n	8006724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10b      	bne.n	8006650 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663c:	f383 8811 	msr	BASEPRI, r3
 8006640:	f3bf 8f6f 	isb	sy
 8006644:	f3bf 8f4f 	dsb	sy
 8006648:	60fb      	str	r3, [r7, #12]
}
 800664a:	bf00      	nop
 800664c:	bf00      	nop
 800664e:	e7fd      	b.n	800664c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	429a      	cmp	r2, r3
 8006658:	d902      	bls.n	8006660 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	61fb      	str	r3, [r7, #28]
 800665e:	e002      	b.n	8006666 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006664:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666a:	69fa      	ldr	r2, [r7, #28]
 800666c:	429a      	cmp	r2, r3
 800666e:	d059      	beq.n	8006724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	429a      	cmp	r2, r3
 8006678:	d154      	bne.n	8006724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800667a:	4b2c      	ldr	r3, [pc, #176]	@ (800672c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69ba      	ldr	r2, [r7, #24]
 8006680:	429a      	cmp	r2, r3
 8006682:	d10b      	bne.n	800669c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006688:	f383 8811 	msr	BASEPRI, r3
 800668c:	f3bf 8f6f 	isb	sy
 8006690:	f3bf 8f4f 	dsb	sy
 8006694:	60bb      	str	r3, [r7, #8]
}
 8006696:	bf00      	nop
 8006698:	bf00      	nop
 800669a:	e7fd      	b.n	8006698 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	69fa      	ldr	r2, [r7, #28]
 80066a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	db04      	blt.n	80066ba <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f1c3 0207 	rsb	r2, r3, #7
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	6959      	ldr	r1, [r3, #20]
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	4613      	mov	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4413      	add	r3, r2
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	4a19      	ldr	r2, [pc, #100]	@ (8006730 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80066ca:	4413      	add	r3, r2
 80066cc:	4299      	cmp	r1, r3
 80066ce:	d129      	bne.n	8006724 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	3304      	adds	r3, #4
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fe fac2 	bl	8004c5e <uxListRemove>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10a      	bne.n	80066f6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e4:	2201      	movs	r2, #1
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	43da      	mvns	r2, r3
 80066ec:	4b11      	ldr	r3, [pc, #68]	@ (8006734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4013      	ands	r3, r2
 80066f2:	4a10      	ldr	r2, [pc, #64]	@ (8006734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80066f4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fa:	2201      	movs	r2, #1
 80066fc:	409a      	lsls	r2, r3
 80066fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4313      	orrs	r3, r2
 8006704:	4a0b      	ldr	r2, [pc, #44]	@ (8006734 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006706:	6013      	str	r3, [r2, #0]
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4a06      	ldr	r2, [pc, #24]	@ (8006730 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006716:	441a      	add	r2, r3
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	3304      	adds	r3, #4
 800671c:	4619      	mov	r1, r3
 800671e:	4610      	mov	r0, r2
 8006720:	f7fe fa40 	bl	8004ba4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006724:	bf00      	nop
 8006726:	3720      	adds	r7, #32
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	200003a4 	.word	0x200003a4
 8006730:	200003a8 	.word	0x200003a8
 8006734:	200004ac 	.word	0x200004ac

08006738 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800673c:	4b07      	ldr	r3, [pc, #28]	@ (800675c <pvTaskIncrementMutexHeldCount+0x24>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d004      	beq.n	800674e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006744:	4b05      	ldr	r3, [pc, #20]	@ (800675c <pvTaskIncrementMutexHeldCount+0x24>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800674a:	3201      	adds	r2, #1
 800674c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800674e:	4b03      	ldr	r3, [pc, #12]	@ (800675c <pvTaskIncrementMutexHeldCount+0x24>)
 8006750:	681b      	ldr	r3, [r3, #0]
	}
 8006752:	4618      	mov	r0, r3
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	200003a4 	.word	0x200003a4

08006760 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800676a:	4b29      	ldr	r3, [pc, #164]	@ (8006810 <prvAddCurrentTaskToDelayedList+0xb0>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006770:	4b28      	ldr	r3, [pc, #160]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	3304      	adds	r3, #4
 8006776:	4618      	mov	r0, r3
 8006778:	f7fe fa71 	bl	8004c5e <uxListRemove>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10b      	bne.n	800679a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006782:	4b24      	ldr	r3, [pc, #144]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006788:	2201      	movs	r2, #1
 800678a:	fa02 f303 	lsl.w	r3, r2, r3
 800678e:	43da      	mvns	r2, r3
 8006790:	4b21      	ldr	r3, [pc, #132]	@ (8006818 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4013      	ands	r3, r2
 8006796:	4a20      	ldr	r2, [pc, #128]	@ (8006818 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006798:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a0:	d10a      	bne.n	80067b8 <prvAddCurrentTaskToDelayedList+0x58>
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d007      	beq.n	80067b8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	3304      	adds	r3, #4
 80067ae:	4619      	mov	r1, r3
 80067b0:	481a      	ldr	r0, [pc, #104]	@ (800681c <prvAddCurrentTaskToDelayedList+0xbc>)
 80067b2:	f7fe f9f7 	bl	8004ba4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067b6:	e026      	b.n	8006806 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4413      	add	r3, r2
 80067be:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067c0:	4b14      	ldr	r3, [pc, #80]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d209      	bcs.n	80067e4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067d0:	4b13      	ldr	r3, [pc, #76]	@ (8006820 <prvAddCurrentTaskToDelayedList+0xc0>)
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	3304      	adds	r3, #4
 80067da:	4619      	mov	r1, r3
 80067dc:	4610      	mov	r0, r2
 80067de:	f7fe fa05 	bl	8004bec <vListInsert>
}
 80067e2:	e010      	b.n	8006806 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006824 <prvAddCurrentTaskToDelayedList+0xc4>)
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006814 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3304      	adds	r3, #4
 80067ee:	4619      	mov	r1, r3
 80067f0:	4610      	mov	r0, r2
 80067f2:	f7fe f9fb 	bl	8004bec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80067f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006828 <prvAddCurrentTaskToDelayedList+0xc8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d202      	bcs.n	8006806 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006800:	4a09      	ldr	r2, [pc, #36]	@ (8006828 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	6013      	str	r3, [r2, #0]
}
 8006806:	bf00      	nop
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	200004a8 	.word	0x200004a8
 8006814:	200003a4 	.word	0x200003a4
 8006818:	200004ac 	.word	0x200004ac
 800681c:	20000490 	.word	0x20000490
 8006820:	20000460 	.word	0x20000460
 8006824:	2000045c 	.word	0x2000045c
 8006828:	200004c4 	.word	0x200004c4

0800682c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	3b04      	subs	r3, #4
 800683c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006844:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3b04      	subs	r3, #4
 800684a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	f023 0201 	bic.w	r2, r3, #1
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	3b04      	subs	r3, #4
 800685a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800685c:	4a0c      	ldr	r2, [pc, #48]	@ (8006890 <pxPortInitialiseStack+0x64>)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	3b14      	subs	r3, #20
 8006866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	3b04      	subs	r3, #4
 8006872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f06f 0202 	mvn.w	r2, #2
 800687a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	3b20      	subs	r3, #32
 8006880:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006882:	68fb      	ldr	r3, [r7, #12]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	08006895 	.word	0x08006895

08006894 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800689a:	2300      	movs	r3, #0
 800689c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800689e:	4b13      	ldr	r3, [pc, #76]	@ (80068ec <prvTaskExitError+0x58>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a6:	d00b      	beq.n	80068c0 <prvTaskExitError+0x2c>
	__asm volatile
 80068a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ac:	f383 8811 	msr	BASEPRI, r3
 80068b0:	f3bf 8f6f 	isb	sy
 80068b4:	f3bf 8f4f 	dsb	sy
 80068b8:	60fb      	str	r3, [r7, #12]
}
 80068ba:	bf00      	nop
 80068bc:	bf00      	nop
 80068be:	e7fd      	b.n	80068bc <prvTaskExitError+0x28>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c4:	f383 8811 	msr	BASEPRI, r3
 80068c8:	f3bf 8f6f 	isb	sy
 80068cc:	f3bf 8f4f 	dsb	sy
 80068d0:	60bb      	str	r3, [r7, #8]
}
 80068d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80068d4:	bf00      	nop
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d0fc      	beq.n	80068d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80068dc:	bf00      	nop
 80068de:	bf00      	nop
 80068e0:	3714      	adds	r7, #20
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	20000010 	.word	0x20000010

080068f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80068f0:	4b07      	ldr	r3, [pc, #28]	@ (8006910 <pxCurrentTCBConst2>)
 80068f2:	6819      	ldr	r1, [r3, #0]
 80068f4:	6808      	ldr	r0, [r1, #0]
 80068f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fa:	f380 8809 	msr	PSP, r0
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f04f 0000 	mov.w	r0, #0
 8006906:	f380 8811 	msr	BASEPRI, r0
 800690a:	4770      	bx	lr
 800690c:	f3af 8000 	nop.w

08006910 <pxCurrentTCBConst2>:
 8006910:	200003a4 	.word	0x200003a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop

08006918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006918:	4808      	ldr	r0, [pc, #32]	@ (800693c <prvPortStartFirstTask+0x24>)
 800691a:	6800      	ldr	r0, [r0, #0]
 800691c:	6800      	ldr	r0, [r0, #0]
 800691e:	f380 8808 	msr	MSP, r0
 8006922:	f04f 0000 	mov.w	r0, #0
 8006926:	f380 8814 	msr	CONTROL, r0
 800692a:	b662      	cpsie	i
 800692c:	b661      	cpsie	f
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	df00      	svc	0
 8006938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800693a:	bf00      	nop
 800693c:	e000ed08 	.word	0xe000ed08

08006940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006946:	4b50      	ldr	r3, [pc, #320]	@ (8006a88 <xPortStartScheduler+0x148>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a50      	ldr	r2, [pc, #320]	@ (8006a8c <xPortStartScheduler+0x14c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d10b      	bne.n	8006968 <xPortStartScheduler+0x28>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	617b      	str	r3, [r7, #20]
}
 8006962:	bf00      	nop
 8006964:	bf00      	nop
 8006966:	e7fd      	b.n	8006964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006968:	4b47      	ldr	r3, [pc, #284]	@ (8006a88 <xPortStartScheduler+0x148>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a48      	ldr	r2, [pc, #288]	@ (8006a90 <xPortStartScheduler+0x150>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d10b      	bne.n	800698a <xPortStartScheduler+0x4a>
	__asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	61bb      	str	r3, [r7, #24]
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop
 8006988:	e7fd      	b.n	8006986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800698a:	4b42      	ldr	r3, [pc, #264]	@ (8006a94 <xPortStartScheduler+0x154>)
 800698c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	b2db      	uxtb	r3, r3
 8006994:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	22ff      	movs	r2, #255	@ 0xff
 800699a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069a4:	79fb      	ldrb	r3, [r7, #7]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069ac:	b2da      	uxtb	r2, r3
 80069ae:	4b3a      	ldr	r3, [pc, #232]	@ (8006a98 <xPortStartScheduler+0x158>)
 80069b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069b2:	4b3a      	ldr	r3, [pc, #232]	@ (8006a9c <xPortStartScheduler+0x15c>)
 80069b4:	2207      	movs	r2, #7
 80069b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069b8:	e009      	b.n	80069ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80069ba:	4b38      	ldr	r3, [pc, #224]	@ (8006a9c <xPortStartScheduler+0x15c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3b01      	subs	r3, #1
 80069c0:	4a36      	ldr	r2, [pc, #216]	@ (8006a9c <xPortStartScheduler+0x15c>)
 80069c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	005b      	lsls	r3, r3, #1
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069ce:	79fb      	ldrb	r3, [r7, #7]
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d6:	2b80      	cmp	r3, #128	@ 0x80
 80069d8:	d0ef      	beq.n	80069ba <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 80069da:	4b30      	ldr	r3, [pc, #192]	@ (8006a9c <xPortStartScheduler+0x15c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f1c3 0307 	rsb	r3, r3, #7
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	d00b      	beq.n	80069fe <xPortStartScheduler+0xbe>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	613b      	str	r3, [r7, #16]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069fe:	4b27      	ldr	r3, [pc, #156]	@ (8006a9c <xPortStartScheduler+0x15c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f1c3 0307 	rsb	r3, r3, #7
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d00b      	beq.n	8006a22 <xPortStartScheduler+0xe2>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	60fb      	str	r3, [r7, #12]
}
 8006a1c:	bf00      	nop
 8006a1e:	bf00      	nop
 8006a20:	e7fd      	b.n	8006a1e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a22:	4b1e      	ldr	r3, [pc, #120]	@ (8006a9c <xPortStartScheduler+0x15c>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	021b      	lsls	r3, r3, #8
 8006a28:	4a1c      	ldr	r2, [pc, #112]	@ (8006a9c <xPortStartScheduler+0x15c>)
 8006a2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a9c <xPortStartScheduler+0x15c>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a34:	4a19      	ldr	r2, [pc, #100]	@ (8006a9c <xPortStartScheduler+0x15c>)
 8006a36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a40:	4b17      	ldr	r3, [pc, #92]	@ (8006aa0 <xPortStartScheduler+0x160>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a16      	ldr	r2, [pc, #88]	@ (8006aa0 <xPortStartScheduler+0x160>)
 8006a46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a4c:	4b14      	ldr	r3, [pc, #80]	@ (8006aa0 <xPortStartScheduler+0x160>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a13      	ldr	r2, [pc, #76]	@ (8006aa0 <xPortStartScheduler+0x160>)
 8006a52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a58:	f000 f8e0 	bl	8006c1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a5c:	4b11      	ldr	r3, [pc, #68]	@ (8006aa4 <xPortStartScheduler+0x164>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a62:	f000 f8ff 	bl	8006c64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a66:	4b10      	ldr	r3, [pc, #64]	@ (8006aa8 <xPortStartScheduler+0x168>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8006aa8 <xPortStartScheduler+0x168>)
 8006a6c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a70:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a72:	f7ff ff51 	bl	8006918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a76:	f7ff fa71 	bl	8005f5c <vTaskSwitchContext>
	prvTaskExitError();
 8006a7a:	f7ff ff0b 	bl	8006894 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3720      	adds	r7, #32
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	e000ed00 	.word	0xe000ed00
 8006a8c:	410fc271 	.word	0x410fc271
 8006a90:	410fc270 	.word	0x410fc270
 8006a94:	e000e400 	.word	0xe000e400
 8006a98:	200004d0 	.word	0x200004d0
 8006a9c:	200004d4 	.word	0x200004d4
 8006aa0:	e000ed20 	.word	0xe000ed20
 8006aa4:	20000010 	.word	0x20000010
 8006aa8:	e000ef34 	.word	0xe000ef34

08006aac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
	__asm volatile
 8006ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab6:	f383 8811 	msr	BASEPRI, r3
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	607b      	str	r3, [r7, #4]
}
 8006ac4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ac6:	4b10      	ldr	r3, [pc, #64]	@ (8006b08 <vPortEnterCritical+0x5c>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3301      	adds	r3, #1
 8006acc:	4a0e      	ldr	r2, [pc, #56]	@ (8006b08 <vPortEnterCritical+0x5c>)
 8006ace:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8006b08 <vPortEnterCritical+0x5c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d110      	bne.n	8006afa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8006b0c <vPortEnterCritical+0x60>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00b      	beq.n	8006afa <vPortEnterCritical+0x4e>
	__asm volatile
 8006ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae6:	f383 8811 	msr	BASEPRI, r3
 8006aea:	f3bf 8f6f 	isb	sy
 8006aee:	f3bf 8f4f 	dsb	sy
 8006af2:	603b      	str	r3, [r7, #0]
}
 8006af4:	bf00      	nop
 8006af6:	bf00      	nop
 8006af8:	e7fd      	b.n	8006af6 <vPortEnterCritical+0x4a>
	}
}
 8006afa:	bf00      	nop
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop
 8006b08:	20000010 	.word	0x20000010
 8006b0c:	e000ed04 	.word	0xe000ed04

08006b10 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b16:	4b12      	ldr	r3, [pc, #72]	@ (8006b60 <vPortExitCritical+0x50>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10b      	bne.n	8006b36 <vPortExitCritical+0x26>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	607b      	str	r3, [r7, #4]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b36:	4b0a      	ldr	r3, [pc, #40]	@ (8006b60 <vPortExitCritical+0x50>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	4a08      	ldr	r2, [pc, #32]	@ (8006b60 <vPortExitCritical+0x50>)
 8006b3e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b40:	4b07      	ldr	r3, [pc, #28]	@ (8006b60 <vPortExitCritical+0x50>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d105      	bne.n	8006b54 <vPortExitCritical+0x44>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	f383 8811 	msr	BASEPRI, r3
}
 8006b52:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	20000010 	.word	0x20000010
	...

08006b70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b70:	f3ef 8009 	mrs	r0, PSP
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	4b15      	ldr	r3, [pc, #84]	@ (8006bd0 <pxCurrentTCBConst>)
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	f01e 0f10 	tst.w	lr, #16
 8006b80:	bf08      	it	eq
 8006b82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b8a:	6010      	str	r0, [r2, #0]
 8006b8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b94:	f380 8811 	msr	BASEPRI, r0
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f7ff f9dc 	bl	8005f5c <vTaskSwitchContext>
 8006ba4:	f04f 0000 	mov.w	r0, #0
 8006ba8:	f380 8811 	msr	BASEPRI, r0
 8006bac:	bc09      	pop	{r0, r3}
 8006bae:	6819      	ldr	r1, [r3, #0]
 8006bb0:	6808      	ldr	r0, [r1, #0]
 8006bb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb6:	f01e 0f10 	tst.w	lr, #16
 8006bba:	bf08      	it	eq
 8006bbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006bc0:	f380 8809 	msr	PSP, r0
 8006bc4:	f3bf 8f6f 	isb	sy
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	f3af 8000 	nop.w

08006bd0 <pxCurrentTCBConst>:
 8006bd0:	200003a4 	.word	0x200003a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006bd4:	bf00      	nop
 8006bd6:	bf00      	nop

08006bd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b082      	sub	sp, #8
 8006bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	607b      	str	r3, [r7, #4]
}
 8006bf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006bf2:	f7ff f8f9 	bl	8005de8 <xTaskIncrementTick>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bfc:	4b06      	ldr	r3, [pc, #24]	@ (8006c18 <xPortSysTickHandler+0x40>)
 8006bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c02:	601a      	str	r2, [r3, #0]
 8006c04:	2300      	movs	r3, #0
 8006c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	f383 8811 	msr	BASEPRI, r3
}
 8006c0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c10:	bf00      	nop
 8006c12:	3708      	adds	r7, #8
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	e000ed04 	.word	0xe000ed04

08006c1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c20:	4b0b      	ldr	r3, [pc, #44]	@ (8006c50 <vPortSetupTimerInterrupt+0x34>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c26:	4b0b      	ldr	r3, [pc, #44]	@ (8006c54 <vPortSetupTimerInterrupt+0x38>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c58 <vPortSetupTimerInterrupt+0x3c>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a0a      	ldr	r2, [pc, #40]	@ (8006c5c <vPortSetupTimerInterrupt+0x40>)
 8006c32:	fba2 2303 	umull	r2, r3, r2, r3
 8006c36:	099b      	lsrs	r3, r3, #6
 8006c38:	4a09      	ldr	r2, [pc, #36]	@ (8006c60 <vPortSetupTimerInterrupt+0x44>)
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c3e:	4b04      	ldr	r3, [pc, #16]	@ (8006c50 <vPortSetupTimerInterrupt+0x34>)
 8006c40:	2207      	movs	r2, #7
 8006c42:	601a      	str	r2, [r3, #0]
}
 8006c44:	bf00      	nop
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	e000e010 	.word	0xe000e010
 8006c54:	e000e018 	.word	0xe000e018
 8006c58:	20000004 	.word	0x20000004
 8006c5c:	10624dd3 	.word	0x10624dd3
 8006c60:	e000e014 	.word	0xe000e014

08006c64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c74 <vPortEnableVFP+0x10>
 8006c68:	6801      	ldr	r1, [r0, #0]
 8006c6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c6e:	6001      	str	r1, [r0, #0]
 8006c70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c72:	bf00      	nop
 8006c74:	e000ed88 	.word	0xe000ed88

08006c78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c7e:	f3ef 8305 	mrs	r3, IPSR
 8006c82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2b0f      	cmp	r3, #15
 8006c88:	d915      	bls.n	8006cb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c8a:	4a18      	ldr	r2, [pc, #96]	@ (8006cec <vPortValidateInterruptPriority+0x74>)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4413      	add	r3, r2
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c94:	4b16      	ldr	r3, [pc, #88]	@ (8006cf0 <vPortValidateInterruptPriority+0x78>)
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	7afa      	ldrb	r2, [r7, #11]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d20b      	bcs.n	8006cb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca2:	f383 8811 	msr	BASEPRI, r3
 8006ca6:	f3bf 8f6f 	isb	sy
 8006caa:	f3bf 8f4f 	dsb	sy
 8006cae:	607b      	str	r3, [r7, #4]
}
 8006cb0:	bf00      	nop
 8006cb2:	bf00      	nop
 8006cb4:	e7fd      	b.n	8006cb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf4 <vPortValidateInterruptPriority+0x7c>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8006cf8 <vPortValidateInterruptPriority+0x80>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d90b      	bls.n	8006cde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	603b      	str	r3, [r7, #0]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <vPortValidateInterruptPriority+0x62>
	}
 8006cde:	bf00      	nop
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	e000e3f0 	.word	0xe000e3f0
 8006cf0:	200004d0 	.word	0x200004d0
 8006cf4:	e000ed0c 	.word	0xe000ed0c
 8006cf8:	200004d4 	.word	0x200004d4

08006cfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08a      	sub	sp, #40	@ 0x28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d04:	2300      	movs	r3, #0
 8006d06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d08:	f7fe ffc2 	bl	8005c90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d0c:	4b5c      	ldr	r3, [pc, #368]	@ (8006e80 <pvPortMalloc+0x184>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d101      	bne.n	8006d18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d14:	f000 f924 	bl	8006f60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d18:	4b5a      	ldr	r3, [pc, #360]	@ (8006e84 <pvPortMalloc+0x188>)
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4013      	ands	r3, r2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f040 8095 	bne.w	8006e50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d01e      	beq.n	8006d6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4413      	add	r3, r2
 8006d32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f003 0307 	and.w	r3, r3, #7
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d015      	beq.n	8006d6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f023 0307 	bic.w	r3, r3, #7
 8006d44:	3308      	adds	r3, #8
 8006d46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00b      	beq.n	8006d6a <pvPortMalloc+0x6e>
	__asm volatile
 8006d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d56:	f383 8811 	msr	BASEPRI, r3
 8006d5a:	f3bf 8f6f 	isb	sy
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	617b      	str	r3, [r7, #20]
}
 8006d64:	bf00      	nop
 8006d66:	bf00      	nop
 8006d68:	e7fd      	b.n	8006d66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d06f      	beq.n	8006e50 <pvPortMalloc+0x154>
 8006d70:	4b45      	ldr	r3, [pc, #276]	@ (8006e88 <pvPortMalloc+0x18c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d86a      	bhi.n	8006e50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d7a:	4b44      	ldr	r3, [pc, #272]	@ (8006e8c <pvPortMalloc+0x190>)
 8006d7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d7e:	4b43      	ldr	r3, [pc, #268]	@ (8006e8c <pvPortMalloc+0x190>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d84:	e004      	b.n	8006d90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d903      	bls.n	8006da2 <pvPortMalloc+0xa6>
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f1      	bne.n	8006d86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006da2:	4b37      	ldr	r3, [pc, #220]	@ (8006e80 <pvPortMalloc+0x184>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d051      	beq.n	8006e50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2208      	movs	r2, #8
 8006db2:	4413      	add	r3, r2
 8006db4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	1ad2      	subs	r2, r2, r3
 8006dc6:	2308      	movs	r3, #8
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d920      	bls.n	8006e10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	f003 0307 	and.w	r3, r3, #7
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00b      	beq.n	8006df8 <pvPortMalloc+0xfc>
	__asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	613b      	str	r3, [r7, #16]
}
 8006df2:	bf00      	nop
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	1ad2      	subs	r2, r2, r3
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e0a:	69b8      	ldr	r0, [r7, #24]
 8006e0c:	f000 f90a 	bl	8007024 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e10:	4b1d      	ldr	r3, [pc, #116]	@ (8006e88 <pvPortMalloc+0x18c>)
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e88 <pvPortMalloc+0x18c>)
 8006e1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8006e88 <pvPortMalloc+0x18c>)
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	4b1b      	ldr	r3, [pc, #108]	@ (8006e90 <pvPortMalloc+0x194>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d203      	bcs.n	8006e32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e2a:	4b17      	ldr	r3, [pc, #92]	@ (8006e88 <pvPortMalloc+0x18c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a18      	ldr	r2, [pc, #96]	@ (8006e90 <pvPortMalloc+0x194>)
 8006e30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	4b13      	ldr	r3, [pc, #76]	@ (8006e84 <pvPortMalloc+0x188>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e42:	2200      	movs	r2, #0
 8006e44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e46:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <pvPortMalloc+0x198>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	4a11      	ldr	r2, [pc, #68]	@ (8006e94 <pvPortMalloc+0x198>)
 8006e4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e50:	f7fe ff2c 	bl	8005cac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	f003 0307 	and.w	r3, r3, #7
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00b      	beq.n	8006e76 <pvPortMalloc+0x17a>
	__asm volatile
 8006e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e62:	f383 8811 	msr	BASEPRI, r3
 8006e66:	f3bf 8f6f 	isb	sy
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	60fb      	str	r3, [r7, #12]
}
 8006e70:	bf00      	nop
 8006e72:	bf00      	nop
 8006e74:	e7fd      	b.n	8006e72 <pvPortMalloc+0x176>
	return pvReturn;
 8006e76:	69fb      	ldr	r3, [r7, #28]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3728      	adds	r7, #40	@ 0x28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	20005300 	.word	0x20005300
 8006e84:	20005314 	.word	0x20005314
 8006e88:	20005304 	.word	0x20005304
 8006e8c:	200052f8 	.word	0x200052f8
 8006e90:	20005308 	.word	0x20005308
 8006e94:	2000530c 	.word	0x2000530c

08006e98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d04f      	beq.n	8006f4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eaa:	2308      	movs	r3, #8
 8006eac:	425b      	negs	r3, r3
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	4413      	add	r3, r2
 8006eb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	4b25      	ldr	r3, [pc, #148]	@ (8006f54 <vPortFree+0xbc>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10b      	bne.n	8006ede <vPortFree+0x46>
	__asm volatile
 8006ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eca:	f383 8811 	msr	BASEPRI, r3
 8006ece:	f3bf 8f6f 	isb	sy
 8006ed2:	f3bf 8f4f 	dsb	sy
 8006ed6:	60fb      	str	r3, [r7, #12]
}
 8006ed8:	bf00      	nop
 8006eda:	bf00      	nop
 8006edc:	e7fd      	b.n	8006eda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00b      	beq.n	8006efe <vPortFree+0x66>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	60bb      	str	r3, [r7, #8]
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	e7fd      	b.n	8006efa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	685a      	ldr	r2, [r3, #4]
 8006f02:	4b14      	ldr	r3, [pc, #80]	@ (8006f54 <vPortFree+0xbc>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4013      	ands	r3, r2
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d01e      	beq.n	8006f4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11a      	bne.n	8006f4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	4b0e      	ldr	r3, [pc, #56]	@ (8006f54 <vPortFree+0xbc>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	43db      	mvns	r3, r3
 8006f1e:	401a      	ands	r2, r3
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f24:	f7fe feb4 	bl	8005c90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f58 <vPortFree+0xc0>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4413      	add	r3, r2
 8006f32:	4a09      	ldr	r2, [pc, #36]	@ (8006f58 <vPortFree+0xc0>)
 8006f34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f36:	6938      	ldr	r0, [r7, #16]
 8006f38:	f000 f874 	bl	8007024 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f3c:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <vPortFree+0xc4>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	3301      	adds	r3, #1
 8006f42:	4a06      	ldr	r2, [pc, #24]	@ (8006f5c <vPortFree+0xc4>)
 8006f44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f46:	f7fe feb1 	bl	8005cac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f4a:	bf00      	nop
 8006f4c:	3718      	adds	r7, #24
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	20005314 	.word	0x20005314
 8006f58:	20005304 	.word	0x20005304
 8006f5c:	20005310 	.word	0x20005310

08006f60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f66:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006f6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f6c:	4b27      	ldr	r3, [pc, #156]	@ (800700c <prvHeapInit+0xac>)
 8006f6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f003 0307 	and.w	r3, r3, #7
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00c      	beq.n	8006f94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	3307      	adds	r3, #7
 8006f7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f023 0307 	bic.w	r3, r3, #7
 8006f86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800700c <prvHeapInit+0xac>)
 8006f90:	4413      	add	r3, r2
 8006f92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f98:	4a1d      	ldr	r2, [pc, #116]	@ (8007010 <prvHeapInit+0xb0>)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8007010 <prvHeapInit+0xb0>)
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	4413      	add	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fac:	2208      	movs	r2, #8
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	1a9b      	subs	r3, r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f023 0307 	bic.w	r3, r3, #7
 8006fba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4a15      	ldr	r2, [pc, #84]	@ (8007014 <prvHeapInit+0xb4>)
 8006fc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fc2:	4b14      	ldr	r3, [pc, #80]	@ (8007014 <prvHeapInit+0xb4>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fca:	4b12      	ldr	r3, [pc, #72]	@ (8007014 <prvHeapInit+0xb4>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	68fa      	ldr	r2, [r7, #12]
 8006fda:	1ad2      	subs	r2, r2, r3
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8007014 <prvHeapInit+0xb4>)
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	4a0a      	ldr	r2, [pc, #40]	@ (8007018 <prvHeapInit+0xb8>)
 8006fee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	4a09      	ldr	r2, [pc, #36]	@ (800701c <prvHeapInit+0xbc>)
 8006ff6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ff8:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <prvHeapInit+0xc0>)
 8006ffa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006ffe:	601a      	str	r2, [r3, #0]
}
 8007000:	bf00      	nop
 8007002:	3714      	adds	r7, #20
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr
 800700c:	200004d8 	.word	0x200004d8
 8007010:	200052f8 	.word	0x200052f8
 8007014:	20005300 	.word	0x20005300
 8007018:	20005308 	.word	0x20005308
 800701c:	20005304 	.word	0x20005304
 8007020:	20005314 	.word	0x20005314

08007024 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800702c:	4b28      	ldr	r3, [pc, #160]	@ (80070d0 <prvInsertBlockIntoFreeList+0xac>)
 800702e:	60fb      	str	r3, [r7, #12]
 8007030:	e002      	b.n	8007038 <prvInsertBlockIntoFreeList+0x14>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	429a      	cmp	r2, r3
 8007040:	d8f7      	bhi.n	8007032 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	68ba      	ldr	r2, [r7, #8]
 800704c:	4413      	add	r3, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	429a      	cmp	r2, r3
 8007052:	d108      	bne.n	8007066 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	441a      	add	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	441a      	add	r2, r3
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	429a      	cmp	r2, r3
 8007078:	d118      	bne.n	80070ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	4b15      	ldr	r3, [pc, #84]	@ (80070d4 <prvInsertBlockIntoFreeList+0xb0>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d00d      	beq.n	80070a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	441a      	add	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	601a      	str	r2, [r3, #0]
 80070a0:	e008      	b.n	80070b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070a2:	4b0c      	ldr	r3, [pc, #48]	@ (80070d4 <prvInsertBlockIntoFreeList+0xb0>)
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	601a      	str	r2, [r3, #0]
 80070aa:	e003      	b.n	80070b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d002      	beq.n	80070c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	200052f8 	.word	0x200052f8
 80070d4:	20005300 	.word	0x20005300

080070d8 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
	char c;

	//HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 80070de:	1dfb      	adds	r3, r7, #7
 80070e0:	2201      	movs	r2, #1
 80070e2:	4619      	mov	r1, r3
 80070e4:	4807      	ldr	r0, [pc, #28]	@ (8007104 <uart_read+0x2c>)
 80070e6:	f7fb fc75 	bl	80029d4 <HAL_UART_Receive_IT>

	//il faut bloquer la tache jusqu'à reception de caractère Q20
	xSemaphoreTake(sem_uart_rx, portMAX_DELAY);
 80070ea:	4b07      	ldr	r3, [pc, #28]	@ (8007108 <uart_read+0x30>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f04f 31ff 	mov.w	r1, #4294967295
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fe f866 	bl	80051c4 <xQueueSemaphoreTake>


	return c;
 80070f8:	79fb      	ldrb	r3, [r7, #7]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	2000030c 	.word	0x2000030c
 8007108:	20005318 	.word	0x20005318

0800710c <uart_write>:

static int uart_write(char * s, uint16_t size) {
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	460b      	mov	r3, r1
 8007116:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8007118:	887a      	ldrh	r2, [r7, #2]
 800711a:	f04f 33ff 	mov.w	r3, #4294967295
 800711e:	6879      	ldr	r1, [r7, #4]
 8007120:	4803      	ldr	r0, [pc, #12]	@ (8007130 <uart_write+0x24>)
 8007122:	f7fb fbc9 	bl	80028b8 <HAL_UART_Transmit>
	return size;
 8007126:	887b      	ldrh	r3, [r7, #2]
}
 8007128:	4618      	mov	r0, r3
 800712a:	3708      	adds	r7, #8
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	2000030c 	.word	0x2000030c

08007134 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8007134:	b580      	push	{r7, lr}
 8007136:	b086      	sub	sp, #24
 8007138:	af02      	add	r7, sp, #8
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800713e:	2300      	movs	r3, #0
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e022      	b.n	800718a <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8007144:	4916      	ldr	r1, [pc, #88]	@ (80071a0 <sh_help+0x6c>)
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	4613      	mov	r3, r2
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	4413      	add	r3, r2
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	440b      	add	r3, r1
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	4618      	mov	r0, r3
 8007156:	4912      	ldr	r1, [pc, #72]	@ (80071a0 <sh_help+0x6c>)
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4613      	mov	r3, r2
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	4413      	add	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	440b      	add	r3, r1
 8007164:	3308      	adds	r3, #8
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	4603      	mov	r3, r0
 800716c:	4a0d      	ldr	r2, [pc, #52]	@ (80071a4 <sh_help+0x70>)
 800716e:	2128      	movs	r1, #40	@ 0x28
 8007170:	480d      	ldr	r0, [pc, #52]	@ (80071a8 <sh_help+0x74>)
 8007172:	f000 fb37 	bl	80077e4 <sniprintf>
 8007176:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	b29b      	uxth	r3, r3
 800717c:	4619      	mov	r1, r3
 800717e:	480a      	ldr	r0, [pc, #40]	@ (80071a8 <sh_help+0x74>)
 8007180:	f7ff ffc4 	bl	800710c <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	3301      	adds	r3, #1
 8007188:	60fb      	str	r3, [r7, #12]
 800718a:	4b08      	ldr	r3, [pc, #32]	@ (80071ac <sh_help+0x78>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	429a      	cmp	r2, r3
 8007192:	dbd7      	blt.n	8007144 <sh_help+0x10>
	}
	return 0;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	20005320 	.word	0x20005320
 80071a4:	08008c94 	.word	0x08008c94
 80071a8:	20005620 	.word	0x20005620
 80071ac:	2000531c 	.word	0x2000531c

080071b0 <shell_init>:

void shell_init() {
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
	int size = 0;
 80071b6:	2300      	movs	r3, #0
 80071b8:	607b      	str	r3, [r7, #4]

	//création du sémaphore
	sem_uart_rx = xSemaphoreCreateBinary();
 80071ba:	2203      	movs	r2, #3
 80071bc:	2100      	movs	r1, #0
 80071be:	2001      	movs	r0, #1
 80071c0:	f7fd fde2 	bl	8004d88 <xQueueGenericCreate>
 80071c4:	4603      	mov	r3, r0
 80071c6:	4a0b      	ldr	r2, [pc, #44]	@ (80071f4 <shell_init+0x44>)
 80071c8:	6013      	str	r3, [r2, #0]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80071ca:	4a0b      	ldr	r2, [pc, #44]	@ (80071f8 <shell_init+0x48>)
 80071cc:	2128      	movs	r1, #40	@ 0x28
 80071ce:	480b      	ldr	r0, [pc, #44]	@ (80071fc <shell_init+0x4c>)
 80071d0:	f000 fb08 	bl	80077e4 <sniprintf>
 80071d4:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	b29b      	uxth	r3, r3
 80071da:	4619      	mov	r1, r3
 80071dc:	4807      	ldr	r0, [pc, #28]	@ (80071fc <shell_init+0x4c>)
 80071de:	f7ff ff95 	bl	800710c <uart_write>

	shell_add('h', sh_help, "Help");
 80071e2:	4a07      	ldr	r2, [pc, #28]	@ (8007200 <shell_init+0x50>)
 80071e4:	4907      	ldr	r1, [pc, #28]	@ (8007204 <shell_init+0x54>)
 80071e6:	2068      	movs	r0, #104	@ 0x68
 80071e8:	f000 f80e 	bl	8007208 <shell_add>
}
 80071ec:	bf00      	nop
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	20005318 	.word	0x20005318
 80071f8:	08008ca0 	.word	0x08008ca0
 80071fc:	20005620 	.word	0x20005620
 8007200:	08008cc8 	.word	0x08008cc8
 8007204:	08007135 	.word	0x08007135

08007208 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	4603      	mov	r3, r0
 8007210:	60b9      	str	r1, [r7, #8]
 8007212:	607a      	str	r2, [r7, #4]
 8007214:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8007216:	4b19      	ldr	r3, [pc, #100]	@ (800727c <shell_add+0x74>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b3f      	cmp	r3, #63	@ 0x3f
 800721c:	dc26      	bgt.n	800726c <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800721e:	4b17      	ldr	r3, [pc, #92]	@ (800727c <shell_add+0x74>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4917      	ldr	r1, [pc, #92]	@ (8007280 <shell_add+0x78>)
 8007224:	4613      	mov	r3, r2
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	4413      	add	r3, r2
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	440b      	add	r3, r1
 800722e:	7bfa      	ldrb	r2, [r7, #15]
 8007230:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <shell_add+0x74>)
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	4912      	ldr	r1, [pc, #72]	@ (8007280 <shell_add+0x78>)
 8007238:	4613      	mov	r3, r2
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	4413      	add	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	440b      	add	r3, r1
 8007242:	3304      	adds	r3, #4
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8007248:	4b0c      	ldr	r3, [pc, #48]	@ (800727c <shell_add+0x74>)
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	490c      	ldr	r1, [pc, #48]	@ (8007280 <shell_add+0x78>)
 800724e:	4613      	mov	r3, r2
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	3308      	adds	r3, #8
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800725e:	4b07      	ldr	r3, [pc, #28]	@ (800727c <shell_add+0x74>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3301      	adds	r3, #1
 8007264:	4a05      	ldr	r2, [pc, #20]	@ (800727c <shell_add+0x74>)
 8007266:	6013      	str	r3, [r2, #0]
		return 0;
 8007268:	2300      	movs	r3, #0
 800726a:	e001      	b.n	8007270 <shell_add+0x68>
	}

	return -1;
 800726c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	2000531c 	.word	0x2000531c
 8007280:	20005320 	.word	0x20005320

08007284 <shell_exec>:

static int shell_exec(char * buf) {
 8007284:	b580      	push	{r7, lr}
 8007286:	b090      	sub	sp, #64	@ 0x40
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8007294:	2300      	movs	r3, #0
 8007296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007298:	e040      	b.n	800731c <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 800729a:	492d      	ldr	r1, [pc, #180]	@ (8007350 <shell_exec+0xcc>)
 800729c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800729e:	4613      	mov	r3, r2
 80072a0:	005b      	lsls	r3, r3, #1
 80072a2:	4413      	add	r3, r2
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	440b      	add	r3, r1
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d131      	bne.n	8007316 <shell_exec+0x92>
			argc = 1;
 80072b2:	2301      	movs	r3, #1
 80072b4:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80072be:	e013      	b.n	80072e8 <shell_exec+0x64>
				if(*p == ' ') {
 80072c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	2b20      	cmp	r3, #32
 80072c6:	d10c      	bne.n	80072e2 <shell_exec+0x5e>
					*p = '\0';
 80072c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ca:	2200      	movs	r2, #0
 80072cc:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80072ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d0:	1c5a      	adds	r2, r3, #1
 80072d2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80072d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072d6:	3201      	adds	r2, #1
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	3340      	adds	r3, #64	@ 0x40
 80072dc:	443b      	add	r3, r7
 80072de:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80072e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e4:	3301      	adds	r3, #1
 80072e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <shell_exec+0x72>
 80072f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f2:	2b07      	cmp	r3, #7
 80072f4:	dde4      	ble.n	80072c0 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80072f6:	4916      	ldr	r1, [pc, #88]	@ (8007350 <shell_exec+0xcc>)
 80072f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80072fa:	4613      	mov	r3, r2
 80072fc:	005b      	lsls	r3, r3, #1
 80072fe:	4413      	add	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	440b      	add	r3, r1
 8007304:	3304      	adds	r3, #4
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f107 020c 	add.w	r2, r7, #12
 800730c:	4611      	mov	r1, r2
 800730e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007310:	4798      	blx	r3
 8007312:	4603      	mov	r3, r0
 8007314:	e017      	b.n	8007346 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8007316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007318:	3301      	adds	r3, #1
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800731c:	4b0d      	ldr	r3, [pc, #52]	@ (8007354 <shell_exec+0xd0>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007322:	429a      	cmp	r2, r3
 8007324:	dbb9      	blt.n	800729a <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8007326:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800732a:	4a0b      	ldr	r2, [pc, #44]	@ (8007358 <shell_exec+0xd4>)
 800732c:	2128      	movs	r1, #40	@ 0x28
 800732e:	480b      	ldr	r0, [pc, #44]	@ (800735c <shell_exec+0xd8>)
 8007330:	f000 fa58 	bl	80077e4 <sniprintf>
 8007334:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8007336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007338:	b29b      	uxth	r3, r3
 800733a:	4619      	mov	r1, r3
 800733c:	4807      	ldr	r0, [pc, #28]	@ (800735c <shell_exec+0xd8>)
 800733e:	f7ff fee5 	bl	800710c <uart_write>
	return -1;
 8007342:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007346:	4618      	mov	r0, r3
 8007348:	3740      	adds	r7, #64	@ 0x40
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	20005320 	.word	0x20005320
 8007354:	2000531c 	.word	0x2000531c
 8007358:	08008cd0 	.word	0x08008cd0
 800735c:	20005620 	.word	0x20005620

08007360 <shell_run>:



int shell_run() {
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
	int reading = 0;
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 800736a:	2300      	movs	r3, #0
 800736c:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write("> ", 2);
 800736e:	2102      	movs	r1, #2
 8007370:	482a      	ldr	r0, [pc, #168]	@ (800741c <shell_run+0xbc>)
 8007372:	f7ff fecb 	bl	800710c <uart_write>
		reading = 1;
 8007376:	2301      	movs	r3, #1
 8007378:	60fb      	str	r3, [r7, #12]

		while(reading) {
 800737a:	e047      	b.n	800740c <shell_run+0xac>
			char c = uart_read();
 800737c:	f7ff feac 	bl	80070d8 <uart_read>
 8007380:	4603      	mov	r3, r0
 8007382:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	2b08      	cmp	r3, #8
 8007388:	d025      	beq.n	80073d6 <shell_run+0x76>
 800738a:	2b0d      	cmp	r3, #13
 800738c:	d12e      	bne.n	80073ec <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 800738e:	4a24      	ldr	r2, [pc, #144]	@ (8007420 <shell_run+0xc0>)
 8007390:	2128      	movs	r1, #40	@ 0x28
 8007392:	4824      	ldr	r0, [pc, #144]	@ (8007424 <shell_run+0xc4>)
 8007394:	f000 fa26 	bl	80077e4 <sniprintf>
 8007398:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	b29b      	uxth	r3, r3
 800739e:	4619      	mov	r1, r3
 80073a0:	4820      	ldr	r0, [pc, #128]	@ (8007424 <shell_run+0xc4>)
 80073a2:	f7ff feb3 	bl	800710c <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	60ba      	str	r2, [r7, #8]
 80073ac:	4a1e      	ldr	r2, [pc, #120]	@ (8007428 <shell_run+0xc8>)
 80073ae:	2100      	movs	r1, #0
 80073b0:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80073b2:	4b1d      	ldr	r3, [pc, #116]	@ (8007428 <shell_run+0xc8>)
 80073b4:	4a1d      	ldr	r2, [pc, #116]	@ (800742c <shell_run+0xcc>)
 80073b6:	2128      	movs	r1, #40	@ 0x28
 80073b8:	481a      	ldr	r0, [pc, #104]	@ (8007424 <shell_run+0xc4>)
 80073ba:	f000 fa13 	bl	80077e4 <sniprintf>
 80073be:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	4619      	mov	r1, r3
 80073c6:	4817      	ldr	r0, [pc, #92]	@ (8007424 <shell_run+0xc4>)
 80073c8:	f7ff fea0 	bl	800710c <uart_write>
				reading = 0;        //exit read loop
 80073cc:	2300      	movs	r3, #0
 80073ce:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80073d0:	2300      	movs	r3, #0
 80073d2:	60bb      	str	r3, [r7, #8]
				break;
 80073d4:	e01a      	b.n	800740c <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dd16      	ble.n	800740a <shell_run+0xaa>
					pos--;          //remove it in buffer
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	3b01      	subs	r3, #1
 80073e0:	60bb      	str	r3, [r7, #8]

					uart_write("\b \b", 3);	// delete the char on the terminal
 80073e2:	2103      	movs	r1, #3
 80073e4:	4812      	ldr	r0, [pc, #72]	@ (8007430 <shell_run+0xd0>)
 80073e6:	f7ff fe91 	bl	800710c <uart_write>
				}
				break;
 80073ea:	e00e      	b.n	800740a <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	2b27      	cmp	r3, #39	@ 0x27
 80073f0:	dc0c      	bgt.n	800740c <shell_run+0xac>
					uart_write(&c, 1);
 80073f2:	1cfb      	adds	r3, r7, #3
 80073f4:	2101      	movs	r1, #1
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff fe88 	bl	800710c <uart_write>
					cmd_buffer[pos++] = c; //store
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	1c5a      	adds	r2, r3, #1
 8007400:	60ba      	str	r2, [r7, #8]
 8007402:	78f9      	ldrb	r1, [r7, #3]
 8007404:	4a08      	ldr	r2, [pc, #32]	@ (8007428 <shell_run+0xc8>)
 8007406:	54d1      	strb	r1, [r2, r3]
 8007408:	e000      	b.n	800740c <shell_run+0xac>
				break;
 800740a:	bf00      	nop
		while(reading) {
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1b4      	bne.n	800737c <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8007412:	4805      	ldr	r0, [pc, #20]	@ (8007428 <shell_run+0xc8>)
 8007414:	f7ff ff36 	bl	8007284 <shell_exec>
		uart_write("> ", 2);
 8007418:	e7a9      	b.n	800736e <shell_run+0xe>
 800741a:	bf00      	nop
 800741c:	08008ce8 	.word	0x08008ce8
 8007420:	08008cec 	.word	0x08008cec
 8007424:	20005620 	.word	0x20005620
 8007428:	20005648 	.word	0x20005648
 800742c:	08008cf0 	.word	0x08008cf0
 8007430:	08008cf8 	.word	0x08008cf8

08007434 <shell_uart_rx_callback>:
	}
	return 0;
}

void shell_uart_rx_callback(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
	BaseType_t hptw;
	xSemaphoreGiveFromISR(sem_uart_rx, &hptw);
 800743a:	4b0b      	ldr	r3, [pc, #44]	@ (8007468 <shell_uart_rx_callback+0x34>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	1d3a      	adds	r2, r7, #4
 8007440:	4611      	mov	r1, r2
 8007442:	4618      	mov	r0, r3
 8007444:	f7fd fe2e 	bl	80050a4 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(hptw);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d007      	beq.n	800745e <shell_uart_rx_callback+0x2a>
 800744e:	4b07      	ldr	r3, [pc, #28]	@ (800746c <shell_uart_rx_callback+0x38>)
 8007450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	f3bf 8f4f 	dsb	sy
 800745a:	f3bf 8f6f 	isb	sy
}
 800745e:	bf00      	nop
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	20005318 	.word	0x20005318
 800746c:	e000ed04 	.word	0xe000ed04

08007470 <atoi>:
 8007470:	220a      	movs	r2, #10
 8007472:	2100      	movs	r1, #0
 8007474:	f000 b87a 	b.w	800756c <strtol>

08007478 <_strtol_l.isra.0>:
 8007478:	2b24      	cmp	r3, #36	@ 0x24
 800747a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800747e:	4686      	mov	lr, r0
 8007480:	4690      	mov	r8, r2
 8007482:	d801      	bhi.n	8007488 <_strtol_l.isra.0+0x10>
 8007484:	2b01      	cmp	r3, #1
 8007486:	d106      	bne.n	8007496 <_strtol_l.isra.0+0x1e>
 8007488:	f000 fb08 	bl	8007a9c <__errno>
 800748c:	2316      	movs	r3, #22
 800748e:	6003      	str	r3, [r0, #0]
 8007490:	2000      	movs	r0, #0
 8007492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007496:	4834      	ldr	r0, [pc, #208]	@ (8007568 <_strtol_l.isra.0+0xf0>)
 8007498:	460d      	mov	r5, r1
 800749a:	462a      	mov	r2, r5
 800749c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074a0:	5d06      	ldrb	r6, [r0, r4]
 80074a2:	f016 0608 	ands.w	r6, r6, #8
 80074a6:	d1f8      	bne.n	800749a <_strtol_l.isra.0+0x22>
 80074a8:	2c2d      	cmp	r4, #45	@ 0x2d
 80074aa:	d110      	bne.n	80074ce <_strtol_l.isra.0+0x56>
 80074ac:	782c      	ldrb	r4, [r5, #0]
 80074ae:	2601      	movs	r6, #1
 80074b0:	1c95      	adds	r5, r2, #2
 80074b2:	f033 0210 	bics.w	r2, r3, #16
 80074b6:	d115      	bne.n	80074e4 <_strtol_l.isra.0+0x6c>
 80074b8:	2c30      	cmp	r4, #48	@ 0x30
 80074ba:	d10d      	bne.n	80074d8 <_strtol_l.isra.0+0x60>
 80074bc:	782a      	ldrb	r2, [r5, #0]
 80074be:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074c2:	2a58      	cmp	r2, #88	@ 0x58
 80074c4:	d108      	bne.n	80074d8 <_strtol_l.isra.0+0x60>
 80074c6:	786c      	ldrb	r4, [r5, #1]
 80074c8:	3502      	adds	r5, #2
 80074ca:	2310      	movs	r3, #16
 80074cc:	e00a      	b.n	80074e4 <_strtol_l.isra.0+0x6c>
 80074ce:	2c2b      	cmp	r4, #43	@ 0x2b
 80074d0:	bf04      	itt	eq
 80074d2:	782c      	ldrbeq	r4, [r5, #0]
 80074d4:	1c95      	addeq	r5, r2, #2
 80074d6:	e7ec      	b.n	80074b2 <_strtol_l.isra.0+0x3a>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1f6      	bne.n	80074ca <_strtol_l.isra.0+0x52>
 80074dc:	2c30      	cmp	r4, #48	@ 0x30
 80074de:	bf14      	ite	ne
 80074e0:	230a      	movne	r3, #10
 80074e2:	2308      	moveq	r3, #8
 80074e4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074e8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80074ec:	2200      	movs	r2, #0
 80074ee:	fbbc f9f3 	udiv	r9, ip, r3
 80074f2:	4610      	mov	r0, r2
 80074f4:	fb03 ca19 	mls	sl, r3, r9, ip
 80074f8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80074fc:	2f09      	cmp	r7, #9
 80074fe:	d80f      	bhi.n	8007520 <_strtol_l.isra.0+0xa8>
 8007500:	463c      	mov	r4, r7
 8007502:	42a3      	cmp	r3, r4
 8007504:	dd1b      	ble.n	800753e <_strtol_l.isra.0+0xc6>
 8007506:	1c57      	adds	r7, r2, #1
 8007508:	d007      	beq.n	800751a <_strtol_l.isra.0+0xa2>
 800750a:	4581      	cmp	r9, r0
 800750c:	d314      	bcc.n	8007538 <_strtol_l.isra.0+0xc0>
 800750e:	d101      	bne.n	8007514 <_strtol_l.isra.0+0x9c>
 8007510:	45a2      	cmp	sl, r4
 8007512:	db11      	blt.n	8007538 <_strtol_l.isra.0+0xc0>
 8007514:	fb00 4003 	mla	r0, r0, r3, r4
 8007518:	2201      	movs	r2, #1
 800751a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800751e:	e7eb      	b.n	80074f8 <_strtol_l.isra.0+0x80>
 8007520:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007524:	2f19      	cmp	r7, #25
 8007526:	d801      	bhi.n	800752c <_strtol_l.isra.0+0xb4>
 8007528:	3c37      	subs	r4, #55	@ 0x37
 800752a:	e7ea      	b.n	8007502 <_strtol_l.isra.0+0x8a>
 800752c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007530:	2f19      	cmp	r7, #25
 8007532:	d804      	bhi.n	800753e <_strtol_l.isra.0+0xc6>
 8007534:	3c57      	subs	r4, #87	@ 0x57
 8007536:	e7e4      	b.n	8007502 <_strtol_l.isra.0+0x8a>
 8007538:	f04f 32ff 	mov.w	r2, #4294967295
 800753c:	e7ed      	b.n	800751a <_strtol_l.isra.0+0xa2>
 800753e:	1c53      	adds	r3, r2, #1
 8007540:	d108      	bne.n	8007554 <_strtol_l.isra.0+0xdc>
 8007542:	2322      	movs	r3, #34	@ 0x22
 8007544:	f8ce 3000 	str.w	r3, [lr]
 8007548:	4660      	mov	r0, ip
 800754a:	f1b8 0f00 	cmp.w	r8, #0
 800754e:	d0a0      	beq.n	8007492 <_strtol_l.isra.0+0x1a>
 8007550:	1e69      	subs	r1, r5, #1
 8007552:	e006      	b.n	8007562 <_strtol_l.isra.0+0xea>
 8007554:	b106      	cbz	r6, 8007558 <_strtol_l.isra.0+0xe0>
 8007556:	4240      	negs	r0, r0
 8007558:	f1b8 0f00 	cmp.w	r8, #0
 800755c:	d099      	beq.n	8007492 <_strtol_l.isra.0+0x1a>
 800755e:	2a00      	cmp	r2, #0
 8007560:	d1f6      	bne.n	8007550 <_strtol_l.isra.0+0xd8>
 8007562:	f8c8 1000 	str.w	r1, [r8]
 8007566:	e794      	b.n	8007492 <_strtol_l.isra.0+0x1a>
 8007568:	08008d3d 	.word	0x08008d3d

0800756c <strtol>:
 800756c:	4613      	mov	r3, r2
 800756e:	460a      	mov	r2, r1
 8007570:	4601      	mov	r1, r0
 8007572:	4802      	ldr	r0, [pc, #8]	@ (800757c <strtol+0x10>)
 8007574:	6800      	ldr	r0, [r0, #0]
 8007576:	f7ff bf7f 	b.w	8007478 <_strtol_l.isra.0>
 800757a:	bf00      	nop
 800757c:	20000020 	.word	0x20000020

08007580 <std>:
 8007580:	2300      	movs	r3, #0
 8007582:	b510      	push	{r4, lr}
 8007584:	4604      	mov	r4, r0
 8007586:	e9c0 3300 	strd	r3, r3, [r0]
 800758a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800758e:	6083      	str	r3, [r0, #8]
 8007590:	8181      	strh	r1, [r0, #12]
 8007592:	6643      	str	r3, [r0, #100]	@ 0x64
 8007594:	81c2      	strh	r2, [r0, #14]
 8007596:	6183      	str	r3, [r0, #24]
 8007598:	4619      	mov	r1, r3
 800759a:	2208      	movs	r2, #8
 800759c:	305c      	adds	r0, #92	@ 0x5c
 800759e:	f000 fa2f 	bl	8007a00 <memset>
 80075a2:	4b0d      	ldr	r3, [pc, #52]	@ (80075d8 <std+0x58>)
 80075a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80075a6:	4b0d      	ldr	r3, [pc, #52]	@ (80075dc <std+0x5c>)
 80075a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075aa:	4b0d      	ldr	r3, [pc, #52]	@ (80075e0 <std+0x60>)
 80075ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075ae:	4b0d      	ldr	r3, [pc, #52]	@ (80075e4 <std+0x64>)
 80075b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80075b2:	4b0d      	ldr	r3, [pc, #52]	@ (80075e8 <std+0x68>)
 80075b4:	6224      	str	r4, [r4, #32]
 80075b6:	429c      	cmp	r4, r3
 80075b8:	d006      	beq.n	80075c8 <std+0x48>
 80075ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80075be:	4294      	cmp	r4, r2
 80075c0:	d002      	beq.n	80075c8 <std+0x48>
 80075c2:	33d0      	adds	r3, #208	@ 0xd0
 80075c4:	429c      	cmp	r4, r3
 80075c6:	d105      	bne.n	80075d4 <std+0x54>
 80075c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075d0:	f000 ba8e 	b.w	8007af0 <__retarget_lock_init_recursive>
 80075d4:	bd10      	pop	{r4, pc}
 80075d6:	bf00      	nop
 80075d8:	08007851 	.word	0x08007851
 80075dc:	08007873 	.word	0x08007873
 80075e0:	080078ab 	.word	0x080078ab
 80075e4:	080078cf 	.word	0x080078cf
 80075e8:	20005670 	.word	0x20005670

080075ec <stdio_exit_handler>:
 80075ec:	4a02      	ldr	r2, [pc, #8]	@ (80075f8 <stdio_exit_handler+0xc>)
 80075ee:	4903      	ldr	r1, [pc, #12]	@ (80075fc <stdio_exit_handler+0x10>)
 80075f0:	4803      	ldr	r0, [pc, #12]	@ (8007600 <stdio_exit_handler+0x14>)
 80075f2:	f000 b869 	b.w	80076c8 <_fwalk_sglue>
 80075f6:	bf00      	nop
 80075f8:	20000014 	.word	0x20000014
 80075fc:	08008659 	.word	0x08008659
 8007600:	20000024 	.word	0x20000024

08007604 <cleanup_stdio>:
 8007604:	6841      	ldr	r1, [r0, #4]
 8007606:	4b0c      	ldr	r3, [pc, #48]	@ (8007638 <cleanup_stdio+0x34>)
 8007608:	4299      	cmp	r1, r3
 800760a:	b510      	push	{r4, lr}
 800760c:	4604      	mov	r4, r0
 800760e:	d001      	beq.n	8007614 <cleanup_stdio+0x10>
 8007610:	f001 f822 	bl	8008658 <_fflush_r>
 8007614:	68a1      	ldr	r1, [r4, #8]
 8007616:	4b09      	ldr	r3, [pc, #36]	@ (800763c <cleanup_stdio+0x38>)
 8007618:	4299      	cmp	r1, r3
 800761a:	d002      	beq.n	8007622 <cleanup_stdio+0x1e>
 800761c:	4620      	mov	r0, r4
 800761e:	f001 f81b 	bl	8008658 <_fflush_r>
 8007622:	68e1      	ldr	r1, [r4, #12]
 8007624:	4b06      	ldr	r3, [pc, #24]	@ (8007640 <cleanup_stdio+0x3c>)
 8007626:	4299      	cmp	r1, r3
 8007628:	d004      	beq.n	8007634 <cleanup_stdio+0x30>
 800762a:	4620      	mov	r0, r4
 800762c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007630:	f001 b812 	b.w	8008658 <_fflush_r>
 8007634:	bd10      	pop	{r4, pc}
 8007636:	bf00      	nop
 8007638:	20005670 	.word	0x20005670
 800763c:	200056d8 	.word	0x200056d8
 8007640:	20005740 	.word	0x20005740

08007644 <global_stdio_init.part.0>:
 8007644:	b510      	push	{r4, lr}
 8007646:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <global_stdio_init.part.0+0x30>)
 8007648:	4c0b      	ldr	r4, [pc, #44]	@ (8007678 <global_stdio_init.part.0+0x34>)
 800764a:	4a0c      	ldr	r2, [pc, #48]	@ (800767c <global_stdio_init.part.0+0x38>)
 800764c:	601a      	str	r2, [r3, #0]
 800764e:	4620      	mov	r0, r4
 8007650:	2200      	movs	r2, #0
 8007652:	2104      	movs	r1, #4
 8007654:	f7ff ff94 	bl	8007580 <std>
 8007658:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800765c:	2201      	movs	r2, #1
 800765e:	2109      	movs	r1, #9
 8007660:	f7ff ff8e 	bl	8007580 <std>
 8007664:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007668:	2202      	movs	r2, #2
 800766a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800766e:	2112      	movs	r1, #18
 8007670:	f7ff bf86 	b.w	8007580 <std>
 8007674:	200057a8 	.word	0x200057a8
 8007678:	20005670 	.word	0x20005670
 800767c:	080075ed 	.word	0x080075ed

08007680 <__sfp_lock_acquire>:
 8007680:	4801      	ldr	r0, [pc, #4]	@ (8007688 <__sfp_lock_acquire+0x8>)
 8007682:	f000 ba36 	b.w	8007af2 <__retarget_lock_acquire_recursive>
 8007686:	bf00      	nop
 8007688:	200057b1 	.word	0x200057b1

0800768c <__sfp_lock_release>:
 800768c:	4801      	ldr	r0, [pc, #4]	@ (8007694 <__sfp_lock_release+0x8>)
 800768e:	f000 ba31 	b.w	8007af4 <__retarget_lock_release_recursive>
 8007692:	bf00      	nop
 8007694:	200057b1 	.word	0x200057b1

08007698 <__sinit>:
 8007698:	b510      	push	{r4, lr}
 800769a:	4604      	mov	r4, r0
 800769c:	f7ff fff0 	bl	8007680 <__sfp_lock_acquire>
 80076a0:	6a23      	ldr	r3, [r4, #32]
 80076a2:	b11b      	cbz	r3, 80076ac <__sinit+0x14>
 80076a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076a8:	f7ff bff0 	b.w	800768c <__sfp_lock_release>
 80076ac:	4b04      	ldr	r3, [pc, #16]	@ (80076c0 <__sinit+0x28>)
 80076ae:	6223      	str	r3, [r4, #32]
 80076b0:	4b04      	ldr	r3, [pc, #16]	@ (80076c4 <__sinit+0x2c>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d1f5      	bne.n	80076a4 <__sinit+0xc>
 80076b8:	f7ff ffc4 	bl	8007644 <global_stdio_init.part.0>
 80076bc:	e7f2      	b.n	80076a4 <__sinit+0xc>
 80076be:	bf00      	nop
 80076c0:	08007605 	.word	0x08007605
 80076c4:	200057a8 	.word	0x200057a8

080076c8 <_fwalk_sglue>:
 80076c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076cc:	4607      	mov	r7, r0
 80076ce:	4688      	mov	r8, r1
 80076d0:	4614      	mov	r4, r2
 80076d2:	2600      	movs	r6, #0
 80076d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076d8:	f1b9 0901 	subs.w	r9, r9, #1
 80076dc:	d505      	bpl.n	80076ea <_fwalk_sglue+0x22>
 80076de:	6824      	ldr	r4, [r4, #0]
 80076e0:	2c00      	cmp	r4, #0
 80076e2:	d1f7      	bne.n	80076d4 <_fwalk_sglue+0xc>
 80076e4:	4630      	mov	r0, r6
 80076e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076ea:	89ab      	ldrh	r3, [r5, #12]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d907      	bls.n	8007700 <_fwalk_sglue+0x38>
 80076f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076f4:	3301      	adds	r3, #1
 80076f6:	d003      	beq.n	8007700 <_fwalk_sglue+0x38>
 80076f8:	4629      	mov	r1, r5
 80076fa:	4638      	mov	r0, r7
 80076fc:	47c0      	blx	r8
 80076fe:	4306      	orrs	r6, r0
 8007700:	3568      	adds	r5, #104	@ 0x68
 8007702:	e7e9      	b.n	80076d8 <_fwalk_sglue+0x10>

08007704 <iprintf>:
 8007704:	b40f      	push	{r0, r1, r2, r3}
 8007706:	b507      	push	{r0, r1, r2, lr}
 8007708:	4906      	ldr	r1, [pc, #24]	@ (8007724 <iprintf+0x20>)
 800770a:	ab04      	add	r3, sp, #16
 800770c:	6808      	ldr	r0, [r1, #0]
 800770e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007712:	6881      	ldr	r1, [r0, #8]
 8007714:	9301      	str	r3, [sp, #4]
 8007716:	f000 fc77 	bl	8008008 <_vfiprintf_r>
 800771a:	b003      	add	sp, #12
 800771c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007720:	b004      	add	sp, #16
 8007722:	4770      	bx	lr
 8007724:	20000020 	.word	0x20000020

08007728 <_puts_r>:
 8007728:	6a03      	ldr	r3, [r0, #32]
 800772a:	b570      	push	{r4, r5, r6, lr}
 800772c:	6884      	ldr	r4, [r0, #8]
 800772e:	4605      	mov	r5, r0
 8007730:	460e      	mov	r6, r1
 8007732:	b90b      	cbnz	r3, 8007738 <_puts_r+0x10>
 8007734:	f7ff ffb0 	bl	8007698 <__sinit>
 8007738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800773a:	07db      	lsls	r3, r3, #31
 800773c:	d405      	bmi.n	800774a <_puts_r+0x22>
 800773e:	89a3      	ldrh	r3, [r4, #12]
 8007740:	0598      	lsls	r0, r3, #22
 8007742:	d402      	bmi.n	800774a <_puts_r+0x22>
 8007744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007746:	f000 f9d4 	bl	8007af2 <__retarget_lock_acquire_recursive>
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	0719      	lsls	r1, r3, #28
 800774e:	d502      	bpl.n	8007756 <_puts_r+0x2e>
 8007750:	6923      	ldr	r3, [r4, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d135      	bne.n	80077c2 <_puts_r+0x9a>
 8007756:	4621      	mov	r1, r4
 8007758:	4628      	mov	r0, r5
 800775a:	f000 f8fb 	bl	8007954 <__swsetup_r>
 800775e:	b380      	cbz	r0, 80077c2 <_puts_r+0x9a>
 8007760:	f04f 35ff 	mov.w	r5, #4294967295
 8007764:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007766:	07da      	lsls	r2, r3, #31
 8007768:	d405      	bmi.n	8007776 <_puts_r+0x4e>
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	059b      	lsls	r3, r3, #22
 800776e:	d402      	bmi.n	8007776 <_puts_r+0x4e>
 8007770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007772:	f000 f9bf 	bl	8007af4 <__retarget_lock_release_recursive>
 8007776:	4628      	mov	r0, r5
 8007778:	bd70      	pop	{r4, r5, r6, pc}
 800777a:	2b00      	cmp	r3, #0
 800777c:	da04      	bge.n	8007788 <_puts_r+0x60>
 800777e:	69a2      	ldr	r2, [r4, #24]
 8007780:	429a      	cmp	r2, r3
 8007782:	dc17      	bgt.n	80077b4 <_puts_r+0x8c>
 8007784:	290a      	cmp	r1, #10
 8007786:	d015      	beq.n	80077b4 <_puts_r+0x8c>
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	6022      	str	r2, [r4, #0]
 800778e:	7019      	strb	r1, [r3, #0]
 8007790:	68a3      	ldr	r3, [r4, #8]
 8007792:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007796:	3b01      	subs	r3, #1
 8007798:	60a3      	str	r3, [r4, #8]
 800779a:	2900      	cmp	r1, #0
 800779c:	d1ed      	bne.n	800777a <_puts_r+0x52>
 800779e:	2b00      	cmp	r3, #0
 80077a0:	da11      	bge.n	80077c6 <_puts_r+0x9e>
 80077a2:	4622      	mov	r2, r4
 80077a4:	210a      	movs	r1, #10
 80077a6:	4628      	mov	r0, r5
 80077a8:	f000 f895 	bl	80078d6 <__swbuf_r>
 80077ac:	3001      	adds	r0, #1
 80077ae:	d0d7      	beq.n	8007760 <_puts_r+0x38>
 80077b0:	250a      	movs	r5, #10
 80077b2:	e7d7      	b.n	8007764 <_puts_r+0x3c>
 80077b4:	4622      	mov	r2, r4
 80077b6:	4628      	mov	r0, r5
 80077b8:	f000 f88d 	bl	80078d6 <__swbuf_r>
 80077bc:	3001      	adds	r0, #1
 80077be:	d1e7      	bne.n	8007790 <_puts_r+0x68>
 80077c0:	e7ce      	b.n	8007760 <_puts_r+0x38>
 80077c2:	3e01      	subs	r6, #1
 80077c4:	e7e4      	b.n	8007790 <_puts_r+0x68>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	6022      	str	r2, [r4, #0]
 80077cc:	220a      	movs	r2, #10
 80077ce:	701a      	strb	r2, [r3, #0]
 80077d0:	e7ee      	b.n	80077b0 <_puts_r+0x88>
	...

080077d4 <puts>:
 80077d4:	4b02      	ldr	r3, [pc, #8]	@ (80077e0 <puts+0xc>)
 80077d6:	4601      	mov	r1, r0
 80077d8:	6818      	ldr	r0, [r3, #0]
 80077da:	f7ff bfa5 	b.w	8007728 <_puts_r>
 80077de:	bf00      	nop
 80077e0:	20000020 	.word	0x20000020

080077e4 <sniprintf>:
 80077e4:	b40c      	push	{r2, r3}
 80077e6:	b530      	push	{r4, r5, lr}
 80077e8:	4b18      	ldr	r3, [pc, #96]	@ (800784c <sniprintf+0x68>)
 80077ea:	1e0c      	subs	r4, r1, #0
 80077ec:	681d      	ldr	r5, [r3, #0]
 80077ee:	b09d      	sub	sp, #116	@ 0x74
 80077f0:	da08      	bge.n	8007804 <sniprintf+0x20>
 80077f2:	238b      	movs	r3, #139	@ 0x8b
 80077f4:	602b      	str	r3, [r5, #0]
 80077f6:	f04f 30ff 	mov.w	r0, #4294967295
 80077fa:	b01d      	add	sp, #116	@ 0x74
 80077fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007800:	b002      	add	sp, #8
 8007802:	4770      	bx	lr
 8007804:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007808:	f8ad 3014 	strh.w	r3, [sp, #20]
 800780c:	f04f 0300 	mov.w	r3, #0
 8007810:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007812:	bf14      	ite	ne
 8007814:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007818:	4623      	moveq	r3, r4
 800781a:	9304      	str	r3, [sp, #16]
 800781c:	9307      	str	r3, [sp, #28]
 800781e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007822:	9002      	str	r0, [sp, #8]
 8007824:	9006      	str	r0, [sp, #24]
 8007826:	f8ad 3016 	strh.w	r3, [sp, #22]
 800782a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800782c:	ab21      	add	r3, sp, #132	@ 0x84
 800782e:	a902      	add	r1, sp, #8
 8007830:	4628      	mov	r0, r5
 8007832:	9301      	str	r3, [sp, #4]
 8007834:	f000 fac2 	bl	8007dbc <_svfiprintf_r>
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	bfbc      	itt	lt
 800783c:	238b      	movlt	r3, #139	@ 0x8b
 800783e:	602b      	strlt	r3, [r5, #0]
 8007840:	2c00      	cmp	r4, #0
 8007842:	d0da      	beq.n	80077fa <sniprintf+0x16>
 8007844:	9b02      	ldr	r3, [sp, #8]
 8007846:	2200      	movs	r2, #0
 8007848:	701a      	strb	r2, [r3, #0]
 800784a:	e7d6      	b.n	80077fa <sniprintf+0x16>
 800784c:	20000020 	.word	0x20000020

08007850 <__sread>:
 8007850:	b510      	push	{r4, lr}
 8007852:	460c      	mov	r4, r1
 8007854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007858:	f000 f8fc 	bl	8007a54 <_read_r>
 800785c:	2800      	cmp	r0, #0
 800785e:	bfab      	itete	ge
 8007860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007862:	89a3      	ldrhlt	r3, [r4, #12]
 8007864:	181b      	addge	r3, r3, r0
 8007866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800786a:	bfac      	ite	ge
 800786c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800786e:	81a3      	strhlt	r3, [r4, #12]
 8007870:	bd10      	pop	{r4, pc}

08007872 <__swrite>:
 8007872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007876:	461f      	mov	r7, r3
 8007878:	898b      	ldrh	r3, [r1, #12]
 800787a:	05db      	lsls	r3, r3, #23
 800787c:	4605      	mov	r5, r0
 800787e:	460c      	mov	r4, r1
 8007880:	4616      	mov	r6, r2
 8007882:	d505      	bpl.n	8007890 <__swrite+0x1e>
 8007884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007888:	2302      	movs	r3, #2
 800788a:	2200      	movs	r2, #0
 800788c:	f000 f8d0 	bl	8007a30 <_lseek_r>
 8007890:	89a3      	ldrh	r3, [r4, #12]
 8007892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007896:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800789a:	81a3      	strh	r3, [r4, #12]
 800789c:	4632      	mov	r2, r6
 800789e:	463b      	mov	r3, r7
 80078a0:	4628      	mov	r0, r5
 80078a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078a6:	f000 b8e7 	b.w	8007a78 <_write_r>

080078aa <__sseek>:
 80078aa:	b510      	push	{r4, lr}
 80078ac:	460c      	mov	r4, r1
 80078ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b2:	f000 f8bd 	bl	8007a30 <_lseek_r>
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	bf15      	itete	ne
 80078bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80078be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80078c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80078c6:	81a3      	strheq	r3, [r4, #12]
 80078c8:	bf18      	it	ne
 80078ca:	81a3      	strhne	r3, [r4, #12]
 80078cc:	bd10      	pop	{r4, pc}

080078ce <__sclose>:
 80078ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d2:	f000 b89d 	b.w	8007a10 <_close_r>

080078d6 <__swbuf_r>:
 80078d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d8:	460e      	mov	r6, r1
 80078da:	4614      	mov	r4, r2
 80078dc:	4605      	mov	r5, r0
 80078de:	b118      	cbz	r0, 80078e8 <__swbuf_r+0x12>
 80078e0:	6a03      	ldr	r3, [r0, #32]
 80078e2:	b90b      	cbnz	r3, 80078e8 <__swbuf_r+0x12>
 80078e4:	f7ff fed8 	bl	8007698 <__sinit>
 80078e8:	69a3      	ldr	r3, [r4, #24]
 80078ea:	60a3      	str	r3, [r4, #8]
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	071a      	lsls	r2, r3, #28
 80078f0:	d501      	bpl.n	80078f6 <__swbuf_r+0x20>
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	b943      	cbnz	r3, 8007908 <__swbuf_r+0x32>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4628      	mov	r0, r5
 80078fa:	f000 f82b 	bl	8007954 <__swsetup_r>
 80078fe:	b118      	cbz	r0, 8007908 <__swbuf_r+0x32>
 8007900:	f04f 37ff 	mov.w	r7, #4294967295
 8007904:	4638      	mov	r0, r7
 8007906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	6922      	ldr	r2, [r4, #16]
 800790c:	1a98      	subs	r0, r3, r2
 800790e:	6963      	ldr	r3, [r4, #20]
 8007910:	b2f6      	uxtb	r6, r6
 8007912:	4283      	cmp	r3, r0
 8007914:	4637      	mov	r7, r6
 8007916:	dc05      	bgt.n	8007924 <__swbuf_r+0x4e>
 8007918:	4621      	mov	r1, r4
 800791a:	4628      	mov	r0, r5
 800791c:	f000 fe9c 	bl	8008658 <_fflush_r>
 8007920:	2800      	cmp	r0, #0
 8007922:	d1ed      	bne.n	8007900 <__swbuf_r+0x2a>
 8007924:	68a3      	ldr	r3, [r4, #8]
 8007926:	3b01      	subs	r3, #1
 8007928:	60a3      	str	r3, [r4, #8]
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	701e      	strb	r6, [r3, #0]
 8007932:	6962      	ldr	r2, [r4, #20]
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	429a      	cmp	r2, r3
 8007938:	d004      	beq.n	8007944 <__swbuf_r+0x6e>
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	07db      	lsls	r3, r3, #31
 800793e:	d5e1      	bpl.n	8007904 <__swbuf_r+0x2e>
 8007940:	2e0a      	cmp	r6, #10
 8007942:	d1df      	bne.n	8007904 <__swbuf_r+0x2e>
 8007944:	4621      	mov	r1, r4
 8007946:	4628      	mov	r0, r5
 8007948:	f000 fe86 	bl	8008658 <_fflush_r>
 800794c:	2800      	cmp	r0, #0
 800794e:	d0d9      	beq.n	8007904 <__swbuf_r+0x2e>
 8007950:	e7d6      	b.n	8007900 <__swbuf_r+0x2a>
	...

08007954 <__swsetup_r>:
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4b29      	ldr	r3, [pc, #164]	@ (80079fc <__swsetup_r+0xa8>)
 8007958:	4605      	mov	r5, r0
 800795a:	6818      	ldr	r0, [r3, #0]
 800795c:	460c      	mov	r4, r1
 800795e:	b118      	cbz	r0, 8007968 <__swsetup_r+0x14>
 8007960:	6a03      	ldr	r3, [r0, #32]
 8007962:	b90b      	cbnz	r3, 8007968 <__swsetup_r+0x14>
 8007964:	f7ff fe98 	bl	8007698 <__sinit>
 8007968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796c:	0719      	lsls	r1, r3, #28
 800796e:	d422      	bmi.n	80079b6 <__swsetup_r+0x62>
 8007970:	06da      	lsls	r2, r3, #27
 8007972:	d407      	bmi.n	8007984 <__swsetup_r+0x30>
 8007974:	2209      	movs	r2, #9
 8007976:	602a      	str	r2, [r5, #0]
 8007978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800797c:	81a3      	strh	r3, [r4, #12]
 800797e:	f04f 30ff 	mov.w	r0, #4294967295
 8007982:	e033      	b.n	80079ec <__swsetup_r+0x98>
 8007984:	0758      	lsls	r0, r3, #29
 8007986:	d512      	bpl.n	80079ae <__swsetup_r+0x5a>
 8007988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800798a:	b141      	cbz	r1, 800799e <__swsetup_r+0x4a>
 800798c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007990:	4299      	cmp	r1, r3
 8007992:	d002      	beq.n	800799a <__swsetup_r+0x46>
 8007994:	4628      	mov	r0, r5
 8007996:	f000 f8bd 	bl	8007b14 <_free_r>
 800799a:	2300      	movs	r3, #0
 800799c:	6363      	str	r3, [r4, #52]	@ 0x34
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80079a4:	81a3      	strh	r3, [r4, #12]
 80079a6:	2300      	movs	r3, #0
 80079a8:	6063      	str	r3, [r4, #4]
 80079aa:	6923      	ldr	r3, [r4, #16]
 80079ac:	6023      	str	r3, [r4, #0]
 80079ae:	89a3      	ldrh	r3, [r4, #12]
 80079b0:	f043 0308 	orr.w	r3, r3, #8
 80079b4:	81a3      	strh	r3, [r4, #12]
 80079b6:	6923      	ldr	r3, [r4, #16]
 80079b8:	b94b      	cbnz	r3, 80079ce <__swsetup_r+0x7a>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80079c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079c4:	d003      	beq.n	80079ce <__swsetup_r+0x7a>
 80079c6:	4621      	mov	r1, r4
 80079c8:	4628      	mov	r0, r5
 80079ca:	f000 fe93 	bl	80086f4 <__smakebuf_r>
 80079ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d2:	f013 0201 	ands.w	r2, r3, #1
 80079d6:	d00a      	beq.n	80079ee <__swsetup_r+0x9a>
 80079d8:	2200      	movs	r2, #0
 80079da:	60a2      	str	r2, [r4, #8]
 80079dc:	6962      	ldr	r2, [r4, #20]
 80079de:	4252      	negs	r2, r2
 80079e0:	61a2      	str	r2, [r4, #24]
 80079e2:	6922      	ldr	r2, [r4, #16]
 80079e4:	b942      	cbnz	r2, 80079f8 <__swsetup_r+0xa4>
 80079e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80079ea:	d1c5      	bne.n	8007978 <__swsetup_r+0x24>
 80079ec:	bd38      	pop	{r3, r4, r5, pc}
 80079ee:	0799      	lsls	r1, r3, #30
 80079f0:	bf58      	it	pl
 80079f2:	6962      	ldrpl	r2, [r4, #20]
 80079f4:	60a2      	str	r2, [r4, #8]
 80079f6:	e7f4      	b.n	80079e2 <__swsetup_r+0x8e>
 80079f8:	2000      	movs	r0, #0
 80079fa:	e7f7      	b.n	80079ec <__swsetup_r+0x98>
 80079fc:	20000020 	.word	0x20000020

08007a00 <memset>:
 8007a00:	4402      	add	r2, r0
 8007a02:	4603      	mov	r3, r0
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d100      	bne.n	8007a0a <memset+0xa>
 8007a08:	4770      	bx	lr
 8007a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8007a0e:	e7f9      	b.n	8007a04 <memset+0x4>

08007a10 <_close_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4d06      	ldr	r5, [pc, #24]	@ (8007a2c <_close_r+0x1c>)
 8007a14:	2300      	movs	r3, #0
 8007a16:	4604      	mov	r4, r0
 8007a18:	4608      	mov	r0, r1
 8007a1a:	602b      	str	r3, [r5, #0]
 8007a1c:	f7f9 f94f 	bl	8000cbe <_close>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d102      	bne.n	8007a2a <_close_r+0x1a>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b103      	cbz	r3, 8007a2a <_close_r+0x1a>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd38      	pop	{r3, r4, r5, pc}
 8007a2c:	200057ac 	.word	0x200057ac

08007a30 <_lseek_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4d07      	ldr	r5, [pc, #28]	@ (8007a50 <_lseek_r+0x20>)
 8007a34:	4604      	mov	r4, r0
 8007a36:	4608      	mov	r0, r1
 8007a38:	4611      	mov	r1, r2
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	602a      	str	r2, [r5, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f7f9 f964 	bl	8000d0c <_lseek>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_lseek_r+0x1e>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_lseek_r+0x1e>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	200057ac 	.word	0x200057ac

08007a54 <_read_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	4d07      	ldr	r5, [pc, #28]	@ (8007a74 <_read_r+0x20>)
 8007a58:	4604      	mov	r4, r0
 8007a5a:	4608      	mov	r0, r1
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	2200      	movs	r2, #0
 8007a60:	602a      	str	r2, [r5, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	f7f9 f8f2 	bl	8000c4c <_read>
 8007a68:	1c43      	adds	r3, r0, #1
 8007a6a:	d102      	bne.n	8007a72 <_read_r+0x1e>
 8007a6c:	682b      	ldr	r3, [r5, #0]
 8007a6e:	b103      	cbz	r3, 8007a72 <_read_r+0x1e>
 8007a70:	6023      	str	r3, [r4, #0]
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	200057ac 	.word	0x200057ac

08007a78 <_write_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	4d07      	ldr	r5, [pc, #28]	@ (8007a98 <_write_r+0x20>)
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	4608      	mov	r0, r1
 8007a80:	4611      	mov	r1, r2
 8007a82:	2200      	movs	r2, #0
 8007a84:	602a      	str	r2, [r5, #0]
 8007a86:	461a      	mov	r2, r3
 8007a88:	f7f9 f8fd 	bl	8000c86 <_write>
 8007a8c:	1c43      	adds	r3, r0, #1
 8007a8e:	d102      	bne.n	8007a96 <_write_r+0x1e>
 8007a90:	682b      	ldr	r3, [r5, #0]
 8007a92:	b103      	cbz	r3, 8007a96 <_write_r+0x1e>
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	bd38      	pop	{r3, r4, r5, pc}
 8007a98:	200057ac 	.word	0x200057ac

08007a9c <__errno>:
 8007a9c:	4b01      	ldr	r3, [pc, #4]	@ (8007aa4 <__errno+0x8>)
 8007a9e:	6818      	ldr	r0, [r3, #0]
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	20000020 	.word	0x20000020

08007aa8 <__libc_init_array>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8007ae0 <__libc_init_array+0x38>)
 8007aac:	4c0d      	ldr	r4, [pc, #52]	@ (8007ae4 <__libc_init_array+0x3c>)
 8007aae:	1b64      	subs	r4, r4, r5
 8007ab0:	10a4      	asrs	r4, r4, #2
 8007ab2:	2600      	movs	r6, #0
 8007ab4:	42a6      	cmp	r6, r4
 8007ab6:	d109      	bne.n	8007acc <__libc_init_array+0x24>
 8007ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8007ae8 <__libc_init_array+0x40>)
 8007aba:	4c0c      	ldr	r4, [pc, #48]	@ (8007aec <__libc_init_array+0x44>)
 8007abc:	f000 fed8 	bl	8008870 <_init>
 8007ac0:	1b64      	subs	r4, r4, r5
 8007ac2:	10a4      	asrs	r4, r4, #2
 8007ac4:	2600      	movs	r6, #0
 8007ac6:	42a6      	cmp	r6, r4
 8007ac8:	d105      	bne.n	8007ad6 <__libc_init_array+0x2e>
 8007aca:	bd70      	pop	{r4, r5, r6, pc}
 8007acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad0:	4798      	blx	r3
 8007ad2:	3601      	adds	r6, #1
 8007ad4:	e7ee      	b.n	8007ab4 <__libc_init_array+0xc>
 8007ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ada:	4798      	blx	r3
 8007adc:	3601      	adds	r6, #1
 8007ade:	e7f2      	b.n	8007ac6 <__libc_init_array+0x1e>
 8007ae0:	08008e78 	.word	0x08008e78
 8007ae4:	08008e78 	.word	0x08008e78
 8007ae8:	08008e78 	.word	0x08008e78
 8007aec:	08008e7c 	.word	0x08008e7c

08007af0 <__retarget_lock_init_recursive>:
 8007af0:	4770      	bx	lr

08007af2 <__retarget_lock_acquire_recursive>:
 8007af2:	4770      	bx	lr

08007af4 <__retarget_lock_release_recursive>:
 8007af4:	4770      	bx	lr

08007af6 <memcpy>:
 8007af6:	440a      	add	r2, r1
 8007af8:	4291      	cmp	r1, r2
 8007afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8007afe:	d100      	bne.n	8007b02 <memcpy+0xc>
 8007b00:	4770      	bx	lr
 8007b02:	b510      	push	{r4, lr}
 8007b04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b0c:	4291      	cmp	r1, r2
 8007b0e:	d1f9      	bne.n	8007b04 <memcpy+0xe>
 8007b10:	bd10      	pop	{r4, pc}
	...

08007b14 <_free_r>:
 8007b14:	b538      	push	{r3, r4, r5, lr}
 8007b16:	4605      	mov	r5, r0
 8007b18:	2900      	cmp	r1, #0
 8007b1a:	d041      	beq.n	8007ba0 <_free_r+0x8c>
 8007b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b20:	1f0c      	subs	r4, r1, #4
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	bfb8      	it	lt
 8007b26:	18e4      	addlt	r4, r4, r3
 8007b28:	f000 f8e0 	bl	8007cec <__malloc_lock>
 8007b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba4 <_free_r+0x90>)
 8007b2e:	6813      	ldr	r3, [r2, #0]
 8007b30:	b933      	cbnz	r3, 8007b40 <_free_r+0x2c>
 8007b32:	6063      	str	r3, [r4, #4]
 8007b34:	6014      	str	r4, [r2, #0]
 8007b36:	4628      	mov	r0, r5
 8007b38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b3c:	f000 b8dc 	b.w	8007cf8 <__malloc_unlock>
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	d908      	bls.n	8007b56 <_free_r+0x42>
 8007b44:	6820      	ldr	r0, [r4, #0]
 8007b46:	1821      	adds	r1, r4, r0
 8007b48:	428b      	cmp	r3, r1
 8007b4a:	bf01      	itttt	eq
 8007b4c:	6819      	ldreq	r1, [r3, #0]
 8007b4e:	685b      	ldreq	r3, [r3, #4]
 8007b50:	1809      	addeq	r1, r1, r0
 8007b52:	6021      	streq	r1, [r4, #0]
 8007b54:	e7ed      	b.n	8007b32 <_free_r+0x1e>
 8007b56:	461a      	mov	r2, r3
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	b10b      	cbz	r3, 8007b60 <_free_r+0x4c>
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	d9fa      	bls.n	8007b56 <_free_r+0x42>
 8007b60:	6811      	ldr	r1, [r2, #0]
 8007b62:	1850      	adds	r0, r2, r1
 8007b64:	42a0      	cmp	r0, r4
 8007b66:	d10b      	bne.n	8007b80 <_free_r+0x6c>
 8007b68:	6820      	ldr	r0, [r4, #0]
 8007b6a:	4401      	add	r1, r0
 8007b6c:	1850      	adds	r0, r2, r1
 8007b6e:	4283      	cmp	r3, r0
 8007b70:	6011      	str	r1, [r2, #0]
 8007b72:	d1e0      	bne.n	8007b36 <_free_r+0x22>
 8007b74:	6818      	ldr	r0, [r3, #0]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	6053      	str	r3, [r2, #4]
 8007b7a:	4408      	add	r0, r1
 8007b7c:	6010      	str	r0, [r2, #0]
 8007b7e:	e7da      	b.n	8007b36 <_free_r+0x22>
 8007b80:	d902      	bls.n	8007b88 <_free_r+0x74>
 8007b82:	230c      	movs	r3, #12
 8007b84:	602b      	str	r3, [r5, #0]
 8007b86:	e7d6      	b.n	8007b36 <_free_r+0x22>
 8007b88:	6820      	ldr	r0, [r4, #0]
 8007b8a:	1821      	adds	r1, r4, r0
 8007b8c:	428b      	cmp	r3, r1
 8007b8e:	bf04      	itt	eq
 8007b90:	6819      	ldreq	r1, [r3, #0]
 8007b92:	685b      	ldreq	r3, [r3, #4]
 8007b94:	6063      	str	r3, [r4, #4]
 8007b96:	bf04      	itt	eq
 8007b98:	1809      	addeq	r1, r1, r0
 8007b9a:	6021      	streq	r1, [r4, #0]
 8007b9c:	6054      	str	r4, [r2, #4]
 8007b9e:	e7ca      	b.n	8007b36 <_free_r+0x22>
 8007ba0:	bd38      	pop	{r3, r4, r5, pc}
 8007ba2:	bf00      	nop
 8007ba4:	200057b8 	.word	0x200057b8

08007ba8 <sbrk_aligned>:
 8007ba8:	b570      	push	{r4, r5, r6, lr}
 8007baa:	4e0f      	ldr	r6, [pc, #60]	@ (8007be8 <sbrk_aligned+0x40>)
 8007bac:	460c      	mov	r4, r1
 8007bae:	6831      	ldr	r1, [r6, #0]
 8007bb0:	4605      	mov	r5, r0
 8007bb2:	b911      	cbnz	r1, 8007bba <sbrk_aligned+0x12>
 8007bb4:	f000 fe16 	bl	80087e4 <_sbrk_r>
 8007bb8:	6030      	str	r0, [r6, #0]
 8007bba:	4621      	mov	r1, r4
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	f000 fe11 	bl	80087e4 <_sbrk_r>
 8007bc2:	1c43      	adds	r3, r0, #1
 8007bc4:	d103      	bne.n	8007bce <sbrk_aligned+0x26>
 8007bc6:	f04f 34ff 	mov.w	r4, #4294967295
 8007bca:	4620      	mov	r0, r4
 8007bcc:	bd70      	pop	{r4, r5, r6, pc}
 8007bce:	1cc4      	adds	r4, r0, #3
 8007bd0:	f024 0403 	bic.w	r4, r4, #3
 8007bd4:	42a0      	cmp	r0, r4
 8007bd6:	d0f8      	beq.n	8007bca <sbrk_aligned+0x22>
 8007bd8:	1a21      	subs	r1, r4, r0
 8007bda:	4628      	mov	r0, r5
 8007bdc:	f000 fe02 	bl	80087e4 <_sbrk_r>
 8007be0:	3001      	adds	r0, #1
 8007be2:	d1f2      	bne.n	8007bca <sbrk_aligned+0x22>
 8007be4:	e7ef      	b.n	8007bc6 <sbrk_aligned+0x1e>
 8007be6:	bf00      	nop
 8007be8:	200057b4 	.word	0x200057b4

08007bec <_malloc_r>:
 8007bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bf0:	1ccd      	adds	r5, r1, #3
 8007bf2:	f025 0503 	bic.w	r5, r5, #3
 8007bf6:	3508      	adds	r5, #8
 8007bf8:	2d0c      	cmp	r5, #12
 8007bfa:	bf38      	it	cc
 8007bfc:	250c      	movcc	r5, #12
 8007bfe:	2d00      	cmp	r5, #0
 8007c00:	4606      	mov	r6, r0
 8007c02:	db01      	blt.n	8007c08 <_malloc_r+0x1c>
 8007c04:	42a9      	cmp	r1, r5
 8007c06:	d904      	bls.n	8007c12 <_malloc_r+0x26>
 8007c08:	230c      	movs	r3, #12
 8007c0a:	6033      	str	r3, [r6, #0]
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ce8 <_malloc_r+0xfc>
 8007c16:	f000 f869 	bl	8007cec <__malloc_lock>
 8007c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c1e:	461c      	mov	r4, r3
 8007c20:	bb44      	cbnz	r4, 8007c74 <_malloc_r+0x88>
 8007c22:	4629      	mov	r1, r5
 8007c24:	4630      	mov	r0, r6
 8007c26:	f7ff ffbf 	bl	8007ba8 <sbrk_aligned>
 8007c2a:	1c43      	adds	r3, r0, #1
 8007c2c:	4604      	mov	r4, r0
 8007c2e:	d158      	bne.n	8007ce2 <_malloc_r+0xf6>
 8007c30:	f8d8 4000 	ldr.w	r4, [r8]
 8007c34:	4627      	mov	r7, r4
 8007c36:	2f00      	cmp	r7, #0
 8007c38:	d143      	bne.n	8007cc2 <_malloc_r+0xd6>
 8007c3a:	2c00      	cmp	r4, #0
 8007c3c:	d04b      	beq.n	8007cd6 <_malloc_r+0xea>
 8007c3e:	6823      	ldr	r3, [r4, #0]
 8007c40:	4639      	mov	r1, r7
 8007c42:	4630      	mov	r0, r6
 8007c44:	eb04 0903 	add.w	r9, r4, r3
 8007c48:	f000 fdcc 	bl	80087e4 <_sbrk_r>
 8007c4c:	4581      	cmp	r9, r0
 8007c4e:	d142      	bne.n	8007cd6 <_malloc_r+0xea>
 8007c50:	6821      	ldr	r1, [r4, #0]
 8007c52:	1a6d      	subs	r5, r5, r1
 8007c54:	4629      	mov	r1, r5
 8007c56:	4630      	mov	r0, r6
 8007c58:	f7ff ffa6 	bl	8007ba8 <sbrk_aligned>
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d03a      	beq.n	8007cd6 <_malloc_r+0xea>
 8007c60:	6823      	ldr	r3, [r4, #0]
 8007c62:	442b      	add	r3, r5
 8007c64:	6023      	str	r3, [r4, #0]
 8007c66:	f8d8 3000 	ldr.w	r3, [r8]
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	bb62      	cbnz	r2, 8007cc8 <_malloc_r+0xdc>
 8007c6e:	f8c8 7000 	str.w	r7, [r8]
 8007c72:	e00f      	b.n	8007c94 <_malloc_r+0xa8>
 8007c74:	6822      	ldr	r2, [r4, #0]
 8007c76:	1b52      	subs	r2, r2, r5
 8007c78:	d420      	bmi.n	8007cbc <_malloc_r+0xd0>
 8007c7a:	2a0b      	cmp	r2, #11
 8007c7c:	d917      	bls.n	8007cae <_malloc_r+0xc2>
 8007c7e:	1961      	adds	r1, r4, r5
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	6025      	str	r5, [r4, #0]
 8007c84:	bf18      	it	ne
 8007c86:	6059      	strne	r1, [r3, #4]
 8007c88:	6863      	ldr	r3, [r4, #4]
 8007c8a:	bf08      	it	eq
 8007c8c:	f8c8 1000 	streq.w	r1, [r8]
 8007c90:	5162      	str	r2, [r4, r5]
 8007c92:	604b      	str	r3, [r1, #4]
 8007c94:	4630      	mov	r0, r6
 8007c96:	f000 f82f 	bl	8007cf8 <__malloc_unlock>
 8007c9a:	f104 000b 	add.w	r0, r4, #11
 8007c9e:	1d23      	adds	r3, r4, #4
 8007ca0:	f020 0007 	bic.w	r0, r0, #7
 8007ca4:	1ac2      	subs	r2, r0, r3
 8007ca6:	bf1c      	itt	ne
 8007ca8:	1a1b      	subne	r3, r3, r0
 8007caa:	50a3      	strne	r3, [r4, r2]
 8007cac:	e7af      	b.n	8007c0e <_malloc_r+0x22>
 8007cae:	6862      	ldr	r2, [r4, #4]
 8007cb0:	42a3      	cmp	r3, r4
 8007cb2:	bf0c      	ite	eq
 8007cb4:	f8c8 2000 	streq.w	r2, [r8]
 8007cb8:	605a      	strne	r2, [r3, #4]
 8007cba:	e7eb      	b.n	8007c94 <_malloc_r+0xa8>
 8007cbc:	4623      	mov	r3, r4
 8007cbe:	6864      	ldr	r4, [r4, #4]
 8007cc0:	e7ae      	b.n	8007c20 <_malloc_r+0x34>
 8007cc2:	463c      	mov	r4, r7
 8007cc4:	687f      	ldr	r7, [r7, #4]
 8007cc6:	e7b6      	b.n	8007c36 <_malloc_r+0x4a>
 8007cc8:	461a      	mov	r2, r3
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d1fb      	bne.n	8007cc8 <_malloc_r+0xdc>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	6053      	str	r3, [r2, #4]
 8007cd4:	e7de      	b.n	8007c94 <_malloc_r+0xa8>
 8007cd6:	230c      	movs	r3, #12
 8007cd8:	6033      	str	r3, [r6, #0]
 8007cda:	4630      	mov	r0, r6
 8007cdc:	f000 f80c 	bl	8007cf8 <__malloc_unlock>
 8007ce0:	e794      	b.n	8007c0c <_malloc_r+0x20>
 8007ce2:	6005      	str	r5, [r0, #0]
 8007ce4:	e7d6      	b.n	8007c94 <_malloc_r+0xa8>
 8007ce6:	bf00      	nop
 8007ce8:	200057b8 	.word	0x200057b8

08007cec <__malloc_lock>:
 8007cec:	4801      	ldr	r0, [pc, #4]	@ (8007cf4 <__malloc_lock+0x8>)
 8007cee:	f7ff bf00 	b.w	8007af2 <__retarget_lock_acquire_recursive>
 8007cf2:	bf00      	nop
 8007cf4:	200057b0 	.word	0x200057b0

08007cf8 <__malloc_unlock>:
 8007cf8:	4801      	ldr	r0, [pc, #4]	@ (8007d00 <__malloc_unlock+0x8>)
 8007cfa:	f7ff befb 	b.w	8007af4 <__retarget_lock_release_recursive>
 8007cfe:	bf00      	nop
 8007d00:	200057b0 	.word	0x200057b0

08007d04 <__ssputs_r>:
 8007d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d08:	688e      	ldr	r6, [r1, #8]
 8007d0a:	461f      	mov	r7, r3
 8007d0c:	42be      	cmp	r6, r7
 8007d0e:	680b      	ldr	r3, [r1, #0]
 8007d10:	4682      	mov	sl, r0
 8007d12:	460c      	mov	r4, r1
 8007d14:	4690      	mov	r8, r2
 8007d16:	d82d      	bhi.n	8007d74 <__ssputs_r+0x70>
 8007d18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d20:	d026      	beq.n	8007d70 <__ssputs_r+0x6c>
 8007d22:	6965      	ldr	r5, [r4, #20]
 8007d24:	6909      	ldr	r1, [r1, #16]
 8007d26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d2a:	eba3 0901 	sub.w	r9, r3, r1
 8007d2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d32:	1c7b      	adds	r3, r7, #1
 8007d34:	444b      	add	r3, r9
 8007d36:	106d      	asrs	r5, r5, #1
 8007d38:	429d      	cmp	r5, r3
 8007d3a:	bf38      	it	cc
 8007d3c:	461d      	movcc	r5, r3
 8007d3e:	0553      	lsls	r3, r2, #21
 8007d40:	d527      	bpl.n	8007d92 <__ssputs_r+0x8e>
 8007d42:	4629      	mov	r1, r5
 8007d44:	f7ff ff52 	bl	8007bec <_malloc_r>
 8007d48:	4606      	mov	r6, r0
 8007d4a:	b360      	cbz	r0, 8007da6 <__ssputs_r+0xa2>
 8007d4c:	6921      	ldr	r1, [r4, #16]
 8007d4e:	464a      	mov	r2, r9
 8007d50:	f7ff fed1 	bl	8007af6 <memcpy>
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	6126      	str	r6, [r4, #16]
 8007d62:	6165      	str	r5, [r4, #20]
 8007d64:	444e      	add	r6, r9
 8007d66:	eba5 0509 	sub.w	r5, r5, r9
 8007d6a:	6026      	str	r6, [r4, #0]
 8007d6c:	60a5      	str	r5, [r4, #8]
 8007d6e:	463e      	mov	r6, r7
 8007d70:	42be      	cmp	r6, r7
 8007d72:	d900      	bls.n	8007d76 <__ssputs_r+0x72>
 8007d74:	463e      	mov	r6, r7
 8007d76:	6820      	ldr	r0, [r4, #0]
 8007d78:	4632      	mov	r2, r6
 8007d7a:	4641      	mov	r1, r8
 8007d7c:	f000 fcf6 	bl	800876c <memmove>
 8007d80:	68a3      	ldr	r3, [r4, #8]
 8007d82:	1b9b      	subs	r3, r3, r6
 8007d84:	60a3      	str	r3, [r4, #8]
 8007d86:	6823      	ldr	r3, [r4, #0]
 8007d88:	4433      	add	r3, r6
 8007d8a:	6023      	str	r3, [r4, #0]
 8007d8c:	2000      	movs	r0, #0
 8007d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d92:	462a      	mov	r2, r5
 8007d94:	f000 fd36 	bl	8008804 <_realloc_r>
 8007d98:	4606      	mov	r6, r0
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d1e0      	bne.n	8007d60 <__ssputs_r+0x5c>
 8007d9e:	6921      	ldr	r1, [r4, #16]
 8007da0:	4650      	mov	r0, sl
 8007da2:	f7ff feb7 	bl	8007b14 <_free_r>
 8007da6:	230c      	movs	r3, #12
 8007da8:	f8ca 3000 	str.w	r3, [sl]
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007db2:	81a3      	strh	r3, [r4, #12]
 8007db4:	f04f 30ff 	mov.w	r0, #4294967295
 8007db8:	e7e9      	b.n	8007d8e <__ssputs_r+0x8a>
	...

08007dbc <_svfiprintf_r>:
 8007dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	4698      	mov	r8, r3
 8007dc2:	898b      	ldrh	r3, [r1, #12]
 8007dc4:	061b      	lsls	r3, r3, #24
 8007dc6:	b09d      	sub	sp, #116	@ 0x74
 8007dc8:	4607      	mov	r7, r0
 8007dca:	460d      	mov	r5, r1
 8007dcc:	4614      	mov	r4, r2
 8007dce:	d510      	bpl.n	8007df2 <_svfiprintf_r+0x36>
 8007dd0:	690b      	ldr	r3, [r1, #16]
 8007dd2:	b973      	cbnz	r3, 8007df2 <_svfiprintf_r+0x36>
 8007dd4:	2140      	movs	r1, #64	@ 0x40
 8007dd6:	f7ff ff09 	bl	8007bec <_malloc_r>
 8007dda:	6028      	str	r0, [r5, #0]
 8007ddc:	6128      	str	r0, [r5, #16]
 8007dde:	b930      	cbnz	r0, 8007dee <_svfiprintf_r+0x32>
 8007de0:	230c      	movs	r3, #12
 8007de2:	603b      	str	r3, [r7, #0]
 8007de4:	f04f 30ff 	mov.w	r0, #4294967295
 8007de8:	b01d      	add	sp, #116	@ 0x74
 8007dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dee:	2340      	movs	r3, #64	@ 0x40
 8007df0:	616b      	str	r3, [r5, #20]
 8007df2:	2300      	movs	r3, #0
 8007df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007df6:	2320      	movs	r3, #32
 8007df8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007dfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e00:	2330      	movs	r3, #48	@ 0x30
 8007e02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007fa0 <_svfiprintf_r+0x1e4>
 8007e06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e0a:	f04f 0901 	mov.w	r9, #1
 8007e0e:	4623      	mov	r3, r4
 8007e10:	469a      	mov	sl, r3
 8007e12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e16:	b10a      	cbz	r2, 8007e1c <_svfiprintf_r+0x60>
 8007e18:	2a25      	cmp	r2, #37	@ 0x25
 8007e1a:	d1f9      	bne.n	8007e10 <_svfiprintf_r+0x54>
 8007e1c:	ebba 0b04 	subs.w	fp, sl, r4
 8007e20:	d00b      	beq.n	8007e3a <_svfiprintf_r+0x7e>
 8007e22:	465b      	mov	r3, fp
 8007e24:	4622      	mov	r2, r4
 8007e26:	4629      	mov	r1, r5
 8007e28:	4638      	mov	r0, r7
 8007e2a:	f7ff ff6b 	bl	8007d04 <__ssputs_r>
 8007e2e:	3001      	adds	r0, #1
 8007e30:	f000 80a7 	beq.w	8007f82 <_svfiprintf_r+0x1c6>
 8007e34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e36:	445a      	add	r2, fp
 8007e38:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f000 809f 	beq.w	8007f82 <_svfiprintf_r+0x1c6>
 8007e44:	2300      	movs	r3, #0
 8007e46:	f04f 32ff 	mov.w	r2, #4294967295
 8007e4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e4e:	f10a 0a01 	add.w	sl, sl, #1
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	9307      	str	r3, [sp, #28]
 8007e56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e5c:	4654      	mov	r4, sl
 8007e5e:	2205      	movs	r2, #5
 8007e60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e64:	484e      	ldr	r0, [pc, #312]	@ (8007fa0 <_svfiprintf_r+0x1e4>)
 8007e66:	f7f8 f9db 	bl	8000220 <memchr>
 8007e6a:	9a04      	ldr	r2, [sp, #16]
 8007e6c:	b9d8      	cbnz	r0, 8007ea6 <_svfiprintf_r+0xea>
 8007e6e:	06d0      	lsls	r0, r2, #27
 8007e70:	bf44      	itt	mi
 8007e72:	2320      	movmi	r3, #32
 8007e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e78:	0711      	lsls	r1, r2, #28
 8007e7a:	bf44      	itt	mi
 8007e7c:	232b      	movmi	r3, #43	@ 0x2b
 8007e7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e82:	f89a 3000 	ldrb.w	r3, [sl]
 8007e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e88:	d015      	beq.n	8007eb6 <_svfiprintf_r+0xfa>
 8007e8a:	9a07      	ldr	r2, [sp, #28]
 8007e8c:	4654      	mov	r4, sl
 8007e8e:	2000      	movs	r0, #0
 8007e90:	f04f 0c0a 	mov.w	ip, #10
 8007e94:	4621      	mov	r1, r4
 8007e96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e9a:	3b30      	subs	r3, #48	@ 0x30
 8007e9c:	2b09      	cmp	r3, #9
 8007e9e:	d94b      	bls.n	8007f38 <_svfiprintf_r+0x17c>
 8007ea0:	b1b0      	cbz	r0, 8007ed0 <_svfiprintf_r+0x114>
 8007ea2:	9207      	str	r2, [sp, #28]
 8007ea4:	e014      	b.n	8007ed0 <_svfiprintf_r+0x114>
 8007ea6:	eba0 0308 	sub.w	r3, r0, r8
 8007eaa:	fa09 f303 	lsl.w	r3, r9, r3
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	9304      	str	r3, [sp, #16]
 8007eb2:	46a2      	mov	sl, r4
 8007eb4:	e7d2      	b.n	8007e5c <_svfiprintf_r+0xa0>
 8007eb6:	9b03      	ldr	r3, [sp, #12]
 8007eb8:	1d19      	adds	r1, r3, #4
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	9103      	str	r1, [sp, #12]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	bfbb      	ittet	lt
 8007ec2:	425b      	neglt	r3, r3
 8007ec4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ec8:	9307      	strge	r3, [sp, #28]
 8007eca:	9307      	strlt	r3, [sp, #28]
 8007ecc:	bfb8      	it	lt
 8007ece:	9204      	strlt	r2, [sp, #16]
 8007ed0:	7823      	ldrb	r3, [r4, #0]
 8007ed2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ed4:	d10a      	bne.n	8007eec <_svfiprintf_r+0x130>
 8007ed6:	7863      	ldrb	r3, [r4, #1]
 8007ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007eda:	d132      	bne.n	8007f42 <_svfiprintf_r+0x186>
 8007edc:	9b03      	ldr	r3, [sp, #12]
 8007ede:	1d1a      	adds	r2, r3, #4
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	9203      	str	r2, [sp, #12]
 8007ee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ee8:	3402      	adds	r4, #2
 8007eea:	9305      	str	r3, [sp, #20]
 8007eec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007fb0 <_svfiprintf_r+0x1f4>
 8007ef0:	7821      	ldrb	r1, [r4, #0]
 8007ef2:	2203      	movs	r2, #3
 8007ef4:	4650      	mov	r0, sl
 8007ef6:	f7f8 f993 	bl	8000220 <memchr>
 8007efa:	b138      	cbz	r0, 8007f0c <_svfiprintf_r+0x150>
 8007efc:	9b04      	ldr	r3, [sp, #16]
 8007efe:	eba0 000a 	sub.w	r0, r0, sl
 8007f02:	2240      	movs	r2, #64	@ 0x40
 8007f04:	4082      	lsls	r2, r0
 8007f06:	4313      	orrs	r3, r2
 8007f08:	3401      	adds	r4, #1
 8007f0a:	9304      	str	r3, [sp, #16]
 8007f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f10:	4824      	ldr	r0, [pc, #144]	@ (8007fa4 <_svfiprintf_r+0x1e8>)
 8007f12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f16:	2206      	movs	r2, #6
 8007f18:	f7f8 f982 	bl	8000220 <memchr>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	d036      	beq.n	8007f8e <_svfiprintf_r+0x1d2>
 8007f20:	4b21      	ldr	r3, [pc, #132]	@ (8007fa8 <_svfiprintf_r+0x1ec>)
 8007f22:	bb1b      	cbnz	r3, 8007f6c <_svfiprintf_r+0x1b0>
 8007f24:	9b03      	ldr	r3, [sp, #12]
 8007f26:	3307      	adds	r3, #7
 8007f28:	f023 0307 	bic.w	r3, r3, #7
 8007f2c:	3308      	adds	r3, #8
 8007f2e:	9303      	str	r3, [sp, #12]
 8007f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f32:	4433      	add	r3, r6
 8007f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f36:	e76a      	b.n	8007e0e <_svfiprintf_r+0x52>
 8007f38:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f3c:	460c      	mov	r4, r1
 8007f3e:	2001      	movs	r0, #1
 8007f40:	e7a8      	b.n	8007e94 <_svfiprintf_r+0xd8>
 8007f42:	2300      	movs	r3, #0
 8007f44:	3401      	adds	r4, #1
 8007f46:	9305      	str	r3, [sp, #20]
 8007f48:	4619      	mov	r1, r3
 8007f4a:	f04f 0c0a 	mov.w	ip, #10
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f54:	3a30      	subs	r2, #48	@ 0x30
 8007f56:	2a09      	cmp	r2, #9
 8007f58:	d903      	bls.n	8007f62 <_svfiprintf_r+0x1a6>
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0c6      	beq.n	8007eec <_svfiprintf_r+0x130>
 8007f5e:	9105      	str	r1, [sp, #20]
 8007f60:	e7c4      	b.n	8007eec <_svfiprintf_r+0x130>
 8007f62:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f66:	4604      	mov	r4, r0
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e7f0      	b.n	8007f4e <_svfiprintf_r+0x192>
 8007f6c:	ab03      	add	r3, sp, #12
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	462a      	mov	r2, r5
 8007f72:	4b0e      	ldr	r3, [pc, #56]	@ (8007fac <_svfiprintf_r+0x1f0>)
 8007f74:	a904      	add	r1, sp, #16
 8007f76:	4638      	mov	r0, r7
 8007f78:	f3af 8000 	nop.w
 8007f7c:	1c42      	adds	r2, r0, #1
 8007f7e:	4606      	mov	r6, r0
 8007f80:	d1d6      	bne.n	8007f30 <_svfiprintf_r+0x174>
 8007f82:	89ab      	ldrh	r3, [r5, #12]
 8007f84:	065b      	lsls	r3, r3, #25
 8007f86:	f53f af2d 	bmi.w	8007de4 <_svfiprintf_r+0x28>
 8007f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f8c:	e72c      	b.n	8007de8 <_svfiprintf_r+0x2c>
 8007f8e:	ab03      	add	r3, sp, #12
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	462a      	mov	r2, r5
 8007f94:	4b05      	ldr	r3, [pc, #20]	@ (8007fac <_svfiprintf_r+0x1f0>)
 8007f96:	a904      	add	r1, sp, #16
 8007f98:	4638      	mov	r0, r7
 8007f9a:	f000 f9bb 	bl	8008314 <_printf_i>
 8007f9e:	e7ed      	b.n	8007f7c <_svfiprintf_r+0x1c0>
 8007fa0:	08008e3d 	.word	0x08008e3d
 8007fa4:	08008e47 	.word	0x08008e47
 8007fa8:	00000000 	.word	0x00000000
 8007fac:	08007d05 	.word	0x08007d05
 8007fb0:	08008e43 	.word	0x08008e43

08007fb4 <__sfputc_r>:
 8007fb4:	6893      	ldr	r3, [r2, #8]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	b410      	push	{r4}
 8007fbc:	6093      	str	r3, [r2, #8]
 8007fbe:	da08      	bge.n	8007fd2 <__sfputc_r+0x1e>
 8007fc0:	6994      	ldr	r4, [r2, #24]
 8007fc2:	42a3      	cmp	r3, r4
 8007fc4:	db01      	blt.n	8007fca <__sfputc_r+0x16>
 8007fc6:	290a      	cmp	r1, #10
 8007fc8:	d103      	bne.n	8007fd2 <__sfputc_r+0x1e>
 8007fca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fce:	f7ff bc82 	b.w	80078d6 <__swbuf_r>
 8007fd2:	6813      	ldr	r3, [r2, #0]
 8007fd4:	1c58      	adds	r0, r3, #1
 8007fd6:	6010      	str	r0, [r2, #0]
 8007fd8:	7019      	strb	r1, [r3, #0]
 8007fda:	4608      	mov	r0, r1
 8007fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <__sfputs_r>:
 8007fe2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	460f      	mov	r7, r1
 8007fe8:	4614      	mov	r4, r2
 8007fea:	18d5      	adds	r5, r2, r3
 8007fec:	42ac      	cmp	r4, r5
 8007fee:	d101      	bne.n	8007ff4 <__sfputs_r+0x12>
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	e007      	b.n	8008004 <__sfputs_r+0x22>
 8007ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff8:	463a      	mov	r2, r7
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f7ff ffda 	bl	8007fb4 <__sfputc_r>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d1f3      	bne.n	8007fec <__sfputs_r+0xa>
 8008004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008008 <_vfiprintf_r>:
 8008008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800800c:	460d      	mov	r5, r1
 800800e:	b09d      	sub	sp, #116	@ 0x74
 8008010:	4614      	mov	r4, r2
 8008012:	4698      	mov	r8, r3
 8008014:	4606      	mov	r6, r0
 8008016:	b118      	cbz	r0, 8008020 <_vfiprintf_r+0x18>
 8008018:	6a03      	ldr	r3, [r0, #32]
 800801a:	b90b      	cbnz	r3, 8008020 <_vfiprintf_r+0x18>
 800801c:	f7ff fb3c 	bl	8007698 <__sinit>
 8008020:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008022:	07d9      	lsls	r1, r3, #31
 8008024:	d405      	bmi.n	8008032 <_vfiprintf_r+0x2a>
 8008026:	89ab      	ldrh	r3, [r5, #12]
 8008028:	059a      	lsls	r2, r3, #22
 800802a:	d402      	bmi.n	8008032 <_vfiprintf_r+0x2a>
 800802c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800802e:	f7ff fd60 	bl	8007af2 <__retarget_lock_acquire_recursive>
 8008032:	89ab      	ldrh	r3, [r5, #12]
 8008034:	071b      	lsls	r3, r3, #28
 8008036:	d501      	bpl.n	800803c <_vfiprintf_r+0x34>
 8008038:	692b      	ldr	r3, [r5, #16]
 800803a:	b99b      	cbnz	r3, 8008064 <_vfiprintf_r+0x5c>
 800803c:	4629      	mov	r1, r5
 800803e:	4630      	mov	r0, r6
 8008040:	f7ff fc88 	bl	8007954 <__swsetup_r>
 8008044:	b170      	cbz	r0, 8008064 <_vfiprintf_r+0x5c>
 8008046:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008048:	07dc      	lsls	r4, r3, #31
 800804a:	d504      	bpl.n	8008056 <_vfiprintf_r+0x4e>
 800804c:	f04f 30ff 	mov.w	r0, #4294967295
 8008050:	b01d      	add	sp, #116	@ 0x74
 8008052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008056:	89ab      	ldrh	r3, [r5, #12]
 8008058:	0598      	lsls	r0, r3, #22
 800805a:	d4f7      	bmi.n	800804c <_vfiprintf_r+0x44>
 800805c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800805e:	f7ff fd49 	bl	8007af4 <__retarget_lock_release_recursive>
 8008062:	e7f3      	b.n	800804c <_vfiprintf_r+0x44>
 8008064:	2300      	movs	r3, #0
 8008066:	9309      	str	r3, [sp, #36]	@ 0x24
 8008068:	2320      	movs	r3, #32
 800806a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800806e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008072:	2330      	movs	r3, #48	@ 0x30
 8008074:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008224 <_vfiprintf_r+0x21c>
 8008078:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800807c:	f04f 0901 	mov.w	r9, #1
 8008080:	4623      	mov	r3, r4
 8008082:	469a      	mov	sl, r3
 8008084:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008088:	b10a      	cbz	r2, 800808e <_vfiprintf_r+0x86>
 800808a:	2a25      	cmp	r2, #37	@ 0x25
 800808c:	d1f9      	bne.n	8008082 <_vfiprintf_r+0x7a>
 800808e:	ebba 0b04 	subs.w	fp, sl, r4
 8008092:	d00b      	beq.n	80080ac <_vfiprintf_r+0xa4>
 8008094:	465b      	mov	r3, fp
 8008096:	4622      	mov	r2, r4
 8008098:	4629      	mov	r1, r5
 800809a:	4630      	mov	r0, r6
 800809c:	f7ff ffa1 	bl	8007fe2 <__sfputs_r>
 80080a0:	3001      	adds	r0, #1
 80080a2:	f000 80a7 	beq.w	80081f4 <_vfiprintf_r+0x1ec>
 80080a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a8:	445a      	add	r2, fp
 80080aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80080ac:	f89a 3000 	ldrb.w	r3, [sl]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f000 809f 	beq.w	80081f4 <_vfiprintf_r+0x1ec>
 80080b6:	2300      	movs	r3, #0
 80080b8:	f04f 32ff 	mov.w	r2, #4294967295
 80080bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080c0:	f10a 0a01 	add.w	sl, sl, #1
 80080c4:	9304      	str	r3, [sp, #16]
 80080c6:	9307      	str	r3, [sp, #28]
 80080c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80080ce:	4654      	mov	r4, sl
 80080d0:	2205      	movs	r2, #5
 80080d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080d6:	4853      	ldr	r0, [pc, #332]	@ (8008224 <_vfiprintf_r+0x21c>)
 80080d8:	f7f8 f8a2 	bl	8000220 <memchr>
 80080dc:	9a04      	ldr	r2, [sp, #16]
 80080de:	b9d8      	cbnz	r0, 8008118 <_vfiprintf_r+0x110>
 80080e0:	06d1      	lsls	r1, r2, #27
 80080e2:	bf44      	itt	mi
 80080e4:	2320      	movmi	r3, #32
 80080e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ea:	0713      	lsls	r3, r2, #28
 80080ec:	bf44      	itt	mi
 80080ee:	232b      	movmi	r3, #43	@ 0x2b
 80080f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080f4:	f89a 3000 	ldrb.w	r3, [sl]
 80080f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80080fa:	d015      	beq.n	8008128 <_vfiprintf_r+0x120>
 80080fc:	9a07      	ldr	r2, [sp, #28]
 80080fe:	4654      	mov	r4, sl
 8008100:	2000      	movs	r0, #0
 8008102:	f04f 0c0a 	mov.w	ip, #10
 8008106:	4621      	mov	r1, r4
 8008108:	f811 3b01 	ldrb.w	r3, [r1], #1
 800810c:	3b30      	subs	r3, #48	@ 0x30
 800810e:	2b09      	cmp	r3, #9
 8008110:	d94b      	bls.n	80081aa <_vfiprintf_r+0x1a2>
 8008112:	b1b0      	cbz	r0, 8008142 <_vfiprintf_r+0x13a>
 8008114:	9207      	str	r2, [sp, #28]
 8008116:	e014      	b.n	8008142 <_vfiprintf_r+0x13a>
 8008118:	eba0 0308 	sub.w	r3, r0, r8
 800811c:	fa09 f303 	lsl.w	r3, r9, r3
 8008120:	4313      	orrs	r3, r2
 8008122:	9304      	str	r3, [sp, #16]
 8008124:	46a2      	mov	sl, r4
 8008126:	e7d2      	b.n	80080ce <_vfiprintf_r+0xc6>
 8008128:	9b03      	ldr	r3, [sp, #12]
 800812a:	1d19      	adds	r1, r3, #4
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	9103      	str	r1, [sp, #12]
 8008130:	2b00      	cmp	r3, #0
 8008132:	bfbb      	ittet	lt
 8008134:	425b      	neglt	r3, r3
 8008136:	f042 0202 	orrlt.w	r2, r2, #2
 800813a:	9307      	strge	r3, [sp, #28]
 800813c:	9307      	strlt	r3, [sp, #28]
 800813e:	bfb8      	it	lt
 8008140:	9204      	strlt	r2, [sp, #16]
 8008142:	7823      	ldrb	r3, [r4, #0]
 8008144:	2b2e      	cmp	r3, #46	@ 0x2e
 8008146:	d10a      	bne.n	800815e <_vfiprintf_r+0x156>
 8008148:	7863      	ldrb	r3, [r4, #1]
 800814a:	2b2a      	cmp	r3, #42	@ 0x2a
 800814c:	d132      	bne.n	80081b4 <_vfiprintf_r+0x1ac>
 800814e:	9b03      	ldr	r3, [sp, #12]
 8008150:	1d1a      	adds	r2, r3, #4
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	9203      	str	r2, [sp, #12]
 8008156:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800815a:	3402      	adds	r4, #2
 800815c:	9305      	str	r3, [sp, #20]
 800815e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008234 <_vfiprintf_r+0x22c>
 8008162:	7821      	ldrb	r1, [r4, #0]
 8008164:	2203      	movs	r2, #3
 8008166:	4650      	mov	r0, sl
 8008168:	f7f8 f85a 	bl	8000220 <memchr>
 800816c:	b138      	cbz	r0, 800817e <_vfiprintf_r+0x176>
 800816e:	9b04      	ldr	r3, [sp, #16]
 8008170:	eba0 000a 	sub.w	r0, r0, sl
 8008174:	2240      	movs	r2, #64	@ 0x40
 8008176:	4082      	lsls	r2, r0
 8008178:	4313      	orrs	r3, r2
 800817a:	3401      	adds	r4, #1
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008182:	4829      	ldr	r0, [pc, #164]	@ (8008228 <_vfiprintf_r+0x220>)
 8008184:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008188:	2206      	movs	r2, #6
 800818a:	f7f8 f849 	bl	8000220 <memchr>
 800818e:	2800      	cmp	r0, #0
 8008190:	d03f      	beq.n	8008212 <_vfiprintf_r+0x20a>
 8008192:	4b26      	ldr	r3, [pc, #152]	@ (800822c <_vfiprintf_r+0x224>)
 8008194:	bb1b      	cbnz	r3, 80081de <_vfiprintf_r+0x1d6>
 8008196:	9b03      	ldr	r3, [sp, #12]
 8008198:	3307      	adds	r3, #7
 800819a:	f023 0307 	bic.w	r3, r3, #7
 800819e:	3308      	adds	r3, #8
 80081a0:	9303      	str	r3, [sp, #12]
 80081a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a4:	443b      	add	r3, r7
 80081a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a8:	e76a      	b.n	8008080 <_vfiprintf_r+0x78>
 80081aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ae:	460c      	mov	r4, r1
 80081b0:	2001      	movs	r0, #1
 80081b2:	e7a8      	b.n	8008106 <_vfiprintf_r+0xfe>
 80081b4:	2300      	movs	r3, #0
 80081b6:	3401      	adds	r4, #1
 80081b8:	9305      	str	r3, [sp, #20]
 80081ba:	4619      	mov	r1, r3
 80081bc:	f04f 0c0a 	mov.w	ip, #10
 80081c0:	4620      	mov	r0, r4
 80081c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c6:	3a30      	subs	r2, #48	@ 0x30
 80081c8:	2a09      	cmp	r2, #9
 80081ca:	d903      	bls.n	80081d4 <_vfiprintf_r+0x1cc>
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d0c6      	beq.n	800815e <_vfiprintf_r+0x156>
 80081d0:	9105      	str	r1, [sp, #20]
 80081d2:	e7c4      	b.n	800815e <_vfiprintf_r+0x156>
 80081d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d8:	4604      	mov	r4, r0
 80081da:	2301      	movs	r3, #1
 80081dc:	e7f0      	b.n	80081c0 <_vfiprintf_r+0x1b8>
 80081de:	ab03      	add	r3, sp, #12
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	462a      	mov	r2, r5
 80081e4:	4b12      	ldr	r3, [pc, #72]	@ (8008230 <_vfiprintf_r+0x228>)
 80081e6:	a904      	add	r1, sp, #16
 80081e8:	4630      	mov	r0, r6
 80081ea:	f3af 8000 	nop.w
 80081ee:	4607      	mov	r7, r0
 80081f0:	1c78      	adds	r0, r7, #1
 80081f2:	d1d6      	bne.n	80081a2 <_vfiprintf_r+0x19a>
 80081f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081f6:	07d9      	lsls	r1, r3, #31
 80081f8:	d405      	bmi.n	8008206 <_vfiprintf_r+0x1fe>
 80081fa:	89ab      	ldrh	r3, [r5, #12]
 80081fc:	059a      	lsls	r2, r3, #22
 80081fe:	d402      	bmi.n	8008206 <_vfiprintf_r+0x1fe>
 8008200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008202:	f7ff fc77 	bl	8007af4 <__retarget_lock_release_recursive>
 8008206:	89ab      	ldrh	r3, [r5, #12]
 8008208:	065b      	lsls	r3, r3, #25
 800820a:	f53f af1f 	bmi.w	800804c <_vfiprintf_r+0x44>
 800820e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008210:	e71e      	b.n	8008050 <_vfiprintf_r+0x48>
 8008212:	ab03      	add	r3, sp, #12
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	462a      	mov	r2, r5
 8008218:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <_vfiprintf_r+0x228>)
 800821a:	a904      	add	r1, sp, #16
 800821c:	4630      	mov	r0, r6
 800821e:	f000 f879 	bl	8008314 <_printf_i>
 8008222:	e7e4      	b.n	80081ee <_vfiprintf_r+0x1e6>
 8008224:	08008e3d 	.word	0x08008e3d
 8008228:	08008e47 	.word	0x08008e47
 800822c:	00000000 	.word	0x00000000
 8008230:	08007fe3 	.word	0x08007fe3
 8008234:	08008e43 	.word	0x08008e43

08008238 <_printf_common>:
 8008238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	4616      	mov	r6, r2
 800823e:	4698      	mov	r8, r3
 8008240:	688a      	ldr	r2, [r1, #8]
 8008242:	690b      	ldr	r3, [r1, #16]
 8008244:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008248:	4293      	cmp	r3, r2
 800824a:	bfb8      	it	lt
 800824c:	4613      	movlt	r3, r2
 800824e:	6033      	str	r3, [r6, #0]
 8008250:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008254:	4607      	mov	r7, r0
 8008256:	460c      	mov	r4, r1
 8008258:	b10a      	cbz	r2, 800825e <_printf_common+0x26>
 800825a:	3301      	adds	r3, #1
 800825c:	6033      	str	r3, [r6, #0]
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	0699      	lsls	r1, r3, #26
 8008262:	bf42      	ittt	mi
 8008264:	6833      	ldrmi	r3, [r6, #0]
 8008266:	3302      	addmi	r3, #2
 8008268:	6033      	strmi	r3, [r6, #0]
 800826a:	6825      	ldr	r5, [r4, #0]
 800826c:	f015 0506 	ands.w	r5, r5, #6
 8008270:	d106      	bne.n	8008280 <_printf_common+0x48>
 8008272:	f104 0a19 	add.w	sl, r4, #25
 8008276:	68e3      	ldr	r3, [r4, #12]
 8008278:	6832      	ldr	r2, [r6, #0]
 800827a:	1a9b      	subs	r3, r3, r2
 800827c:	42ab      	cmp	r3, r5
 800827e:	dc26      	bgt.n	80082ce <_printf_common+0x96>
 8008280:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008284:	6822      	ldr	r2, [r4, #0]
 8008286:	3b00      	subs	r3, #0
 8008288:	bf18      	it	ne
 800828a:	2301      	movne	r3, #1
 800828c:	0692      	lsls	r2, r2, #26
 800828e:	d42b      	bmi.n	80082e8 <_printf_common+0xb0>
 8008290:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008294:	4641      	mov	r1, r8
 8008296:	4638      	mov	r0, r7
 8008298:	47c8      	blx	r9
 800829a:	3001      	adds	r0, #1
 800829c:	d01e      	beq.n	80082dc <_printf_common+0xa4>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	6922      	ldr	r2, [r4, #16]
 80082a2:	f003 0306 	and.w	r3, r3, #6
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	bf02      	ittt	eq
 80082aa:	68e5      	ldreq	r5, [r4, #12]
 80082ac:	6833      	ldreq	r3, [r6, #0]
 80082ae:	1aed      	subeq	r5, r5, r3
 80082b0:	68a3      	ldr	r3, [r4, #8]
 80082b2:	bf0c      	ite	eq
 80082b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082b8:	2500      	movne	r5, #0
 80082ba:	4293      	cmp	r3, r2
 80082bc:	bfc4      	itt	gt
 80082be:	1a9b      	subgt	r3, r3, r2
 80082c0:	18ed      	addgt	r5, r5, r3
 80082c2:	2600      	movs	r6, #0
 80082c4:	341a      	adds	r4, #26
 80082c6:	42b5      	cmp	r5, r6
 80082c8:	d11a      	bne.n	8008300 <_printf_common+0xc8>
 80082ca:	2000      	movs	r0, #0
 80082cc:	e008      	b.n	80082e0 <_printf_common+0xa8>
 80082ce:	2301      	movs	r3, #1
 80082d0:	4652      	mov	r2, sl
 80082d2:	4641      	mov	r1, r8
 80082d4:	4638      	mov	r0, r7
 80082d6:	47c8      	blx	r9
 80082d8:	3001      	adds	r0, #1
 80082da:	d103      	bne.n	80082e4 <_printf_common+0xac>
 80082dc:	f04f 30ff 	mov.w	r0, #4294967295
 80082e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e4:	3501      	adds	r5, #1
 80082e6:	e7c6      	b.n	8008276 <_printf_common+0x3e>
 80082e8:	18e1      	adds	r1, r4, r3
 80082ea:	1c5a      	adds	r2, r3, #1
 80082ec:	2030      	movs	r0, #48	@ 0x30
 80082ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082f2:	4422      	add	r2, r4
 80082f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082fc:	3302      	adds	r3, #2
 80082fe:	e7c7      	b.n	8008290 <_printf_common+0x58>
 8008300:	2301      	movs	r3, #1
 8008302:	4622      	mov	r2, r4
 8008304:	4641      	mov	r1, r8
 8008306:	4638      	mov	r0, r7
 8008308:	47c8      	blx	r9
 800830a:	3001      	adds	r0, #1
 800830c:	d0e6      	beq.n	80082dc <_printf_common+0xa4>
 800830e:	3601      	adds	r6, #1
 8008310:	e7d9      	b.n	80082c6 <_printf_common+0x8e>
	...

08008314 <_printf_i>:
 8008314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008318:	7e0f      	ldrb	r7, [r1, #24]
 800831a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800831c:	2f78      	cmp	r7, #120	@ 0x78
 800831e:	4691      	mov	r9, r2
 8008320:	4680      	mov	r8, r0
 8008322:	460c      	mov	r4, r1
 8008324:	469a      	mov	sl, r3
 8008326:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800832a:	d807      	bhi.n	800833c <_printf_i+0x28>
 800832c:	2f62      	cmp	r7, #98	@ 0x62
 800832e:	d80a      	bhi.n	8008346 <_printf_i+0x32>
 8008330:	2f00      	cmp	r7, #0
 8008332:	f000 80d1 	beq.w	80084d8 <_printf_i+0x1c4>
 8008336:	2f58      	cmp	r7, #88	@ 0x58
 8008338:	f000 80b8 	beq.w	80084ac <_printf_i+0x198>
 800833c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008340:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008344:	e03a      	b.n	80083bc <_printf_i+0xa8>
 8008346:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800834a:	2b15      	cmp	r3, #21
 800834c:	d8f6      	bhi.n	800833c <_printf_i+0x28>
 800834e:	a101      	add	r1, pc, #4	@ (adr r1, 8008354 <_printf_i+0x40>)
 8008350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008354:	080083ad 	.word	0x080083ad
 8008358:	080083c1 	.word	0x080083c1
 800835c:	0800833d 	.word	0x0800833d
 8008360:	0800833d 	.word	0x0800833d
 8008364:	0800833d 	.word	0x0800833d
 8008368:	0800833d 	.word	0x0800833d
 800836c:	080083c1 	.word	0x080083c1
 8008370:	0800833d 	.word	0x0800833d
 8008374:	0800833d 	.word	0x0800833d
 8008378:	0800833d 	.word	0x0800833d
 800837c:	0800833d 	.word	0x0800833d
 8008380:	080084bf 	.word	0x080084bf
 8008384:	080083eb 	.word	0x080083eb
 8008388:	08008479 	.word	0x08008479
 800838c:	0800833d 	.word	0x0800833d
 8008390:	0800833d 	.word	0x0800833d
 8008394:	080084e1 	.word	0x080084e1
 8008398:	0800833d 	.word	0x0800833d
 800839c:	080083eb 	.word	0x080083eb
 80083a0:	0800833d 	.word	0x0800833d
 80083a4:	0800833d 	.word	0x0800833d
 80083a8:	08008481 	.word	0x08008481
 80083ac:	6833      	ldr	r3, [r6, #0]
 80083ae:	1d1a      	adds	r2, r3, #4
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	6032      	str	r2, [r6, #0]
 80083b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083bc:	2301      	movs	r3, #1
 80083be:	e09c      	b.n	80084fa <_printf_i+0x1e6>
 80083c0:	6833      	ldr	r3, [r6, #0]
 80083c2:	6820      	ldr	r0, [r4, #0]
 80083c4:	1d19      	adds	r1, r3, #4
 80083c6:	6031      	str	r1, [r6, #0]
 80083c8:	0606      	lsls	r6, r0, #24
 80083ca:	d501      	bpl.n	80083d0 <_printf_i+0xbc>
 80083cc:	681d      	ldr	r5, [r3, #0]
 80083ce:	e003      	b.n	80083d8 <_printf_i+0xc4>
 80083d0:	0645      	lsls	r5, r0, #25
 80083d2:	d5fb      	bpl.n	80083cc <_printf_i+0xb8>
 80083d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083d8:	2d00      	cmp	r5, #0
 80083da:	da03      	bge.n	80083e4 <_printf_i+0xd0>
 80083dc:	232d      	movs	r3, #45	@ 0x2d
 80083de:	426d      	negs	r5, r5
 80083e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083e4:	4858      	ldr	r0, [pc, #352]	@ (8008548 <_printf_i+0x234>)
 80083e6:	230a      	movs	r3, #10
 80083e8:	e011      	b.n	800840e <_printf_i+0xfa>
 80083ea:	6821      	ldr	r1, [r4, #0]
 80083ec:	6833      	ldr	r3, [r6, #0]
 80083ee:	0608      	lsls	r0, r1, #24
 80083f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80083f4:	d402      	bmi.n	80083fc <_printf_i+0xe8>
 80083f6:	0649      	lsls	r1, r1, #25
 80083f8:	bf48      	it	mi
 80083fa:	b2ad      	uxthmi	r5, r5
 80083fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80083fe:	4852      	ldr	r0, [pc, #328]	@ (8008548 <_printf_i+0x234>)
 8008400:	6033      	str	r3, [r6, #0]
 8008402:	bf14      	ite	ne
 8008404:	230a      	movne	r3, #10
 8008406:	2308      	moveq	r3, #8
 8008408:	2100      	movs	r1, #0
 800840a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800840e:	6866      	ldr	r6, [r4, #4]
 8008410:	60a6      	str	r6, [r4, #8]
 8008412:	2e00      	cmp	r6, #0
 8008414:	db05      	blt.n	8008422 <_printf_i+0x10e>
 8008416:	6821      	ldr	r1, [r4, #0]
 8008418:	432e      	orrs	r6, r5
 800841a:	f021 0104 	bic.w	r1, r1, #4
 800841e:	6021      	str	r1, [r4, #0]
 8008420:	d04b      	beq.n	80084ba <_printf_i+0x1a6>
 8008422:	4616      	mov	r6, r2
 8008424:	fbb5 f1f3 	udiv	r1, r5, r3
 8008428:	fb03 5711 	mls	r7, r3, r1, r5
 800842c:	5dc7      	ldrb	r7, [r0, r7]
 800842e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008432:	462f      	mov	r7, r5
 8008434:	42bb      	cmp	r3, r7
 8008436:	460d      	mov	r5, r1
 8008438:	d9f4      	bls.n	8008424 <_printf_i+0x110>
 800843a:	2b08      	cmp	r3, #8
 800843c:	d10b      	bne.n	8008456 <_printf_i+0x142>
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	07df      	lsls	r7, r3, #31
 8008442:	d508      	bpl.n	8008456 <_printf_i+0x142>
 8008444:	6923      	ldr	r3, [r4, #16]
 8008446:	6861      	ldr	r1, [r4, #4]
 8008448:	4299      	cmp	r1, r3
 800844a:	bfde      	ittt	le
 800844c:	2330      	movle	r3, #48	@ 0x30
 800844e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008452:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008456:	1b92      	subs	r2, r2, r6
 8008458:	6122      	str	r2, [r4, #16]
 800845a:	f8cd a000 	str.w	sl, [sp]
 800845e:	464b      	mov	r3, r9
 8008460:	aa03      	add	r2, sp, #12
 8008462:	4621      	mov	r1, r4
 8008464:	4640      	mov	r0, r8
 8008466:	f7ff fee7 	bl	8008238 <_printf_common>
 800846a:	3001      	adds	r0, #1
 800846c:	d14a      	bne.n	8008504 <_printf_i+0x1f0>
 800846e:	f04f 30ff 	mov.w	r0, #4294967295
 8008472:	b004      	add	sp, #16
 8008474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	f043 0320 	orr.w	r3, r3, #32
 800847e:	6023      	str	r3, [r4, #0]
 8008480:	4832      	ldr	r0, [pc, #200]	@ (800854c <_printf_i+0x238>)
 8008482:	2778      	movs	r7, #120	@ 0x78
 8008484:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008488:	6823      	ldr	r3, [r4, #0]
 800848a:	6831      	ldr	r1, [r6, #0]
 800848c:	061f      	lsls	r7, r3, #24
 800848e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008492:	d402      	bmi.n	800849a <_printf_i+0x186>
 8008494:	065f      	lsls	r7, r3, #25
 8008496:	bf48      	it	mi
 8008498:	b2ad      	uxthmi	r5, r5
 800849a:	6031      	str	r1, [r6, #0]
 800849c:	07d9      	lsls	r1, r3, #31
 800849e:	bf44      	itt	mi
 80084a0:	f043 0320 	orrmi.w	r3, r3, #32
 80084a4:	6023      	strmi	r3, [r4, #0]
 80084a6:	b11d      	cbz	r5, 80084b0 <_printf_i+0x19c>
 80084a8:	2310      	movs	r3, #16
 80084aa:	e7ad      	b.n	8008408 <_printf_i+0xf4>
 80084ac:	4826      	ldr	r0, [pc, #152]	@ (8008548 <_printf_i+0x234>)
 80084ae:	e7e9      	b.n	8008484 <_printf_i+0x170>
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	f023 0320 	bic.w	r3, r3, #32
 80084b6:	6023      	str	r3, [r4, #0]
 80084b8:	e7f6      	b.n	80084a8 <_printf_i+0x194>
 80084ba:	4616      	mov	r6, r2
 80084bc:	e7bd      	b.n	800843a <_printf_i+0x126>
 80084be:	6833      	ldr	r3, [r6, #0]
 80084c0:	6825      	ldr	r5, [r4, #0]
 80084c2:	6961      	ldr	r1, [r4, #20]
 80084c4:	1d18      	adds	r0, r3, #4
 80084c6:	6030      	str	r0, [r6, #0]
 80084c8:	062e      	lsls	r6, r5, #24
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	d501      	bpl.n	80084d2 <_printf_i+0x1be>
 80084ce:	6019      	str	r1, [r3, #0]
 80084d0:	e002      	b.n	80084d8 <_printf_i+0x1c4>
 80084d2:	0668      	lsls	r0, r5, #25
 80084d4:	d5fb      	bpl.n	80084ce <_printf_i+0x1ba>
 80084d6:	8019      	strh	r1, [r3, #0]
 80084d8:	2300      	movs	r3, #0
 80084da:	6123      	str	r3, [r4, #16]
 80084dc:	4616      	mov	r6, r2
 80084de:	e7bc      	b.n	800845a <_printf_i+0x146>
 80084e0:	6833      	ldr	r3, [r6, #0]
 80084e2:	1d1a      	adds	r2, r3, #4
 80084e4:	6032      	str	r2, [r6, #0]
 80084e6:	681e      	ldr	r6, [r3, #0]
 80084e8:	6862      	ldr	r2, [r4, #4]
 80084ea:	2100      	movs	r1, #0
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7f7 fe97 	bl	8000220 <memchr>
 80084f2:	b108      	cbz	r0, 80084f8 <_printf_i+0x1e4>
 80084f4:	1b80      	subs	r0, r0, r6
 80084f6:	6060      	str	r0, [r4, #4]
 80084f8:	6863      	ldr	r3, [r4, #4]
 80084fa:	6123      	str	r3, [r4, #16]
 80084fc:	2300      	movs	r3, #0
 80084fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008502:	e7aa      	b.n	800845a <_printf_i+0x146>
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	4632      	mov	r2, r6
 8008508:	4649      	mov	r1, r9
 800850a:	4640      	mov	r0, r8
 800850c:	47d0      	blx	sl
 800850e:	3001      	adds	r0, #1
 8008510:	d0ad      	beq.n	800846e <_printf_i+0x15a>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	079b      	lsls	r3, r3, #30
 8008516:	d413      	bmi.n	8008540 <_printf_i+0x22c>
 8008518:	68e0      	ldr	r0, [r4, #12]
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	4298      	cmp	r0, r3
 800851e:	bfb8      	it	lt
 8008520:	4618      	movlt	r0, r3
 8008522:	e7a6      	b.n	8008472 <_printf_i+0x15e>
 8008524:	2301      	movs	r3, #1
 8008526:	4632      	mov	r2, r6
 8008528:	4649      	mov	r1, r9
 800852a:	4640      	mov	r0, r8
 800852c:	47d0      	blx	sl
 800852e:	3001      	adds	r0, #1
 8008530:	d09d      	beq.n	800846e <_printf_i+0x15a>
 8008532:	3501      	adds	r5, #1
 8008534:	68e3      	ldr	r3, [r4, #12]
 8008536:	9903      	ldr	r1, [sp, #12]
 8008538:	1a5b      	subs	r3, r3, r1
 800853a:	42ab      	cmp	r3, r5
 800853c:	dcf2      	bgt.n	8008524 <_printf_i+0x210>
 800853e:	e7eb      	b.n	8008518 <_printf_i+0x204>
 8008540:	2500      	movs	r5, #0
 8008542:	f104 0619 	add.w	r6, r4, #25
 8008546:	e7f5      	b.n	8008534 <_printf_i+0x220>
 8008548:	08008e4e 	.word	0x08008e4e
 800854c:	08008e5f 	.word	0x08008e5f

08008550 <__sflush_r>:
 8008550:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008558:	0716      	lsls	r6, r2, #28
 800855a:	4605      	mov	r5, r0
 800855c:	460c      	mov	r4, r1
 800855e:	d454      	bmi.n	800860a <__sflush_r+0xba>
 8008560:	684b      	ldr	r3, [r1, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	dc02      	bgt.n	800856c <__sflush_r+0x1c>
 8008566:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008568:	2b00      	cmp	r3, #0
 800856a:	dd48      	ble.n	80085fe <__sflush_r+0xae>
 800856c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800856e:	2e00      	cmp	r6, #0
 8008570:	d045      	beq.n	80085fe <__sflush_r+0xae>
 8008572:	2300      	movs	r3, #0
 8008574:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008578:	682f      	ldr	r7, [r5, #0]
 800857a:	6a21      	ldr	r1, [r4, #32]
 800857c:	602b      	str	r3, [r5, #0]
 800857e:	d030      	beq.n	80085e2 <__sflush_r+0x92>
 8008580:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008582:	89a3      	ldrh	r3, [r4, #12]
 8008584:	0759      	lsls	r1, r3, #29
 8008586:	d505      	bpl.n	8008594 <__sflush_r+0x44>
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	1ad2      	subs	r2, r2, r3
 800858c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800858e:	b10b      	cbz	r3, 8008594 <__sflush_r+0x44>
 8008590:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008592:	1ad2      	subs	r2, r2, r3
 8008594:	2300      	movs	r3, #0
 8008596:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008598:	6a21      	ldr	r1, [r4, #32]
 800859a:	4628      	mov	r0, r5
 800859c:	47b0      	blx	r6
 800859e:	1c43      	adds	r3, r0, #1
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	d106      	bne.n	80085b2 <__sflush_r+0x62>
 80085a4:	6829      	ldr	r1, [r5, #0]
 80085a6:	291d      	cmp	r1, #29
 80085a8:	d82b      	bhi.n	8008602 <__sflush_r+0xb2>
 80085aa:	4a2a      	ldr	r2, [pc, #168]	@ (8008654 <__sflush_r+0x104>)
 80085ac:	40ca      	lsrs	r2, r1
 80085ae:	07d6      	lsls	r6, r2, #31
 80085b0:	d527      	bpl.n	8008602 <__sflush_r+0xb2>
 80085b2:	2200      	movs	r2, #0
 80085b4:	6062      	str	r2, [r4, #4]
 80085b6:	04d9      	lsls	r1, r3, #19
 80085b8:	6922      	ldr	r2, [r4, #16]
 80085ba:	6022      	str	r2, [r4, #0]
 80085bc:	d504      	bpl.n	80085c8 <__sflush_r+0x78>
 80085be:	1c42      	adds	r2, r0, #1
 80085c0:	d101      	bne.n	80085c6 <__sflush_r+0x76>
 80085c2:	682b      	ldr	r3, [r5, #0]
 80085c4:	b903      	cbnz	r3, 80085c8 <__sflush_r+0x78>
 80085c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80085c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085ca:	602f      	str	r7, [r5, #0]
 80085cc:	b1b9      	cbz	r1, 80085fe <__sflush_r+0xae>
 80085ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085d2:	4299      	cmp	r1, r3
 80085d4:	d002      	beq.n	80085dc <__sflush_r+0x8c>
 80085d6:	4628      	mov	r0, r5
 80085d8:	f7ff fa9c 	bl	8007b14 <_free_r>
 80085dc:	2300      	movs	r3, #0
 80085de:	6363      	str	r3, [r4, #52]	@ 0x34
 80085e0:	e00d      	b.n	80085fe <__sflush_r+0xae>
 80085e2:	2301      	movs	r3, #1
 80085e4:	4628      	mov	r0, r5
 80085e6:	47b0      	blx	r6
 80085e8:	4602      	mov	r2, r0
 80085ea:	1c50      	adds	r0, r2, #1
 80085ec:	d1c9      	bne.n	8008582 <__sflush_r+0x32>
 80085ee:	682b      	ldr	r3, [r5, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d0c6      	beq.n	8008582 <__sflush_r+0x32>
 80085f4:	2b1d      	cmp	r3, #29
 80085f6:	d001      	beq.n	80085fc <__sflush_r+0xac>
 80085f8:	2b16      	cmp	r3, #22
 80085fa:	d11e      	bne.n	800863a <__sflush_r+0xea>
 80085fc:	602f      	str	r7, [r5, #0]
 80085fe:	2000      	movs	r0, #0
 8008600:	e022      	b.n	8008648 <__sflush_r+0xf8>
 8008602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008606:	b21b      	sxth	r3, r3
 8008608:	e01b      	b.n	8008642 <__sflush_r+0xf2>
 800860a:	690f      	ldr	r7, [r1, #16]
 800860c:	2f00      	cmp	r7, #0
 800860e:	d0f6      	beq.n	80085fe <__sflush_r+0xae>
 8008610:	0793      	lsls	r3, r2, #30
 8008612:	680e      	ldr	r6, [r1, #0]
 8008614:	bf08      	it	eq
 8008616:	694b      	ldreq	r3, [r1, #20]
 8008618:	600f      	str	r7, [r1, #0]
 800861a:	bf18      	it	ne
 800861c:	2300      	movne	r3, #0
 800861e:	eba6 0807 	sub.w	r8, r6, r7
 8008622:	608b      	str	r3, [r1, #8]
 8008624:	f1b8 0f00 	cmp.w	r8, #0
 8008628:	dde9      	ble.n	80085fe <__sflush_r+0xae>
 800862a:	6a21      	ldr	r1, [r4, #32]
 800862c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800862e:	4643      	mov	r3, r8
 8008630:	463a      	mov	r2, r7
 8008632:	4628      	mov	r0, r5
 8008634:	47b0      	blx	r6
 8008636:	2800      	cmp	r0, #0
 8008638:	dc08      	bgt.n	800864c <__sflush_r+0xfc>
 800863a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800863e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008642:	81a3      	strh	r3, [r4, #12]
 8008644:	f04f 30ff 	mov.w	r0, #4294967295
 8008648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800864c:	4407      	add	r7, r0
 800864e:	eba8 0800 	sub.w	r8, r8, r0
 8008652:	e7e7      	b.n	8008624 <__sflush_r+0xd4>
 8008654:	20400001 	.word	0x20400001

08008658 <_fflush_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	690b      	ldr	r3, [r1, #16]
 800865c:	4605      	mov	r5, r0
 800865e:	460c      	mov	r4, r1
 8008660:	b913      	cbnz	r3, 8008668 <_fflush_r+0x10>
 8008662:	2500      	movs	r5, #0
 8008664:	4628      	mov	r0, r5
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	b118      	cbz	r0, 8008672 <_fflush_r+0x1a>
 800866a:	6a03      	ldr	r3, [r0, #32]
 800866c:	b90b      	cbnz	r3, 8008672 <_fflush_r+0x1a>
 800866e:	f7ff f813 	bl	8007698 <__sinit>
 8008672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d0f3      	beq.n	8008662 <_fflush_r+0xa>
 800867a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800867c:	07d0      	lsls	r0, r2, #31
 800867e:	d404      	bmi.n	800868a <_fflush_r+0x32>
 8008680:	0599      	lsls	r1, r3, #22
 8008682:	d402      	bmi.n	800868a <_fflush_r+0x32>
 8008684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008686:	f7ff fa34 	bl	8007af2 <__retarget_lock_acquire_recursive>
 800868a:	4628      	mov	r0, r5
 800868c:	4621      	mov	r1, r4
 800868e:	f7ff ff5f 	bl	8008550 <__sflush_r>
 8008692:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008694:	07da      	lsls	r2, r3, #31
 8008696:	4605      	mov	r5, r0
 8008698:	d4e4      	bmi.n	8008664 <_fflush_r+0xc>
 800869a:	89a3      	ldrh	r3, [r4, #12]
 800869c:	059b      	lsls	r3, r3, #22
 800869e:	d4e1      	bmi.n	8008664 <_fflush_r+0xc>
 80086a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086a2:	f7ff fa27 	bl	8007af4 <__retarget_lock_release_recursive>
 80086a6:	e7dd      	b.n	8008664 <_fflush_r+0xc>

080086a8 <__swhatbuf_r>:
 80086a8:	b570      	push	{r4, r5, r6, lr}
 80086aa:	460c      	mov	r4, r1
 80086ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b0:	2900      	cmp	r1, #0
 80086b2:	b096      	sub	sp, #88	@ 0x58
 80086b4:	4615      	mov	r5, r2
 80086b6:	461e      	mov	r6, r3
 80086b8:	da0d      	bge.n	80086d6 <__swhatbuf_r+0x2e>
 80086ba:	89a3      	ldrh	r3, [r4, #12]
 80086bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086c0:	f04f 0100 	mov.w	r1, #0
 80086c4:	bf14      	ite	ne
 80086c6:	2340      	movne	r3, #64	@ 0x40
 80086c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086cc:	2000      	movs	r0, #0
 80086ce:	6031      	str	r1, [r6, #0]
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	b016      	add	sp, #88	@ 0x58
 80086d4:	bd70      	pop	{r4, r5, r6, pc}
 80086d6:	466a      	mov	r2, sp
 80086d8:	f000 f862 	bl	80087a0 <_fstat_r>
 80086dc:	2800      	cmp	r0, #0
 80086de:	dbec      	blt.n	80086ba <__swhatbuf_r+0x12>
 80086e0:	9901      	ldr	r1, [sp, #4]
 80086e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086ea:	4259      	negs	r1, r3
 80086ec:	4159      	adcs	r1, r3
 80086ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086f2:	e7eb      	b.n	80086cc <__swhatbuf_r+0x24>

080086f4 <__smakebuf_r>:
 80086f4:	898b      	ldrh	r3, [r1, #12]
 80086f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086f8:	079d      	lsls	r5, r3, #30
 80086fa:	4606      	mov	r6, r0
 80086fc:	460c      	mov	r4, r1
 80086fe:	d507      	bpl.n	8008710 <__smakebuf_r+0x1c>
 8008700:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	6123      	str	r3, [r4, #16]
 8008708:	2301      	movs	r3, #1
 800870a:	6163      	str	r3, [r4, #20]
 800870c:	b003      	add	sp, #12
 800870e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008710:	ab01      	add	r3, sp, #4
 8008712:	466a      	mov	r2, sp
 8008714:	f7ff ffc8 	bl	80086a8 <__swhatbuf_r>
 8008718:	9f00      	ldr	r7, [sp, #0]
 800871a:	4605      	mov	r5, r0
 800871c:	4639      	mov	r1, r7
 800871e:	4630      	mov	r0, r6
 8008720:	f7ff fa64 	bl	8007bec <_malloc_r>
 8008724:	b948      	cbnz	r0, 800873a <__smakebuf_r+0x46>
 8008726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800872a:	059a      	lsls	r2, r3, #22
 800872c:	d4ee      	bmi.n	800870c <__smakebuf_r+0x18>
 800872e:	f023 0303 	bic.w	r3, r3, #3
 8008732:	f043 0302 	orr.w	r3, r3, #2
 8008736:	81a3      	strh	r3, [r4, #12]
 8008738:	e7e2      	b.n	8008700 <__smakebuf_r+0xc>
 800873a:	89a3      	ldrh	r3, [r4, #12]
 800873c:	6020      	str	r0, [r4, #0]
 800873e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008742:	81a3      	strh	r3, [r4, #12]
 8008744:	9b01      	ldr	r3, [sp, #4]
 8008746:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800874a:	b15b      	cbz	r3, 8008764 <__smakebuf_r+0x70>
 800874c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008750:	4630      	mov	r0, r6
 8008752:	f000 f837 	bl	80087c4 <_isatty_r>
 8008756:	b128      	cbz	r0, 8008764 <__smakebuf_r+0x70>
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	f023 0303 	bic.w	r3, r3, #3
 800875e:	f043 0301 	orr.w	r3, r3, #1
 8008762:	81a3      	strh	r3, [r4, #12]
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	431d      	orrs	r5, r3
 8008768:	81a5      	strh	r5, [r4, #12]
 800876a:	e7cf      	b.n	800870c <__smakebuf_r+0x18>

0800876c <memmove>:
 800876c:	4288      	cmp	r0, r1
 800876e:	b510      	push	{r4, lr}
 8008770:	eb01 0402 	add.w	r4, r1, r2
 8008774:	d902      	bls.n	800877c <memmove+0x10>
 8008776:	4284      	cmp	r4, r0
 8008778:	4623      	mov	r3, r4
 800877a:	d807      	bhi.n	800878c <memmove+0x20>
 800877c:	1e43      	subs	r3, r0, #1
 800877e:	42a1      	cmp	r1, r4
 8008780:	d008      	beq.n	8008794 <memmove+0x28>
 8008782:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008786:	f803 2f01 	strb.w	r2, [r3, #1]!
 800878a:	e7f8      	b.n	800877e <memmove+0x12>
 800878c:	4402      	add	r2, r0
 800878e:	4601      	mov	r1, r0
 8008790:	428a      	cmp	r2, r1
 8008792:	d100      	bne.n	8008796 <memmove+0x2a>
 8008794:	bd10      	pop	{r4, pc}
 8008796:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800879a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800879e:	e7f7      	b.n	8008790 <memmove+0x24>

080087a0 <_fstat_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4d07      	ldr	r5, [pc, #28]	@ (80087c0 <_fstat_r+0x20>)
 80087a4:	2300      	movs	r3, #0
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	4611      	mov	r1, r2
 80087ac:	602b      	str	r3, [r5, #0]
 80087ae:	f7f8 fa92 	bl	8000cd6 <_fstat>
 80087b2:	1c43      	adds	r3, r0, #1
 80087b4:	d102      	bne.n	80087bc <_fstat_r+0x1c>
 80087b6:	682b      	ldr	r3, [r5, #0]
 80087b8:	b103      	cbz	r3, 80087bc <_fstat_r+0x1c>
 80087ba:	6023      	str	r3, [r4, #0]
 80087bc:	bd38      	pop	{r3, r4, r5, pc}
 80087be:	bf00      	nop
 80087c0:	200057ac 	.word	0x200057ac

080087c4 <_isatty_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	4d06      	ldr	r5, [pc, #24]	@ (80087e0 <_isatty_r+0x1c>)
 80087c8:	2300      	movs	r3, #0
 80087ca:	4604      	mov	r4, r0
 80087cc:	4608      	mov	r0, r1
 80087ce:	602b      	str	r3, [r5, #0]
 80087d0:	f7f8 fa91 	bl	8000cf6 <_isatty>
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	d102      	bne.n	80087de <_isatty_r+0x1a>
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	b103      	cbz	r3, 80087de <_isatty_r+0x1a>
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	bd38      	pop	{r3, r4, r5, pc}
 80087e0:	200057ac 	.word	0x200057ac

080087e4 <_sbrk_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4d06      	ldr	r5, [pc, #24]	@ (8008800 <_sbrk_r+0x1c>)
 80087e8:	2300      	movs	r3, #0
 80087ea:	4604      	mov	r4, r0
 80087ec:	4608      	mov	r0, r1
 80087ee:	602b      	str	r3, [r5, #0]
 80087f0:	f7f8 fa9a 	bl	8000d28 <_sbrk>
 80087f4:	1c43      	adds	r3, r0, #1
 80087f6:	d102      	bne.n	80087fe <_sbrk_r+0x1a>
 80087f8:	682b      	ldr	r3, [r5, #0]
 80087fa:	b103      	cbz	r3, 80087fe <_sbrk_r+0x1a>
 80087fc:	6023      	str	r3, [r4, #0]
 80087fe:	bd38      	pop	{r3, r4, r5, pc}
 8008800:	200057ac 	.word	0x200057ac

08008804 <_realloc_r>:
 8008804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008808:	4607      	mov	r7, r0
 800880a:	4614      	mov	r4, r2
 800880c:	460d      	mov	r5, r1
 800880e:	b921      	cbnz	r1, 800881a <_realloc_r+0x16>
 8008810:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008814:	4611      	mov	r1, r2
 8008816:	f7ff b9e9 	b.w	8007bec <_malloc_r>
 800881a:	b92a      	cbnz	r2, 8008828 <_realloc_r+0x24>
 800881c:	f7ff f97a 	bl	8007b14 <_free_r>
 8008820:	4625      	mov	r5, r4
 8008822:	4628      	mov	r0, r5
 8008824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008828:	f000 f81a 	bl	8008860 <_malloc_usable_size_r>
 800882c:	4284      	cmp	r4, r0
 800882e:	4606      	mov	r6, r0
 8008830:	d802      	bhi.n	8008838 <_realloc_r+0x34>
 8008832:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008836:	d8f4      	bhi.n	8008822 <_realloc_r+0x1e>
 8008838:	4621      	mov	r1, r4
 800883a:	4638      	mov	r0, r7
 800883c:	f7ff f9d6 	bl	8007bec <_malloc_r>
 8008840:	4680      	mov	r8, r0
 8008842:	b908      	cbnz	r0, 8008848 <_realloc_r+0x44>
 8008844:	4645      	mov	r5, r8
 8008846:	e7ec      	b.n	8008822 <_realloc_r+0x1e>
 8008848:	42b4      	cmp	r4, r6
 800884a:	4622      	mov	r2, r4
 800884c:	4629      	mov	r1, r5
 800884e:	bf28      	it	cs
 8008850:	4632      	movcs	r2, r6
 8008852:	f7ff f950 	bl	8007af6 <memcpy>
 8008856:	4629      	mov	r1, r5
 8008858:	4638      	mov	r0, r7
 800885a:	f7ff f95b 	bl	8007b14 <_free_r>
 800885e:	e7f1      	b.n	8008844 <_realloc_r+0x40>

08008860 <_malloc_usable_size_r>:
 8008860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008864:	1f18      	subs	r0, r3, #4
 8008866:	2b00      	cmp	r3, #0
 8008868:	bfbc      	itt	lt
 800886a:	580b      	ldrlt	r3, [r1, r0]
 800886c:	18c0      	addlt	r0, r0, r3
 800886e:	4770      	bx	lr

08008870 <_init>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	bf00      	nop
 8008874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008876:	bc08      	pop	{r3}
 8008878:	469e      	mov	lr, r3
 800887a:	4770      	bx	lr

0800887c <_fini>:
 800887c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887e:	bf00      	nop
 8008880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008882:	bc08      	pop	{r3}
 8008884:	469e      	mov	lr, r3
 8008886:	4770      	bx	lr
