link core.instr_mem = Ram {
    file = "riscv/prog.bin"
}
reset
assert core.ifetch.instr_mem_data == 147w8
clock
assert core.ifetch.instr_reg[32..24] == 147w8
assert core.ifetch.instr_mem_data == 0w8
clock
assert core.ifetch.instr_mem_data == 160w8
clock
assert core.ifetch.instr_mem_data == 2w8
clock
peek core.ifetch.instr
assert core.ifetch.instr == 44040339w32
debug

clock
clock
clock
clock
assert core.ifetch.instr == 101720611w32
