Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 28 15:24:42 2025
| Host         : spain running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  540         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (540)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1977)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (540)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 527 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1977)
---------------------------------------------------
 There are 1977 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.579        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.579        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.923ns (39.011%)  route 3.006ns (60.989%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.022    SSG_DISP/CathMod/clear
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.923ns (39.011%)  route 3.006ns (60.989%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.022    SSG_DISP/CathMod/clear
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.923ns (39.011%)  route 3.006ns (60.989%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.022    SSG_DISP/CathMod/clear
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.923ns (39.011%)  route 3.006ns (60.989%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.022    SSG_DISP/CathMod/clear
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.923ns (40.138%)  route 2.868ns (59.862%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.671     9.883    SSG_DISP/CathMod/clear
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.923ns (40.138%)  route 2.868ns (59.862%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.671     9.883    SSG_DISP/CathMod/clear
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.923ns (40.138%)  route 2.868ns (59.862%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.671     9.883    SSG_DISP/CathMod/clear
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.923ns (40.138%)  route 2.868ns (59.862%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.671     9.883    SSG_DISP/CathMod/clear
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDRE (Setup_fdre_C_R)       -0.429    14.601    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.923ns (40.145%)  route 2.867ns (59.855%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.670     9.882    SSG_DISP/CathMod/clear
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.451    14.792    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDRE (Setup_fdre_C_R)       -0.429    14.602    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.923ns (40.145%)  route 2.867ns (59.855%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.571     5.092    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.090    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.685 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.685    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.802 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.802    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.919    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.138 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[0]
                         net (fo=1, routed)           0.835     7.972    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_7
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.295     8.267 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.088    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.124     9.212 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.670     9.882    SSG_DISP/CathMod/clear
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.451    14.792    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDRE (Setup_fdre_C_R)       -0.429    14.602    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.449    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.711    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.822    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     1.964    SSG_DISP/CathMod/CLK
    SLICE_X55Y6          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.710    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y8          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.710    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y9          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.709    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    SSG_DISP/CathMod/CLK
    SLICE_X55Y10         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.710    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.963    SSG_DISP/CathMod/CLK
    SLICE_X55Y7          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y10   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y8    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2004 Endpoints
Min Delay          2004 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[U_immed][27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.140ns  (logic 5.010ns (23.699%)  route 16.130ns (76.301%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         3.213    21.140    CPU/Memory_n_87
    SLICE_X47Y25         FDRE                                         r  CPU/de_ex_inst_reg[U_immed][27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[U_immed][25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.909ns  (logic 5.010ns (23.961%)  route 15.899ns (76.039%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.982    20.909    CPU/Memory_n_87
    SLICE_X48Y27         FDRE                                         r  CPU/de_ex_inst_reg[U_immed][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[U_immed][31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.905ns  (logic 5.010ns (23.965%)  route 15.895ns (76.034%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.978    20.905    CPU/Memory_n_87
    SLICE_X49Y27         FDRE                                         r  CPU/de_ex_inst_reg[U_immed][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[U_immed][29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.764ns  (logic 5.010ns (24.129%)  route 15.754ns (75.871%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.836    20.764    CPU/Memory_n_87
    SLICE_X48Y26         FDRE                                         r  CPU/de_ex_inst_reg[U_immed][29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/RegFile/ram_reg_1/RSTRAMARSTRAM
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.730ns  (logic 5.010ns (24.167%)  route 15.720ns (75.833%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.803    20.730    CPU/RegFile/ram_reg_1_2
    RAMB18_X1Y0          RAMB18E1                                     r  CPU/RegFile/ram_reg_1/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/RegFile/ram_reg_2/RSTRAMARSTRAM
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.730ns  (logic 5.010ns (24.167%)  route 15.720ns (75.833%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.803    20.730    CPU/RegFile/ram_reg_1_2
    RAMB18_X1Y1          RAMB18E1                                     r  CPU/RegFile/ram_reg_2/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[rs2_used]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.710ns  (logic 5.010ns (24.192%)  route 15.700ns (75.808%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.782    20.710    CPU/Memory_n_87
    SLICE_X42Y3          FDRE                                         r  CPU/de_ex_inst_reg[rs2_used]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[U_immed][28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.650ns  (logic 5.010ns (24.262%)  route 15.640ns (75.738%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.722    20.650    CPU/Memory_n_87
    SLICE_X48Y21         FDRE                                         r  CPU/de_ex_inst_reg[U_immed][28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[rf_wr_sel][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.566ns  (logic 5.010ns (24.361%)  route 15.556ns (75.639%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.638    20.566    CPU/Memory_n_87
    SLICE_X42Y5          FDRE                                         r  CPU/de_ex_inst_reg[rf_wr_sel][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Memory/memory_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/de_ex_inst_reg[rs1_used]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.566ns  (logic 5.010ns (24.361%)  route 15.556ns (75.639%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  CPU/Memory/memory_reg_bram_9/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     2.454 r  CPU/Memory/memory_reg_bram_9/DOADO[24]
                         net (fo=1, routed)           2.666     5.120    CPU/Memory/memory_reg_bram_9_n_11
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  CPU/Memory/ram_reg_1_i_478/O
                         net (fo=1, routed)           0.000     5.244    CPU/Memory/ram_reg_1_i_478_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     5.456 r  CPU/Memory/ram_reg_1_i_340/O
                         net (fo=2, routed)           0.908     6.364    CPU/Memory/ram_reg_1_i_340_n_0
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.299     6.663 r  CPU/Memory/ram_reg_1_i_250/O
                         net (fo=4, routed)           1.708     8.371    CPU/Memory/p_12_in[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.495 f  CPU/Memory/ram_reg_1_i_218/O
                         net (fo=1, routed)           0.942     9.437    CPU/Memory/ram_reg_1_i_218_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  CPU/Memory/ram_reg_1_i_90/O
                         net (fo=1, routed)           1.147    10.708    CPU/RegMux/ram_reg_2_22
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  CPU/RegMux/ram_reg_1_i_15/O
                         net (fo=5, routed)           1.274    12.105    CPU/HazardMUXA/rfIn[8]
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  CPU/HazardMUXA/OUT[11]_i_10/O
                         net (fo=6, routed)           1.273    13.503    CPU/Memory/HazardAout[8]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    13.627 r  CPU/Memory/OUT[31]_i_92/O
                         net (fo=1, routed)           0.000    13.627    CPU/Memory/OUT[31]_i_92_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.025 r  CPU/Memory/OUT_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.025    CPU/Memory/OUT_reg[31]_i_68_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  CPU/Memory/OUT_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.139    CPU/Memory/OUT_reg[31]_i_46_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.367 r  CPU/Memory/OUT_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.873    15.239    CPU/Memory/BCG/BR_EQ
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.313    15.552 r  CPU/Memory/OUT[31]_i_15/O
                         net (fo=1, routed)           1.015    16.567    CPU/Memory/OUT[31]_i_15_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.691 r  CPU/Memory/OUT[31]_i_5/O
                         net (fo=35, routed)          1.112    17.803    CPU/Memory/PC_SEL[1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.927 r  CPU/Memory/de_ex_inst[regWrite]_i_1/O
                         net (fo=112, routed)         2.638    20.566    CPU/Memory_n_87
    SLICE_X42Y5          FDRE                                         r  CPU/de_ex_inst_reg[rs1_used]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[5]/C
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    CPU/ex_mem_next_pc[5]
    SLICE_X33Y7          FDRE                                         r  CPU/mem_wb_next_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[6]/C
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    CPU/ex_mem_next_pc[6]
    SLICE_X33Y7          FDRE                                         r  CPU/mem_wb_next_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[7]/C
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    CPU/ex_mem_next_pc[7]
    SLICE_X33Y7          FDRE                                         r  CPU/mem_wb_next_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[27]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[27]/Q
                         net (fo=1, routed)           0.058     0.199    CPU/ex_mem_next_pc[27]
    SLICE_X32Y23         FDRE                                         r  CPU/mem_wb_next_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[28]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[28]/Q
                         net (fo=1, routed)           0.059     0.200    CPU/ex_mem_next_pc[28]
    SLICE_X32Y23         FDRE                                         r  CPU/mem_wb_next_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[29]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[29]/Q
                         net (fo=1, routed)           0.062     0.203    CPU/ex_mem_next_pc[29]
    SLICE_X32Y23         FDRE                                         r  CPU/mem_wb_next_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ex_mem_next_pc_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/mem_wb_next_pc_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  CPU/ex_mem_next_pc_reg[25]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/ex_mem_next_pc_reg[25]/Q
                         net (fo=1, routed)           0.065     0.206    CPU/ex_mem_next_pc[25]
    SLICE_X32Y23         FDRE                                         r  CPU/mem_wb_next_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/if_de_next_pc_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/de_ex_next_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  CPU/if_de_next_pc_reg[30]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/if_de_next_pc_reg[30]/Q
                         net (fo=1, routed)           0.100     0.241    CPU/if_de_next_pc[30]
    SLICE_X30Y16         FDRE                                         r  CPU/de_ex_next_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/if_de_next_pc_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/de_ex_next_pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE                         0.000     0.000 r  CPU/if_de_next_pc_reg[24]/C
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/if_de_next_pc_reg[24]/Q
                         net (fo=1, routed)           0.101     0.242    CPU/if_de_next_pc[24]
    SLICE_X31Y15         FDRE                                         r  CPU/de_ex_next_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/de_ex_next_pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ex_mem_next_pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE                         0.000     0.000 r  CPU/de_ex_next_pc_reg[6]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/de_ex_next_pc_reg[6]/Q
                         net (fo=1, routed)           0.107     0.248    CPU/de_ex_next_pc[6]
    SLICE_X33Y7          FDRE                                         r  CPU/ex_mem_next_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------





