
synthesis -f "POP_timer_POP_timers_AX2_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 17 11:04:48 2023


Command Line:  synthesis -f POP_timer_POP_timers_AX2_lattice.synproj -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = TinyFPGA_A2.
Target frequency = 10.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/sek529/Github/POP_timing_FPGA (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2 (searchpath added)
-p C:/Users/sek529/Github/POP_timing_FPGA (searchpath added)
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
Verilog design file = C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
NGD file = POP_timer_POP_timers_AX2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v. VERI-1482
Analyzing Verilog file c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/clocks.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): TinyFPGA_A2
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v(1): " arg1="TinyFPGA_A2" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/tinyfpga_a2.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/clocks.v(13): " arg1="clocks" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/clocks.v" arg3="13"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;9.85&quot;)" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v(8): " arg1="DIV4PLL" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/div4pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ_renamed_due_excessive_length_1" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v(1): " arg1="POPtimers" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/poptimers.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v(2): " arg1="count_n" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/count_n.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v(1): " arg1="comparator" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/compare_n.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(2): " arg1="countupdownpreload" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(40): " arg1="single_period_pulse" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v" arg3="40"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(60): " arg1="d_flip_flop" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v" arg3="60"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(4): " arg1="slow_clock_pulse" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v" arg3="4"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v(31): " arg1="n_state_machine" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/wrapper.v" arg3="31"  />
Last elaborated design is TinyFPGA_A2()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TinyFPGA_A2.
######## Converting I/O port pin3_sn to output.
######## Converting I/O port pin5 to output.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="tenmegclock"  />
######## Converting I/O port pin9_jtgnb to output.



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="tenmegclock"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v(35): " arg1="\POPtimers/piecounter/count_i0" arg2="c:/users/sek529/github/pop_timing_fpga/pop_timers_ax2/source/extensions.v" arg3="35"  />
Applying 10.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tenmegclock" arg2="tenmegclock"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="tenmegclock"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="2"  />

Design Results:
    406 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.

################### Begin Area Report (TinyFPGA_A2)######################
Number of register bits => 102 of 1346 (7 % )
CCU2D => 235
EHXPLLJ => 1
FD1S3AX => 49
FD1S3DX => 16
FD1S3IX => 20
FD1S3JX => 17
GSR => 1
IB => 6
INV => 1
LUT4 => 45
OB => 8
OBZ => 3
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clocks/PLL/clk_2M5, loads : 49
  Net : POPtimers/piecounter/clean_trigger/trigger, loads : 15
  Net : POPtimers/freepcounter/clean_trigger/trigger, loads : 14
  Net : slowclocks/debounce_pulse, loads : 7
  Net : sampled_modebutton, loads : 3
  Net : clocks/debug_0_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : load_defaults, loads : 32
  Net : pieovertwo_plus, loads : 17
  Net : freeprecess_plus, loads : 16
  Net : POPtimers/counterreset, loads : 16
  Net : pieovertwo_minus, loads : 15
  Net : clocks/PLL/clk_2M5_N_53, loads : 14
  Net : freeprecess_minus, loads : 13
  Net : statemachine/SMstate_2, loads : 10
  Net : statemachine/SMstate_1, loads : 10
  Net : statemachine/SMstate_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   10.000 MHz|  147.167 MHz|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets sampled_modebutton]      |   10.000 MHz|  247.280 MHz|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   10.000 MHz|  144.949 MHz|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   10.000 MHz|   44.158 MHz|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 60.859  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.984  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "POP_timer_POP_timers_AX2.ngd" -o "POP_timer_POP_timers_AX2_map.ncd" -pr "POP_timer_POP_timers_AX2.prf" -mp "POP_timer_POP_timers_AX2.mrp" -lpf "C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/POP_timer_POP_timers_AX2.lpf" -lpf "C:/Users/sek529/Github/POP_timing_FPGA/POP_timer.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: POP_timer_POP_timers_AX2.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/sek529/Github/POP_timing_FPGA/POP_timer.lpf(28): Semantic error in &quot;IOBUF PORT &quot;tenmegclock&quot; PULLMODE=NONE IO_TYPE=LVCMOS33 ;&quot;: " arg1="tenmegclock" arg2="C:/Users/sek529/Github/POP_timing_FPGA/POP_timer.lpf" arg3="28"  />
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="tenmegclock"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="POPtimers/counterreset"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="tenmegclock"  />



Design Summary:
   Number of registers:    102 out of  1346 (8%)
      PFU registers:          102 out of  1280 (8%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       259 out of   640 (40%)
      SLICEs as Logic/ROM:    259 out of   640 (40%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:        235 out of   640 (37%)
   Number of LUT4s:        516 out of  1280 (40%)
      Number used as logic LUTs:         46
      Number used as distributed RAM:     0
      Number used as ripple logic:      470
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 22 (95%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 1 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net debounce_pulse: 6 loads, 6 rising, 0 falling (Driver: slowclocks/count_256__i7 )
     Net clk_2M5: 38 loads, 30 rising, 8 falling (Driver: clocks/PLL/PLLInst_0 )
     Net sampled_modebutton: 2 loads, 2 rising, 0 falling (Driver: sampled_modebutton_68 )
     Net debug_0_c: 1 loads, 1 rising, 0 falling (Driver: clocks/OSCinst0 )
     Net POPtimers/piecounter/trigger: 9 loads, 9 rising, 0 falling (Driver: POPtimers/piecounter/clean_trigger/Q0_I_0_2_lut )
     Net POPtimers/freepcounter/trigger: 8 loads, 8 rising, 0 falling (Driver: POPtimers/freepcounter/clean_trigger/Q0_I_0_2_lut )
   Number of Clock Enables:  0
   Number of local set/reset loads for net POPtimers/counterreset merged into GSR:  16
   Number of LSRs:  7
     Net load_defaults: 17 loads, 17 LSLICEs
     Net n2787: 1 loads, 1 LSLICEs
     Net pieovertwo_minus: 1 loads, 1 LSLICEs
     Net freeprecess_minus: 1 loads, 1 LSLICEs
     Net LED_output_N_39: 1 loads, 1 LSLICEs
     Net state_2__N_179: 2 loads, 2 LSLICEs
     Net n2876: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net load_defaults: 20 loads
     Net pieovertwo_plus: 17 loads
     Net freeprecess_plus: 16 loads
     Net pieovertwo_minus: 15 loads
     Net freeprecess_minus: 13 loads
     Net SMstate_0: 11 loads
     Net SMstate_1: 11 loads
     Net SMstate_2: 11 loads
     Net POPtimers/AdjustableFreePrecession_2: 9 loads
     Net POPtimers/gatedcount_10: 9 loads
 

   Number of warnings:  4
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 44 MB

Dumping design to file POP_timer_POP_timers_AX2_map.ncd.

ncd2vdb "POP_timer_POP_timers_AX2_map.ncd" ".vdbs/POP_timer_POP_timers_AX2_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "POP_timer_POP_timers_AX2.p2t" -f "POP_timer_POP_timers_AX2.p3t" -tf "POP_timer_POP_timers_AX2.pt" "POP_timer_POP_timers_AX2_map.ncd" "POP_timer_POP_timers_AX2.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "POP_timer_POP_timers_AX2_map.ncd"
Tue Jan 17 11:04:52 2023

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 POP_timer_POP_timers_AX2_map.ncd POP_timer_POP_timers_AX2.dir/5_1.ncd POP_timer_POP_timers_AX2.prf
Preference file: POP_timer_POP_timers_AX2.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file POP_timer_POP_timers_AX2_map.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   17+4(JTAG)/108     19% used
                  17+4(JTAG)/22      95% bonded

   SLICE            259/640          40% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   PLL                1/1           100% used


    <postMsg mid="70061015" type="Warning" dynamic="2" navigation="0" arg0="CLKOP" arg1="clocks/PLL/PLLInst_0"  />
Number of Signals: 678
Number of Connections: 1177

Pin Constraint Summary:
   17 out of 17 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_2M5 (driver: clocks/PLL/PLLInst_0, clk load #: 38)


The following 4 signals are selected to use the secondary clock routing resources:
    POPtimers/piecounter/trigger (driver: SLICE_252, clk load #: 9, sr load #: 0, ce load #: 0)
    load_defaults (driver: SLICE_253, clk load #: 0, sr load #: 17, ce load #: 0)
    POPtimers/freepcounter/trigger (driver: SLICE_251, clk load #: 8, sr load #: 0, ce load #: 0)
    debounce_pulse (driver: slowclocks/SLICE_230, clk load #: 6, sr load #: 0, ce load #: 0)

Signal POPtimers/counterreset is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
..................
Placer score = 76743.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  76655
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 1 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_2M5" from CLKOP on comp "clocks/PLL/PLLInst_0" on PLL site "LPLL", clk load = 38
  SECONDARY "POPtimers/piecounter/trigger" from F1 on comp "SLICE_252" on site "R7C12B", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "load_defaults" from Q0 on comp "SLICE_253" on site "R7C12D", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "POPtimers/freepcounter/trigger" from F1 on comp "SLICE_251" on site "R7C12A", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "debounce_pulse" from Q0 on comp "slowclocks/SLICE_230" on site "R7C14A", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   17 + 4(JTAG) out of 108 (19.4%) PIO sites used.
   17 + 4(JTAG) out of 22 (95.5%) bonded PIO sites used.
   Number of PIO comps: 17; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 5 / 9 ( 55%) | 3.3V       | -         |
| 1        | 1 / 2 ( 50%) | 3.3V       | -         |
| 2        | 9 / 9 (100%) | 3.3V       | -         |
| 3        | 2 / 2 (100%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 6 secs 

Dumping design to file POP_timer_POP_timers_AX2.dir/5_1.ncd.

0 connections routed; 1177 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=sampled_modebutton loads=2 clock_loads=2&#xA;   Signal=debug_0_c loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 8 secs 

Start NBR router at 11:05:01 01/17/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:05:01 01/17/23

Start NBR section for initial routing at 11:05:01 01/17/23
Level 4, iteration 1
18(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:05:01 01/17/23
Level 4, iteration 1
9(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 10 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 10 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 10 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:05:02 01/17/23

Start NBR section for re-routing at 11:05:02 01/17/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 376.342ns/0.000ns; real time: 10 secs 

Start NBR section for post-routing at 11:05:02 01/17/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 376.342ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=sampled_modebutton loads=2 clock_loads=2&#xA;   Signal=debug_0_c loads=2 clock_loads=1"  />

Total CPU time 10 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  1177 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file POP_timer_POP_timers_AX2.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 376.342
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 10 secs 
Total REAL time to completion: 12 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "POP_timer_POP_timers_AX2.pt" -o "POP_timer_POP_timers_AX2.twr" "POP_timer_POP_timers_AX2.ncd" "POP_timer_POP_timers_AX2.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue Jan 17 11:05:04 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

    <postMsg mid="70061015" type="Warning" dynamic="2" navigation="0" arg0="CLKOP" arg1="clocks/PLL/PLLInst_0"  />
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10060 paths, 3 nets, and 953 connections (80.97% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue Jan 17 11:05:05 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10060 paths, 3 nets, and 953 connections (80.97% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB


tmcheck -par "POP_timer_POP_timers_AX2.par" 

bitgen -f "POP_timer_POP_timers_AX2.t2b" -w "POP_timer_POP_timers_AX2.ncd"  -jedec "POP_timer_POP_timers_AX2.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file POP_timer_POP_timers_AX2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from POP_timer_POP_timers_AX2.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "POP_timer_POP_timers_AX2.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 256 MB
