{"vcs1":{"timestamp_begin":1747579871.874666200, "rt":12.63, "ut":12.69, "st":0.76}}
{"vcselab":{"timestamp_begin":1747579884.585394095, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747579885.022787671, "rt":0.44, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747579871.197515952}
{"VCS_COMP_START_TIME": 1747579871.197515952}
{"VCS_COMP_END_TIME": 1747579885.609161418}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492760}}
{"vcselab": {"peak_mem": 183884}}
