
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009da8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800a048  0800a048  0000b048  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6c4  0800a6c4  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6c4  0800a6c4  0000b6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6cc  0800a6cc  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6d0  0800a6d0  0000b6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800a6d4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  240001d8  0800a8ac  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400055c  0800a8ac  0000c55c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182fc  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028aa  00000000  00000000  00024502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  00026db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f35  00000000  00000000  00028138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c328  00000000  00000000  0002906d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000176e1  00000000  00000000  00065395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00190c06  00000000  00000000  0007ca76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020d67c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000629c  00000000  00000000  0020d6c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0021395c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a030 	.word	0x0800a030

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800a030 	.word	0x0800a030

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <readEncoder>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b096      	sub	sp, #88	@ 0x58
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    static int32_t lastPosition = 0;
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];
    HAL_StatusTypeDef status;

    if (timeoutMs == -1)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000856:	d101      	bne.n	800085c <readEncoder+0x14>
        timeoutMs = 200;  // Default wait time
 8000858:	23c8      	movs	r3, #200	@ 0xc8
 800085a:	607b      	str	r3, [r7, #4]

    // printf("\n\r[readEncoder] Draining FIFO...\n\r");

    int framesRead = 0;
 800085c:	2300      	movs	r3, #0
 800085e:	657b      	str	r3, [r7, #84]	@ 0x54
    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000860:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <readEncoder+0xdc>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000864:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // 1) Drain FIFO0 completely, keep the latest valid frame
    do {
        status = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	f107 021c 	add.w	r2, r7, #28
 800086e:	2140      	movs	r1, #64	@ 0x40
 8000870:	482c      	ldr	r0, [pc, #176]	@ (8000924 <readEncoder+0xdc>)
 8000872:	f001 fbff 	bl	8002074 <HAL_FDCAN_GetRxMessage>
 8000876:	4603      	mov	r3, r0
 8000878:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (status == HAL_OK &&
 800087c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000880:	2b00      	cmp	r3, #0
 8000882:	d10f      	bne.n	80008a4 <readEncoder+0x5c>
            RxHeader.IdType == FDCAN_STANDARD_ID &&
 8000884:	6a3b      	ldr	r3, [r7, #32]
        if (status == HAL_OK &&
 8000886:	2b00      	cmp	r3, #0
 8000888:	d10c      	bne.n	80008a4 <readEncoder+0x5c>
            RxHeader.Identifier == 0x123)
 800088a:	69fb      	ldr	r3, [r7, #28]
            RxHeader.IdType == FDCAN_STANDARD_ID &&
 800088c:	f240 1223 	movw	r2, #291	@ 0x123
 8000890:	4293      	cmp	r3, r2
 8000892:	d107      	bne.n	80008a4 <readEncoder+0x5c>
        {
            int32_t val;
            memcpy(&val, RxData, sizeof(val));
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	613b      	str	r3, [r7, #16]
            lastPosition = val;
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <readEncoder+0xe0>)
 800089c:	6013      	str	r3, [r2, #0]
            framesRead++;
 800089e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008a0:	3301      	adds	r3, #1
 80008a2:	657b      	str	r3, [r7, #84]	@ 0x54
        }
    } while (status == HAL_OK);
 80008a4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d0dc      	beq.n	8000866 <readEncoder+0x1e>

    // printf("[readEncoder] Frames drained: %d | FIFO capacity: %d | Latest value: %ld\n\r",
    //        framesRead, fifoCapacity, (long)lastPosition);

    // 2) If FIFO was full, decide whether to wait for a fresh frame
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 80008ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80008ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80008b0:	429a      	cmp	r2, r3
 80008b2:	db30      	blt.n	8000916 <readEncoder+0xce>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	dd2d      	ble.n	8000916 <readEncoder+0xce>
        // printf("[readEncoder] FIFO likely full -> waiting up to %ld ms for a fresh frame...\n\r",
        //        (long)timeoutMs);

        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 80008ba:	f001 f80f 	bl	80018dc <HAL_GetTick>
 80008be:	4602      	mov	r2, r0
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4413      	add	r3, r2
 80008c4:	647b      	str	r3, [r7, #68]	@ 0x44
        uint32_t waited = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	653b      	str	r3, [r7, #80]	@ 0x50
        while (HAL_GetTick() < timeout) {
 80008ca:	e01e      	b.n	800090a <readEncoder+0xc2>
            if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK &&
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	f107 021c 	add.w	r2, r7, #28
 80008d4:	2140      	movs	r1, #64	@ 0x40
 80008d6:	4813      	ldr	r0, [pc, #76]	@ (8000924 <readEncoder+0xdc>)
 80008d8:	f001 fbcc 	bl	8002074 <HAL_FDCAN_GetRxMessage>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10d      	bne.n	80008fe <readEncoder+0xb6>
                RxHeader.IdType == FDCAN_STANDARD_ID &&
 80008e2:	6a3b      	ldr	r3, [r7, #32]
            if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK &&
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d10a      	bne.n	80008fe <readEncoder+0xb6>
                RxHeader.Identifier == 0x123)
 80008e8:	69fb      	ldr	r3, [r7, #28]
                RxHeader.IdType == FDCAN_STANDARD_ID &&
 80008ea:	f240 1223 	movw	r2, #291	@ 0x123
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d105      	bne.n	80008fe <readEncoder+0xb6>
            {
                int32_t val;
                memcpy(&val, RxData, sizeof(val));
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	60fb      	str	r3, [r7, #12]
                lastPosition = val;
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000928 <readEncoder+0xe0>)
 80008fa:	6013      	str	r3, [r2, #0]
                // printf("[readEncoder] New frame received after %lu ms | Latest value: %ld\n\r",
                //        (unsigned long)waited, (long)lastPosition);
                break;
 80008fc:	e00b      	b.n	8000916 <readEncoder+0xce>
            }
            HAL_Delay(1);
 80008fe:	2001      	movs	r0, #1
 8000900:	f000 fff8 	bl	80018f4 <HAL_Delay>
            waited++;
 8000904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000906:	3301      	adds	r3, #1
 8000908:	653b      	str	r3, [r7, #80]	@ 0x50
        while (HAL_GetTick() < timeout) {
 800090a:	f000 ffe7 	bl	80018dc <HAL_GetTick>
 800090e:	4602      	mov	r2, r0
 8000910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000912:	4293      	cmp	r3, r2
 8000914:	d8da      	bhi.n	80008cc <readEncoder+0x84>
    // else {
    //     printf("[readEncoder] FIFO not full, returning immediately: %ld\n\r",
    //            (long)lastPosition);
    // }

    return lastPosition;
 8000916:	4b04      	ldr	r3, [pc, #16]	@ (8000928 <readEncoder+0xe0>)
 8000918:	681b      	ldr	r3, [r3, #0]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3758      	adds	r7, #88	@ 0x58
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	240001f4 	.word	0x240001f4
 8000928:	24000404 	.word	0x24000404

0800092c <Turning_SetAngle>:

void Turning_SetAngle(float steer)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000936:	edd7 7a01 	vldr	s15, [r7, #4]
 800093a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80009cc <Turning_SetAngle+0xa0>
 800093e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000942:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000946:	edd7 7a05 	vldr	s15, [r7, #20]
 800094a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80009d0 <Turning_SetAngle+0xa4>
 800094e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000956:	d501      	bpl.n	800095c <Turning_SetAngle+0x30>
 8000958:	4b1e      	ldr	r3, [pc, #120]	@ (80009d4 <Turning_SetAngle+0xa8>)
 800095a:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 800095c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000960:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80009cc <Turning_SetAngle+0xa0>
 8000964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800096c:	dd01      	ble.n	8000972 <Turning_SetAngle+0x46>
 800096e:	4b1a      	ldr	r3, [pc, #104]	@ (80009d8 <Turning_SetAngle+0xac>)
 8000970:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000972:	edd7 7a05 	vldr	s15, [r7, #20]
 8000976:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80009dc <Turning_SetAngle+0xb0>
 800097a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800097e:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80009e0 <Turning_SetAngle+0xb4>
 8000982:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000986:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80009dc <Turning_SetAngle+0xb0>
 800098a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800098e:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000992:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <Turning_SetAngle+0xb8>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000998:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 800099a:	ed97 0a03 	vldr	s0, [r7, #12]
 800099e:	f009 fb19 	bl	8009fd4 <lroundf>
 80009a2:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	da01      	bge.n	80009ae <Turning_SetAngle+0x82>
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	68ba      	ldr	r2, [r7, #8]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d201      	bcs.n	80009ba <Turning_SetAngle+0x8e>
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <Turning_SetAngle+0xb8>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009c2:	bf00      	nop
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	42b40000 	.word	0x42b40000
 80009d0:	c2b40000 	.word	0xc2b40000
 80009d4:	c2b40000 	.word	0xc2b40000
 80009d8:	42b40000 	.word	0x42b40000
 80009dc:	447a0000 	.word	0x447a0000
 80009e0:	43340000 	.word	0x43340000
 80009e4:	24000294 	.word	0x24000294

080009e8 <SetEscSpeed>:

void SetEscSpeed(float value)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input */
    if (value < -1.0f) value = -1.0f;
 80009f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80009fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a02:	d501      	bpl.n	8000a08 <SetEscSpeed+0x20>
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <SetEscSpeed+0x88>)
 8000a06:	607b      	str	r3, [r7, #4]
    if (value >  1.0f) value =  1.0f;
 8000a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a18:	dd02      	ble.n	8000a20 <SetEscSpeed+0x38>
 8000a1a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000a1e:	607b      	str	r3, [r7, #4]

    /* 2) Map to pulse width in microseconds */
    // -1 → 1000 us, 0 → 1500 us, 1 → 2000 us
    float pulseWidth = 1500.0f + (value * 500.0f);
 8000a20:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a24:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000a74 <SetEscSpeed+0x8c>
 8000a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a2c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000a78 <SetEscSpeed+0x90>
 8000a30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a34:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 3) Convert µs to timer ticks (assuming 1 tick = 1 µs) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000a38:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <SetEscSpeed+0x94>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a3e:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 8000a40:	ed97 0a04 	vldr	s0, [r7, #16]
 8000a44:	f009 fac6 	bl	8009fd4 <lroundf>
 8000a48:	6178      	str	r0, [r7, #20]

    /* 4) Clamp and set compare */
    if (ticks < 0) ticks = 0;
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	da01      	bge.n	8000a54 <SetEscSpeed+0x6c>
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d201      	bcs.n	8000a60 <SetEscSpeed+0x78>
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	617b      	str	r3, [r7, #20]

    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <SetEscSpeed+0x94>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	697a      	ldr	r2, [r7, #20]
 8000a66:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	bf800000 	.word	0xbf800000
 8000a74:	43fa0000 	.word	0x43fa0000
 8000a78:	44bb8000 	.word	0x44bb8000
 8000a7c:	240002e0 	.word	0x240002e0

08000a80 <goDistanceP>:
    printf("Final count: %ld | Total Δ: %ld\n\r",
           (long)finalCount, (long)(finalCount - startCount));
}

void goDistanceP(float meters, float kP, float maxSpeed)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b092      	sub	sp, #72	@ 0x48
 8000a84:	af04      	add	r7, sp, #16
 8000a86:	ed87 0a03 	vstr	s0, [r7, #12]
 8000a8a:	edc7 0a02 	vstr	s1, [r7, #8]
 8000a8e:	ed87 1a01 	vstr	s2, [r7, #4]
    const float COUNTS_PER_METER = 16066.0f;
 8000a92:	4b54      	ldr	r3, [pc, #336]	@ (8000be4 <goDistanceP+0x164>)
 8000a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const int32_t DEADBAND = 100;  // counts
 8000a96:	2364      	movs	r3, #100	@ 0x64
 8000a98:	62bb      	str	r3, [r7, #40]	@ 0x28

    int32_t targetCounts = (int32_t)(meters * COUNTS_PER_METER);
 8000a9a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a9e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000aaa:	ee17 3a90 	vmov	r3, s15
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24

    printf("\n\r=== Move %.2f m (kP=%.3f, maxSpeed=%.2f) ===\n\r",
 8000ab0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ab4:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000ab8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000abc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ac0:	edd7 6a01 	vldr	s13, [r7, #4]
 8000ac4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000ac8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000acc:	ed8d 7b00 	vstr	d7, [sp]
 8000ad0:	ec53 2b15 	vmov	r2, r3, d5
 8000ad4:	4844      	ldr	r0, [pc, #272]	@ (8000be8 <goDistanceP+0x168>)
 8000ad6:	f007 fb73 	bl	80081c0 <iprintf>
           meters, kP, maxSpeed);
    printf("Target counts: %ld\n\r", (long)targetCounts);
 8000ada:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000adc:	4843      	ldr	r0, [pc, #268]	@ (8000bec <goDistanceP+0x16c>)
 8000ade:	f007 fb6f 	bl	80081c0 <iprintf>

    // Ensure car is stopped and ESC armed
    printf("Ensuring vehicle is stopped...\n\r");
 8000ae2:	4843      	ldr	r0, [pc, #268]	@ (8000bf0 <goDistanceP+0x170>)
 8000ae4:	f007 fb6c 	bl	80081c0 <iprintf>
    SetEscSpeed(0.0f);
 8000ae8:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8000bf4 <goDistanceP+0x174>
 8000aec:	f7ff ff7c 	bl	80009e8 <SetEscSpeed>
    HAL_Delay(1000);
 8000af0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000af4:	f000 fefe 	bl	80018f4 <HAL_Delay>

    int32_t startCount = readEncoder(-1);
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	f7ff fea4 	bl	8000848 <readEncoder>
 8000b00:	6238      	str	r0, [r7, #32]
    uint32_t lastPrint = HAL_GetTick();
 8000b02:	f000 feeb 	bl	80018dc <HAL_GetTick>
 8000b06:	6378      	str	r0, [r7, #52]	@ 0x34

    printf("Starting proportional distance hold...\n\r");
 8000b08:	483b      	ldr	r0, [pc, #236]	@ (8000bf8 <goDistanceP+0x178>)
 8000b0a:	f007 fb59 	bl	80081c0 <iprintf>

    while (1)
    {
        int32_t current = readEncoder(-1);
 8000b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b12:	f7ff fe99 	bl	8000848 <readEncoder>
 8000b16:	61f8      	str	r0, [r7, #28]
        int32_t delta   = current - startCount;
 8000b18:	69fa      	ldr	r2, [r7, #28]
 8000b1a:	6a3b      	ldr	r3, [r7, #32]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	61bb      	str	r3, [r7, #24]
        int32_t error   = targetCounts - delta;
 8000b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b22:	69bb      	ldr	r3, [r7, #24]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	617b      	str	r3, [r7, #20]

        float speedCmd = 0.0f;
 8000b28:	f04f 0300 	mov.w	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30

        // Only correct if outside deadband
        if (error > DEADBAND)
 8000b2e:	697a      	ldr	r2, [r7, #20]
 8000b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b32:	429a      	cmp	r2, r3
 8000b34:	dd0b      	ble.n	8000b4e <goDistanceP+0xce>
            speedCmd =  kP * error;
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	ee07 3a90 	vmov	s15, r3
 8000b3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b40:	ed97 7a02 	vldr	s14, [r7, #8]
 8000b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b48:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8000b4c:	e013      	b.n	8000b76 <goDistanceP+0xf6>
        else if (error < -DEADBAND)
 8000b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b50:	425b      	negs	r3, r3
 8000b52:	697a      	ldr	r2, [r7, #20]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	da0b      	bge.n	8000b70 <goDistanceP+0xf0>
            speedCmd =  kP * error;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	ee07 3a90 	vmov	s15, r3
 8000b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b62:	ed97 7a02 	vldr	s14, [r7, #8]
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8000b6e:	e002      	b.n	8000b76 <goDistanceP+0xf6>
        else
            speedCmd = 0.0f;
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	633b      	str	r3, [r7, #48]	@ 0x30

        // Clamp speed
        if (speedCmd > maxSpeed)  speedCmd = maxSpeed;
 8000b76:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000b7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b86:	dd01      	ble.n	8000b8c <goDistanceP+0x10c>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (speedCmd < -maxSpeed) speedCmd = -maxSpeed;
 8000b8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b90:	eef1 7a67 	vneg.f32	s15, s15
 8000b94:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000b98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ba0:	d505      	bpl.n	8000bae <goDistanceP+0x12e>
 8000ba2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ba6:	eef1 7a67 	vneg.f32	s15, s15
 8000baa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

        SetEscSpeed(speedCmd);
 8000bae:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8000bb2:	f7ff ff19 	bl	80009e8 <SetEscSpeed>

        // Minimal print every 500 ms
        if (HAL_GetTick() - lastPrint >= 500)
 8000bb6:	f000 fe91 	bl	80018dc <HAL_GetTick>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000bc4:	d3a3      	bcc.n	8000b0e <goDistanceP+0x8e>
        {
            printf("Δ=%ld | err=%ld | cmd=%.3f\n\r",
 8000bc6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000bca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bce:	ed8d 7b00 	vstr	d7, [sp]
 8000bd2:	697a      	ldr	r2, [r7, #20]
 8000bd4:	69b9      	ldr	r1, [r7, #24]
 8000bd6:	4809      	ldr	r0, [pc, #36]	@ (8000bfc <goDistanceP+0x17c>)
 8000bd8:	f007 faf2 	bl	80081c0 <iprintf>
                   (long)delta, (long)error, speedCmd);
            lastPrint = HAL_GetTick();
 8000bdc:	f000 fe7e 	bl	80018dc <HAL_GetTick>
 8000be0:	6378      	str	r0, [r7, #52]	@ 0x34
    {
 8000be2:	e794      	b.n	8000b0e <goDistanceP+0x8e>
 8000be4:	467b0800 	.word	0x467b0800
 8000be8:	0800a214 	.word	0x0800a214
 8000bec:	0800a190 	.word	0x0800a190
 8000bf0:	0800a248 	.word	0x0800a248
 8000bf4:	00000000 	.word	0x00000000
 8000bf8:	0800a26c 	.word	0x0800a26c
 8000bfc:	0800a298 	.word	0x0800a298

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000c06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c0a:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	da01      	bge.n	8000c16 <main+0x16>
  {
  Error_Handler();
 8000c12:	f000 fb03 	bl	800121c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c16:	f000 fddb 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c1a:	f000 f855 	bl	8000cc8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c1e:	4b25      	ldr	r3, [pc, #148]	@ (8000cb4 <main+0xb4>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c24:	4a23      	ldr	r2, [pc, #140]	@ (8000cb4 <main+0xb4>)
 8000c26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c2e:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <main+0xb4>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c38:	603b      	str	r3, [r7, #0]
 8000c3a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f001 ff4f 	bl	8002ae0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c42:	2100      	movs	r1, #0
 8000c44:	2000      	movs	r0, #0
 8000c46:	f001 ff65 	bl	8002b14 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c4e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c50:	bf00      	nop
 8000c52:	4b18      	ldr	r3, [pc, #96]	@ (8000cb4 <main+0xb4>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d104      	bne.n	8000c68 <main+0x68>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	1e5a      	subs	r2, r3, #1
 8000c62:	607a      	str	r2, [r7, #4]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	dcf4      	bgt.n	8000c52 <main+0x52>
if ( timeout < 0 )
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	da01      	bge.n	8000c72 <main+0x72>
{
Error_Handler();
 8000c6e:	f000 fad5 	bl	800121c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c72:	f000 fa41 	bl	80010f8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c76:	f000 f9f3 	bl	8001060 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000c7a:	f000 f8a1 	bl	8000dc0 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000c7e:	f000 f953 	bl	8000f28 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000c82:	f000 f99f 	bl	8000fc4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000c86:	2100      	movs	r1, #0
 8000c88:	480b      	ldr	r0, [pc, #44]	@ (8000cb8 <main+0xb8>)
 8000c8a:	f004 fe7b 	bl	8005984 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8000c8e:	2100      	movs	r1, #0
 8000c90:	480a      	ldr	r0, [pc, #40]	@ (8000cbc <main+0xbc>)
 8000c92:	f004 fe77 	bl	8005984 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8000c96:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8000cc0 <main+0xc0>
 8000c9a:	f7ff fe47 	bl	800092c <Turning_SetAngle>
//  goDistance(1, 0.5);
  goDistanceP(1, 0.00125, 0.5);
 8000c9e:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8000ca2:	eddf 0a08 	vldr	s1, [pc, #32]	@ 8000cc4 <main+0xc4>
 8000ca6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000caa:	f7ff fee9 	bl	8000a80 <goDistanceP>
//  debugSetup();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cae:	bf00      	nop
 8000cb0:	e7fd      	b.n	8000cae <main+0xae>
 8000cb2:	bf00      	nop
 8000cb4:	58024400 	.word	0x58024400
 8000cb8:	24000294 	.word	0x24000294
 8000cbc:	240002e0 	.word	0x240002e0
 8000cc0:	00000000 	.word	0x00000000
 8000cc4:	3aa3d70a 	.word	0x3aa3d70a

08000cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b09c      	sub	sp, #112	@ 0x70
 8000ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cd2:	224c      	movs	r2, #76	@ 0x4c
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f007 fac7 	bl	800826a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	2220      	movs	r2, #32
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f007 fac1 	bl	800826a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ce8:	2004      	movs	r0, #4
 8000cea:	f001 ff27 	bl	8002b3c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	603b      	str	r3, [r7, #0]
 8000cf2:	4b31      	ldr	r3, [pc, #196]	@ (8000db8 <SystemClock_Config+0xf0>)
 8000cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf6:	4a30      	ldr	r2, [pc, #192]	@ (8000db8 <SystemClock_Config+0xf0>)
 8000cf8:	f023 0301 	bic.w	r3, r3, #1
 8000cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8000db8 <SystemClock_Config+0xf0>)
 8000d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <SystemClock_Config+0xf4>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d10:	4a2a      	ldr	r2, [pc, #168]	@ (8000dbc <SystemClock_Config+0xf4>)
 8000d12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <SystemClock_Config+0xf4>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d20:	603b      	str	r3, [r7, #0]
 8000d22:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d24:	bf00      	nop
 8000d26:	4b25      	ldr	r3, [pc, #148]	@ (8000dbc <SystemClock_Config+0xf4>)
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d32:	d1f8      	bne.n	8000d26 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d34:	2302      	movs	r3, #2
 8000d36:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d3c:	2340      	movs	r3, #64	@ 0x40
 8000d3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d40:	2302      	movs	r3, #2
 8000d42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d44:	2300      	movs	r3, #0
 8000d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d48:	2304      	movs	r3, #4
 8000d4a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d4c:	230a      	movs	r3, #10
 8000d4e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d50:	2302      	movs	r3, #2
 8000d52:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d54:	2304      	movs	r3, #4
 8000d56:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d5c:	230c      	movs	r3, #12
 8000d5e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000d60:	2302      	movs	r3, #2
 8000d62:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 ff3f 	bl	8002bf0 <HAL_RCC_OscConfig>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d78:	f000 fa50 	bl	800121c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d7c:	233f      	movs	r3, #63	@ 0x3f
 8000d7e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d80:	2303      	movs	r3, #3
 8000d82:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d90:	2340      	movs	r3, #64	@ 0x40
 8000d92:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2101      	movs	r1, #1
 8000da0:	4618      	mov	r0, r3
 8000da2:	f002 fb7f 	bl	80034a4 <HAL_RCC_ClockConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000dac:	f000 fa36 	bl	800121c <Error_Handler>
  }
}
 8000db0:	bf00      	nop
 8000db2:	3770      	adds	r7, #112	@ 0x70
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	58000400 	.word	0x58000400
 8000dbc:	58024800 	.word	0x58024800

08000dc0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000dc6:	4b54      	ldr	r3, [pc, #336]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dc8:	4a54      	ldr	r2, [pc, #336]	@ (8000f1c <MX_FDCAN1_Init+0x15c>)
 8000dca:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000dcc:	4b52      	ldr	r3, [pc, #328]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000dd2:	4b51      	ldr	r3, [pc, #324]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000dde:	4b4e      	ldr	r3, [pc, #312]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000de4:	4b4c      	ldr	r3, [pc, #304]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000dea:	4b4b      	ldr	r3, [pc, #300]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dec:	2202      	movs	r2, #2
 8000dee:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000df0:	4b49      	ldr	r3, [pc, #292]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000df2:	2208      	movs	r2, #8
 8000df4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000df6:	4b48      	ldr	r3, [pc, #288]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000df8:	221f      	movs	r2, #31
 8000dfa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000dfc:	4b46      	ldr	r3, [pc, #280]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000dfe:	2208      	movs	r2, #8
 8000e00:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e02:	4b45      	ldr	r3, [pc, #276]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e08:	4b43      	ldr	r3, [pc, #268]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e0e:	4b42      	ldr	r3, [pc, #264]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e14:	4b40      	ldr	r3, [pc, #256]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e16:	2201      	movs	r2, #1
 8000e18:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e20:	4b3d      	ldr	r3, [pc, #244]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000e26:	4b3c      	ldr	r3, [pc, #240]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e2e:	2232      	movs	r2, #50	@ 0x32
 8000e30:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e32:	4b39      	ldr	r3, [pc, #228]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e34:	2204      	movs	r2, #4
 8000e36:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000e38:	4b37      	ldr	r3, [pc, #220]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e3e:	4b36      	ldr	r3, [pc, #216]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e40:	2204      	movs	r2, #4
 8000e42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e44:	4b34      	ldr	r3, [pc, #208]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e4a:	4b33      	ldr	r3, [pc, #204]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000e50:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000e56:	4b30      	ldr	r3, [pc, #192]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000e68:	4b2b      	ldr	r3, [pc, #172]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e6a:	2204      	movs	r2, #4
 8000e6c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000e6e:	482a      	ldr	r0, [pc, #168]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000e70:	f000 fe54 	bl	8001b1c <HAL_FDCAN_Init>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000e7a:	f000 f9cf 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000e7e:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 8000e84:	4b26      	ldr	r3, [pc, #152]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000e8a:	4b25      	ldr	r3, [pc, #148]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000e90:	4b23      	ldr	r3, [pc, #140]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8000e96:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 8000e9c:	4b20      	ldr	r3, [pc, #128]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	2102      	movs	r1, #2
 8000eac:	481a      	ldr	r0, [pc, #104]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000eae:	f001 f889 	bl	8001fc4 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000eb2:	491b      	ldr	r1, [pc, #108]	@ (8000f20 <MX_FDCAN1_Init+0x160>)
 8000eb4:	4818      	ldr	r0, [pc, #96]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000eb6:	f001 f80f 	bl	8001ed8 <HAL_FDCAN_ConfigFilter>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8000ec0:	f000 f9ac 	bl	800121c <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000ec4:	4814      	ldr	r0, [pc, #80]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000ec6:	f001 f8aa 	bl	800201e <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2101      	movs	r1, #1
 8000ece:	4812      	ldr	r0, [pc, #72]	@ (8000f18 <MX_FDCAN1_Init+0x158>)
 8000ed0:	f001 fa3c 	bl	800234c <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 8000ed4:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000ed6:	f240 1211 	movw	r2, #273	@ 0x111
 8000eda:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000eea:	2209      	movs	r2, #9
 8000eec:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000eee:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000ef6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000efa:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8000efc:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000efe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f02:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <MX_FDCAN1_Init+0x164>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240001f4 	.word	0x240001f4
 8000f1c:	4000a000 	.word	0x4000a000
 8000f20:	240003c0 	.word	0x240003c0
 8000f24:	240003e0 	.word	0x240003e0

08000f28 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
 8000f3c:	615a      	str	r2, [r3, #20]
 8000f3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000f40:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f42:	4a1f      	ldr	r2, [pc, #124]	@ (8000fc0 <MX_TIM13_Init+0x98>)
 8000f44:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000f46:	4b1d      	ldr	r3, [pc, #116]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f48:	224f      	movs	r2, #79	@ 0x4f
 8000f4a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000f52:	4b1a      	ldr	r3, [pc, #104]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f54:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f58:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f5a:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f60:	4b16      	ldr	r3, [pc, #88]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000f66:	4815      	ldr	r0, [pc, #84]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f68:	f004 fc54 	bl	8005814 <HAL_TIM_Base_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000f72:	f000 f953 	bl	800121c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000f76:	4811      	ldr	r0, [pc, #68]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000f78:	f004 fca3 	bl	80058c2 <HAL_TIM_PWM_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000f82:	f000 f94b 	bl	800121c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f86:	2360      	movs	r3, #96	@ 0x60
 8000f88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000f8a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000f8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4807      	ldr	r0, [pc, #28]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000fa0:	f004 fdfe 	bl	8005ba0 <HAL_TIM_PWM_ConfigChannel>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000faa:	f000 f937 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000fae:	4803      	ldr	r0, [pc, #12]	@ (8000fbc <MX_TIM13_Init+0x94>)
 8000fb0:	f000 fa1e 	bl	80013f0 <HAL_TIM_MspPostInit>

}
 8000fb4:	bf00      	nop
 8000fb6:	3720      	adds	r7, #32
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	24000294 	.word	0x24000294
 8000fc0:	40001c00 	.word	0x40001c00

08000fc4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b088      	sub	sp, #32
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
 8000fd8:	615a      	str	r2, [r3, #20]
 8000fda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000fde:	4a1f      	ldr	r2, [pc, #124]	@ (800105c <MX_TIM14_Init+0x98>)
 8000fe0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000fe4:	224f      	movs	r2, #79	@ 0x4f
 8000fe6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000ff0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000ff4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	@ (8001058 <MX_TIM14_Init+0x94>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001002:	4815      	ldr	r0, [pc, #84]	@ (8001058 <MX_TIM14_Init+0x94>)
 8001004:	f004 fc06 	bl	8005814 <HAL_TIM_Base_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800100e:	f000 f905 	bl	800121c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001012:	4811      	ldr	r0, [pc, #68]	@ (8001058 <MX_TIM14_Init+0x94>)
 8001014:	f004 fc55 	bl	80058c2 <HAL_TIM_PWM_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800101e:	f000 f8fd 	bl	800121c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001022:	2360      	movs	r3, #96	@ 0x60
 8001024:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001026:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800102a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	2200      	movs	r2, #0
 8001038:	4619      	mov	r1, r3
 800103a:	4807      	ldr	r0, [pc, #28]	@ (8001058 <MX_TIM14_Init+0x94>)
 800103c:	f004 fdb0 	bl	8005ba0 <HAL_TIM_PWM_ConfigChannel>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001046:	f000 f8e9 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 800104a:	4803      	ldr	r0, [pc, #12]	@ (8001058 <MX_TIM14_Init+0x94>)
 800104c:	f000 f9d0 	bl	80013f0 <HAL_TIM_MspPostInit>

}
 8001050:	bf00      	nop
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	240002e0 	.word	0x240002e0
 800105c:	40002000 	.word	0x40002000

08001060 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001064:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001066:	4a23      	ldr	r2, [pc, #140]	@ (80010f4 <MX_USART3_UART_Init+0x94>)
 8001068:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800106a:	4b21      	ldr	r3, [pc, #132]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 800106c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001070:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001072:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001078:	4b1d      	ldr	r3, [pc, #116]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800107e:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001084:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001086:	220c      	movs	r2, #12
 8001088:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108a:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001096:	4b16      	ldr	r3, [pc, #88]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800109c:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010a2:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010a8:	4811      	ldr	r0, [pc, #68]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 80010aa:	f005 fa28 	bl	80064fe <HAL_UART_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80010b4:	f000 f8b2 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b8:	2100      	movs	r1, #0
 80010ba:	480d      	ldr	r0, [pc, #52]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 80010bc:	f006 fabf 	bl	800763e <HAL_UARTEx_SetTxFifoThreshold>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80010c6:	f000 f8a9 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ca:	2100      	movs	r1, #0
 80010cc:	4808      	ldr	r0, [pc, #32]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 80010ce:	f006 faf4 	bl	80076ba <HAL_UARTEx_SetRxFifoThreshold>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80010d8:	f000 f8a0 	bl	800121c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010dc:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <MX_USART3_UART_Init+0x90>)
 80010de:	f006 fa75 	bl	80075cc <HAL_UARTEx_DisableFifoMode>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010e8:	f000 f898 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2400032c 	.word	0x2400032c
 80010f4:	40004800 	.word	0x40004800

080010f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08c      	sub	sp, #48	@ 0x30
 80010fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	f107 031c 	add.w	r3, r7, #28
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	4b40      	ldr	r3, [pc, #256]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001114:	4a3e      	ldr	r2, [pc, #248]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001116:	f043 0304 	orr.w	r3, r3, #4
 800111a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800111e:	4b3c      	ldr	r3, [pc, #240]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	61bb      	str	r3, [r7, #24]
 800112a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800112c:	4b38      	ldr	r3, [pc, #224]	@ (8001210 <MX_GPIO_Init+0x118>)
 800112e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001132:	4a37      	ldr	r2, [pc, #220]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001134:	f043 0320 	orr.w	r3, r3, #32
 8001138:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800113c:	4b34      	ldr	r3, [pc, #208]	@ (8001210 <MX_GPIO_Init+0x118>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001142:	f003 0320 	and.w	r3, r3, #32
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114a:	4b31      	ldr	r3, [pc, #196]	@ (8001210 <MX_GPIO_Init+0x118>)
 800114c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001150:	4a2f      	ldr	r2, [pc, #188]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001156:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115a:	4b2d      	ldr	r3, [pc, #180]	@ (8001210 <MX_GPIO_Init+0x118>)
 800115c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001160:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001168:	4b29      	ldr	r3, [pc, #164]	@ (8001210 <MX_GPIO_Init+0x118>)
 800116a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800116e:	4a28      	ldr	r2, [pc, #160]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001170:	f043 0302 	orr.w	r3, r3, #2
 8001174:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001178:	4b25      	ldr	r3, [pc, #148]	@ (8001210 <MX_GPIO_Init+0x118>)
 800117a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001186:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800118c:	4a20      	ldr	r2, [pc, #128]	@ (8001210 <MX_GPIO_Init+0x118>)
 800118e:	f043 0308 	orr.w	r3, r3, #8
 8001192:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001196:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <MX_GPIO_Init+0x118>)
 8001198:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800119c:	f003 0308 	and.w	r3, r3, #8
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <MX_GPIO_Init+0x118>)
 80011a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011aa:	4a19      	ldr	r2, [pc, #100]	@ (8001210 <MX_GPIO_Init+0x118>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011b4:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <MX_GPIO_Init+0x118>)
 80011b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f244 0101 	movw	r1, #16385	@ 0x4001
 80011c8:	4812      	ldr	r0, [pc, #72]	@ (8001214 <MX_GPIO_Init+0x11c>)
 80011ca:	f001 fc6f 	bl	8002aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 031c 	add.w	r3, r7, #28
 80011e0:	4619      	mov	r1, r3
 80011e2:	480d      	ldr	r0, [pc, #52]	@ (8001218 <MX_GPIO_Init+0x120>)
 80011e4:	f001 fab2 	bl	800274c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 80011e8:	f244 0301 	movw	r3, #16385	@ 0x4001
 80011ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fa:	f107 031c 	add.w	r3, r7, #28
 80011fe:	4619      	mov	r1, r3
 8001200:	4804      	ldr	r0, [pc, #16]	@ (8001214 <MX_GPIO_Init+0x11c>)
 8001202:	f001 faa3 	bl	800274c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001206:	bf00      	nop
 8001208:	3730      	adds	r7, #48	@ 0x30
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	58024400 	.word	0x58024400
 8001214:	58020400 	.word	0x58020400
 8001218:	58020800 	.word	0x58020800

0800121c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001220:	b672      	cpsid	i
}
 8001222:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <Error_Handler+0x8>

08001228 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001230:	1d39      	adds	r1, r7, #4
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	2201      	movs	r2, #1
 8001238:	4803      	ldr	r0, [pc, #12]	@ (8001248 <__io_putchar+0x20>)
 800123a:	f005 f9b0 	bl	800659e <HAL_UART_Transmit>
  return ch;
 800123e:	687b      	ldr	r3, [r7, #4]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2400032c 	.word	0x2400032c

0800124c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_MspInit+0x30>)
 8001254:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001258:	4a08      	ldr	r2, [pc, #32]	@ (800127c <HAL_MspInit+0x30>)
 800125a:	f043 0302 	orr.w	r3, r3, #2
 800125e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <HAL_MspInit+0x30>)
 8001264:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	58024400 	.word	0x58024400

08001280 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b0ba      	sub	sp, #232	@ 0xe8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	22c0      	movs	r2, #192	@ 0xc0
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f006 ffe2 	bl	800826a <memset>
  if(hfdcan->Instance==FDCAN1)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a31      	ldr	r2, [pc, #196]	@ (8001370 <HAL_FDCAN_MspInit+0xf0>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d15b      	bne.n	8001368 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80012b0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80012bc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80012c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	4618      	mov	r0, r3
 80012ca:	f002 fc77 	bl	8003bbc <HAL_RCCEx_PeriphCLKConfig>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80012d4:	f7ff ffa2 	bl	800121c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 80012da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80012de:	4a25      	ldr	r2, [pc, #148]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 80012e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80012e8:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 80012ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80012ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 80012f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 80012fe:	f043 0308 	orr.w	r3, r3, #8
 8001302:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001306:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <HAL_FDCAN_MspInit+0xf4>)
 8001308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130c:	f003 0308 	and.w	r3, r3, #8
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001314:	2301      	movs	r3, #1
 8001316:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001326:	2303      	movs	r3, #3
 8001328:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800132c:	2309      	movs	r3, #9
 800132e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001336:	4619      	mov	r1, r3
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <HAL_FDCAN_MspInit+0xf8>)
 800133a:	f001 fa07 	bl	800274c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800133e:	2302      	movs	r3, #2
 8001340:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800134a:	2301      	movs	r3, #1
 800134c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001356:	2309      	movs	r3, #9
 8001358:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001360:	4619      	mov	r1, r3
 8001362:	4805      	ldr	r0, [pc, #20]	@ (8001378 <HAL_FDCAN_MspInit+0xf8>)
 8001364:	f001 f9f2 	bl	800274c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001368:	bf00      	nop
 800136a:	37e8      	adds	r7, #232	@ 0xe8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	4000a000 	.word	0x4000a000
 8001374:	58024400 	.word	0x58024400
 8001378:	58020c00 	.word	0x58020c00

0800137c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a16      	ldr	r2, [pc, #88]	@ (80013e4 <HAL_TIM_Base_MspInit+0x68>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d10f      	bne.n	80013ae <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 8001390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001394:	4a14      	ldr	r2, [pc, #80]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 8001396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800139a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800139e:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 80013a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80013ac:	e013      	b.n	80013d6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a0e      	ldr	r2, [pc, #56]	@ (80013ec <HAL_TIM_Base_MspInit+0x70>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d10e      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 80013ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 80013c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013c8:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_TIM_Base_MspInit+0x6c>)
 80013ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40001c00 	.word	0x40001c00
 80013e8:	58024400 	.word	0x58024400
 80013ec:	40002000 	.word	0x40002000

080013f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	@ 0x28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a26      	ldr	r2, [pc, #152]	@ (80014a8 <HAL_TIM_MspPostInit+0xb8>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d120      	bne.n	8001454 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001412:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 8001414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001418:	4a24      	ldr	r2, [pc, #144]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 800141a:	f043 0320 	orr.w	r3, r3, #32
 800141e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001422:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 8001424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001428:	f003 0320 	and.w	r3, r3, #32
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001430:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001442:	2309      	movs	r3, #9
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	4818      	ldr	r0, [pc, #96]	@ (80014b0 <HAL_TIM_MspPostInit+0xc0>)
 800144e:	f001 f97d 	bl	800274c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001452:	e024      	b.n	800149e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a16      	ldr	r2, [pc, #88]	@ (80014b4 <HAL_TIM_MspPostInit+0xc4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d11f      	bne.n	800149e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 8001460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001464:	4a11      	ldr	r2, [pc, #68]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 8001466:	f043 0320 	orr.w	r3, r3, #32
 800146a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_TIM_MspPostInit+0xbc>)
 8001470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001474:	f003 0320 	and.w	r3, r3, #32
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800147c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800148e:	2309      	movs	r3, #9
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <HAL_TIM_MspPostInit+0xc0>)
 800149a:	f001 f957 	bl	800274c <HAL_GPIO_Init>
}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	@ 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40001c00 	.word	0x40001c00
 80014ac:	58024400 	.word	0x58024400
 80014b0:	58021400 	.word	0x58021400
 80014b4:	40002000 	.word	0x40002000

080014b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b0ba      	sub	sp, #232	@ 0xe8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	22c0      	movs	r2, #192	@ 0xc0
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f006 fec6 	bl	800826a <memset>
  if(huart->Instance==USART3)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a27      	ldr	r2, [pc, #156]	@ (8001580 <HAL_UART_MspInit+0xc8>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d146      	bne.n	8001576 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014e8:	f04f 0202 	mov.w	r2, #2
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 fb5c 	bl	8003bbc <HAL_RCCEx_PeriphCLKConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800150a:	f7ff fe87 	bl	800121c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800150e:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 8001510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001514:	4a1b      	ldr	r2, [pc, #108]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 8001516:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800151a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800151e:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 8001520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001524:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800152c:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 800152e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001532:	4a14      	ldr	r2, [pc, #80]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 8001534:	f043 0308 	orr.w	r3, r3, #8
 8001538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800153c:	4b11      	ldr	r3, [pc, #68]	@ (8001584 <HAL_UART_MspInit+0xcc>)
 800153e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800154a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800154e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001564:	2307      	movs	r3, #7
 8001566:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	@ (8001588 <HAL_UART_MspInit+0xd0>)
 8001572:	f001 f8eb 	bl	800274c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001576:	bf00      	nop
 8001578:	37e8      	adds	r7, #232	@ 0xe8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40004800 	.word	0x40004800
 8001584:	58024400 	.word	0x58024400
 8001588:	58020c00 	.word	0x58020c00

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <NMI_Handler+0x4>

08001594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <HardFault_Handler+0x4>

0800159c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <MemManage_Handler+0x4>

080015a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <BusFault_Handler+0x4>

080015ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <UsageFault_Handler+0x4>

080015b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015e2:	f000 f967 	bl	80018b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}

080015ea <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  return 1;
 80015ee:	2301      	movs	r3, #1
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <_kill>:

int _kill(int pid, int sig)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001604:	f006 fe84 	bl	8008310 <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	2216      	movs	r2, #22
 800160c:	601a      	str	r2, [r3, #0]
  return -1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <_exit>:

void _exit (int status)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001622:	f04f 31ff 	mov.w	r1, #4294967295
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ffe7 	bl	80015fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <_exit+0x12>

08001630 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	e00a      	b.n	8001658 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001642:	f3af 8000 	nop.w
 8001646:	4601      	mov	r1, r0
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	1c5a      	adds	r2, r3, #1
 800164c:	60ba      	str	r2, [r7, #8]
 800164e:	b2ca      	uxtb	r2, r1
 8001650:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	3301      	adds	r3, #1
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	429a      	cmp	r2, r3
 800165e:	dbf0      	blt.n	8001642 <_read+0x12>
  }

  return len;
 8001660:	687b      	ldr	r3, [r7, #4]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b086      	sub	sp, #24
 800166e:	af00      	add	r7, sp, #0
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	e009      	b.n	8001690 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	1c5a      	adds	r2, r3, #1
 8001680:	60ba      	str	r2, [r7, #8]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fdcf 	bl	8001228 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	3301      	adds	r3, #1
 800168e:	617b      	str	r3, [r7, #20]
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	429a      	cmp	r2, r3
 8001696:	dbf1      	blt.n	800167c <_write+0x12>
  }
  return len;
 8001698:	687b      	ldr	r3, [r7, #4]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3718      	adds	r7, #24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <_close>:

int _close(int file)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016ca:	605a      	str	r2, [r3, #4]
  return 0;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <_isatty>:

int _isatty(int file)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016e2:	2301      	movs	r3, #1
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001714:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <_sbrk+0x5c>)
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <_sbrk+0x60>)
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001720:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d102      	bne.n	800172e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001728:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <_sbrk+0x64>)
 800172a:	4a12      	ldr	r2, [pc, #72]	@ (8001774 <_sbrk+0x68>)
 800172c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	429a      	cmp	r2, r3
 800173a:	d207      	bcs.n	800174c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800173c:	f006 fde8 	bl	8008310 <__errno>
 8001740:	4603      	mov	r3, r0
 8001742:	220c      	movs	r2, #12
 8001744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295
 800174a:	e009      	b.n	8001760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <_sbrk+0x64>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001752:	4b07      	ldr	r3, [pc, #28]	@ (8001770 <_sbrk+0x64>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <_sbrk+0x64>)
 800175c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	24080000 	.word	0x24080000
 800176c:	00000400 	.word	0x00000400
 8001770:	24000408 	.word	0x24000408
 8001774:	24000560 	.word	0x24000560

08001778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001778:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80017b4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800177c:	f7ff f84c 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001780:	f7fe ff9c 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480c      	ldr	r0, [pc, #48]	@ (80017b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001786:	490d      	ldr	r1, [pc, #52]	@ (80017bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0a      	ldr	r2, [pc, #40]	@ (80017c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800179c:	4c0a      	ldr	r4, [pc, #40]	@ (80017c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017aa:	f006 fdb7 	bl	800831c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ae:	f7ff fa27 	bl	8000c00 <main>
  bx  lr
 80017b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017b4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80017b8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80017bc:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80017c0:	0800a6d4 	.word	0x0800a6d4
  ldr r2, =_sbss
 80017c4:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80017c8:	2400055c 	.word	0x2400055c

080017cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC3_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d6:	2003      	movs	r0, #3
 80017d8:	f000 f96e 	bl	8001ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80017dc:	f002 f818 	bl	8003810 <HAL_RCC_GetSysClockFreq>
 80017e0:	4602      	mov	r2, r0
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_Init+0x68>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	0a1b      	lsrs	r3, r3, #8
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	4913      	ldr	r1, [pc, #76]	@ (800183c <HAL_Init+0x6c>)
 80017ee:	5ccb      	ldrb	r3, [r1, r3]
 80017f0:	f003 031f 	and.w	r3, r3, #31
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
 80017f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_Init+0x68>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	4a0e      	ldr	r2, [pc, #56]	@ (800183c <HAL_Init+0x6c>)
 8001804:	5cd3      	ldrb	r3, [r2, r3]
 8001806:	f003 031f 	and.w	r3, r3, #31
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	fa22 f303 	lsr.w	r3, r2, r3
 8001810:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <HAL_Init+0x70>)
 8001812:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001814:	4a0b      	ldr	r2, [pc, #44]	@ (8001844 <HAL_Init+0x74>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800181a:	200f      	movs	r0, #15
 800181c:	f000 f814 	bl	8001848 <HAL_InitTick>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e002      	b.n	8001830 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800182a:	f7ff fd0f 	bl	800124c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	58024400 	.word	0x58024400
 800183c:	0800a304 	.word	0x0800a304
 8001840:	24000004 	.word	0x24000004
 8001844:	24000000 	.word	0x24000000

08001848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <HAL_InitTick+0x60>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e021      	b.n	80018a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800185c:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <HAL_InitTick+0x64>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <HAL_InitTick+0x60>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4619      	mov	r1, r3
 8001866:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186a:	fbb3 f3f1 	udiv	r3, r3, r1
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f000 f945 	bl	8001b02 <HAL_SYSTICK_Config>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e00e      	b.n	80018a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b0f      	cmp	r3, #15
 8001886:	d80a      	bhi.n	800189e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001888:	2200      	movs	r2, #0
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	f04f 30ff 	mov.w	r0, #4294967295
 8001890:	f000 f91d 	bl	8001ace <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001894:	4a06      	ldr	r2, [pc, #24]	@ (80018b0 <HAL_InitTick+0x68>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	e000      	b.n	80018a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	2400000c 	.word	0x2400000c
 80018ac:	24000000 	.word	0x24000000
 80018b0:	24000008 	.word	0x24000008

080018b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <HAL_IncTick+0x20>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <HAL_IncTick+0x24>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	4a04      	ldr	r2, [pc, #16]	@ (80018d8 <HAL_IncTick+0x24>)
 80018c6:	6013      	str	r3, [r2, #0]
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	2400000c 	.word	0x2400000c
 80018d8:	2400040c 	.word	0x2400040c

080018dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return uwTick;
 80018e0:	4b03      	ldr	r3, [pc, #12]	@ (80018f0 <HAL_GetTick+0x14>)
 80018e2:	681b      	ldr	r3, [r3, #0]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	2400040c 	.word	0x2400040c

080018f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018fc:	f7ff ffee 	bl	80018dc <HAL_GetTick>
 8001900:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800190c:	d005      	beq.n	800191a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <HAL_Delay+0x44>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4413      	add	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800191a:	bf00      	nop
 800191c:	f7ff ffde 	bl	80018dc <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	429a      	cmp	r2, r3
 800192a:	d8f7      	bhi.n	800191c <HAL_Delay+0x28>
  {
  }
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	2400000c 	.word	0x2400000c

0800193c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <HAL_GetREVID+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	0c1b      	lsrs	r3, r3, #16
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	5c001000 	.word	0x5c001000

08001954 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <__NVIC_SetPriorityGrouping+0x40>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001970:	4013      	ands	r3, r2
 8001972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <__NVIC_SetPriorityGrouping+0x44>)
 800197e:	4313      	orrs	r3, r2
 8001980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <__NVIC_SetPriorityGrouping+0x40>)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	60d3      	str	r3, [r2, #12]
}
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000ed00 	.word	0xe000ed00
 8001998:	05fa0000 	.word	0x05fa0000

0800199c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a0:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <__NVIC_GetPriorityGrouping+0x18>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	0a1b      	lsrs	r3, r3, #8
 80019a6:	f003 0307 	and.w	r3, r3, #7
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	db0a      	blt.n	80019e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	490c      	ldr	r1, [pc, #48]	@ (8001a04 <__NVIC_SetPriority+0x4c>)
 80019d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019d6:	0112      	lsls	r2, r2, #4
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	440b      	add	r3, r1
 80019dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e0:	e00a      	b.n	80019f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4908      	ldr	r1, [pc, #32]	@ (8001a08 <__NVIC_SetPriority+0x50>)
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	3b04      	subs	r3, #4
 80019f0:	0112      	lsls	r2, r2, #4
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	440b      	add	r3, r1
 80019f6:	761a      	strb	r2, [r3, #24]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	e000e100 	.word	0xe000e100
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b089      	sub	sp, #36	@ 0x24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	f1c3 0307 	rsb	r3, r3, #7
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	bf28      	it	cs
 8001a2a:	2304      	movcs	r3, #4
 8001a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3304      	adds	r3, #4
 8001a32:	2b06      	cmp	r3, #6
 8001a34:	d902      	bls.n	8001a3c <NVIC_EncodePriority+0x30>
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3b03      	subs	r3, #3
 8001a3a:	e000      	b.n	8001a3e <NVIC_EncodePriority+0x32>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	f04f 32ff 	mov.w	r2, #4294967295
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43da      	mvns	r2, r3
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	401a      	ands	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5e:	43d9      	mvns	r1, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a64:	4313      	orrs	r3, r2
         );
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3724      	adds	r7, #36	@ 0x24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a84:	d301      	bcc.n	8001a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a86:	2301      	movs	r3, #1
 8001a88:	e00f      	b.n	8001aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <SysTick_Config+0x40>)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a92:	210f      	movs	r1, #15
 8001a94:	f04f 30ff 	mov.w	r0, #4294967295
 8001a98:	f7ff ff8e 	bl	80019b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a9c:	4b05      	ldr	r3, [pc, #20]	@ (8001ab4 <SysTick_Config+0x40>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aa2:	4b04      	ldr	r3, [pc, #16]	@ (8001ab4 <SysTick_Config+0x40>)
 8001aa4:	2207      	movs	r2, #7
 8001aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	e000e010 	.word	0xe000e010

08001ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff ff47 	bl	8001954 <__NVIC_SetPriorityGrouping>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b086      	sub	sp, #24
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
 8001ada:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001adc:	f7ff ff5e 	bl	800199c <__NVIC_GetPriorityGrouping>
 8001ae0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	6978      	ldr	r0, [r7, #20]
 8001ae8:	f7ff ff90 	bl	8001a0c <NVIC_EncodePriority>
 8001aec:	4602      	mov	r2, r0
 8001aee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff5f 	bl	80019b8 <__NVIC_SetPriority>
}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffb2 	bl	8001a74 <SysTick_Config>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b098      	sub	sp, #96	@ 0x60
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001b24:	4a84      	ldr	r2, [pc, #528]	@ (8001d38 <HAL_FDCAN_Init+0x21c>)
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	224c      	movs	r2, #76	@ 0x4c
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f006 fc1b 	bl	800836a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e1c6      	b.n	8001ecc <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a7e      	ldr	r2, [pc, #504]	@ (8001d3c <HAL_FDCAN_Init+0x220>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d106      	bne.n	8001b56 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001b50:	461a      	mov	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d106      	bne.n	8001b70 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff fb88 	bl	8001280 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	699a      	ldr	r2, [r3, #24]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0210 	bic.w	r2, r2, #16
 8001b7e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b80:	f7ff feac 	bl	80018dc <HAL_GetTick>
 8001b84:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001b86:	e014      	b.n	8001bb2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001b88:	f7ff fea8 	bl	80018dc <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b0a      	cmp	r3, #10
 8001b94:	d90d      	bls.n	8001bb2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2203      	movs	r2, #3
 8001baa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e18c      	b.n	8001ecc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	f003 0308 	and.w	r3, r3, #8
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d0e3      	beq.n	8001b88 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bd0:	f7ff fe84 	bl	80018dc <HAL_GetTick>
 8001bd4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001bd6:	e014      	b.n	8001c02 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001bd8:	f7ff fe80 	bl	80018dc <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b0a      	cmp	r3, #10
 8001be4:	d90d      	bls.n	8001c02 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bec:	f043 0201 	orr.w	r2, r3, #1
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e164      	b.n	8001ecc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d0e3      	beq.n	8001bd8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	699a      	ldr	r2, [r3, #24]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0202 	orr.w	r2, r2, #2
 8001c1e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	7c1b      	ldrb	r3, [r3, #16]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d108      	bne.n	8001c3a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	699a      	ldr	r2, [r3, #24]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c36:	619a      	str	r2, [r3, #24]
 8001c38:	e007      	b.n	8001c4a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	699a      	ldr	r2, [r3, #24]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c48:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7c5b      	ldrb	r3, [r3, #17]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d108      	bne.n	8001c64 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	699a      	ldr	r2, [r3, #24]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c60:	619a      	str	r2, [r3, #24]
 8001c62:	e007      	b.n	8001c74 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	699a      	ldr	r2, [r3, #24]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c72:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7c9b      	ldrb	r3, [r3, #18]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d108      	bne.n	8001c8e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	699a      	ldr	r2, [r3, #24]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c8a:	619a      	str	r2, [r3, #24]
 8001c8c:	e007      	b.n	8001c9e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	699a      	ldr	r2, [r3, #24]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c9c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	699a      	ldr	r2, [r3, #24]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001cc2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	691a      	ldr	r2, [r3, #16]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0210 	bic.w	r2, r2, #16
 8001cd2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d108      	bne.n	8001cee <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	699a      	ldr	r2, [r3, #24]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f042 0204 	orr.w	r2, r2, #4
 8001cea:	619a      	str	r2, [r3, #24]
 8001cec:	e030      	b.n	8001d50 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d02c      	beq.n	8001d50 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d020      	beq.n	8001d40 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	699a      	ldr	r2, [r3, #24]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d0c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f042 0210 	orr.w	r2, r2, #16
 8001d1c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d114      	bne.n	8001d50 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	699a      	ldr	r2, [r3, #24]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f042 0220 	orr.w	r2, r2, #32
 8001d34:	619a      	str	r2, [r3, #24]
 8001d36:	e00b      	b.n	8001d50 <HAL_FDCAN_Init+0x234>
 8001d38:	0800a2b8 	.word	0x0800a2b8
 8001d3c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	699a      	ldr	r2, [r3, #24]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0220 	orr.w	r2, r2, #32
 8001d4e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d60:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001d68:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	695b      	ldr	r3, [r3, #20]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001d78:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d7a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001d84:	d115      	bne.n	8001db2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d90:	3b01      	subs	r3, #1
 8001d92:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001d94:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001d9e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	3b01      	subs	r3, #1
 8001da8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001dae:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001db0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00a      	beq.n	8001dd0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dd8:	4413      	add	r3, r2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d011      	beq.n	8001e02 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001de6:	f023 0107 	bic.w	r1, r3, #7
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	3360      	adds	r3, #96	@ 0x60
 8001df2:	443b      	add	r3, r7
 8001df4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d011      	beq.n	8001e2e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001e12:	f023 0107 	bic.w	r1, r3, #7
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	3360      	adds	r3, #96	@ 0x60
 8001e1e:	443b      	add	r3, r7
 8001e20:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d012      	beq.n	8001e5c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001e3e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	3360      	adds	r3, #96	@ 0x60
 8001e4a:	443b      	add	r3, r7
 8001e4c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001e50:	011a      	lsls	r2, r3, #4
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d012      	beq.n	8001e8a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001e6c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	3360      	adds	r3, #96	@ 0x60
 8001e78:	443b      	add	r3, r7
 8001e7a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001e7e:	021a      	lsls	r2, r3, #8
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	430a      	orrs	r2, r1
 8001e86:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a11      	ldr	r2, [pc, #68]	@ (8001ed4 <HAL_FDCAN_Init+0x3b8>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d107      	bne.n	8001ea4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f022 0203 	bic.w	r2, r2, #3
 8001ea2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 fabf 	bl	8002440 <FDCAN_CalcultateRamBlockAddresses>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001ec8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3760      	adds	r7, #96	@ 0x60
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	4000a000 	.word	0x4000a000

08001ed8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b087      	sub	sp, #28
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001ee8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d002      	beq.n	8001ef6 <HAL_FDCAN_ConfigFilter+0x1e>
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d157      	bne.n	8001fa6 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d12b      	bne.n	8001f56 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b07      	cmp	r3, #7
 8001f04:	d10d      	bne.n	8001f22 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001f12:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001f18:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001f1a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	e00e      	b.n	8001f40 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001f2e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001f36:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	e025      	b.n	8001fa2 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	075a      	lsls	r2, r3, #29
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	2b07      	cmp	r3, #7
 8001f6a:	d103      	bne.n	8001f74 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	e006      	b.n	8001f82 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	079a      	lsls	r2, r3, #30
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4413      	add	r3, r2
 8001f8e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e008      	b.n	8001fb8 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fac:	f043 0202 	orr.w	r2, r3, #2
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
  }
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	371c      	adds	r7, #28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
 8001fd0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d110      	bne.n	8002000 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001fe6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8001fec:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8001ff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e008      	b.n	8002012 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002006:	f043 0204 	orr.w	r2, r3, #4
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
  }
}
 8002012:	4618      	mov	r0, r3
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b01      	cmp	r3, #1
 8002030:	d111      	bne.n	8002056 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2202      	movs	r2, #2
 8002036:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	699a      	ldr	r2, [r3, #24]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0201 	bic.w	r2, r2, #1
 8002048:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	e008      	b.n	8002068 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800205c:	f043 0204 	orr.w	r2, r3, #4
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
  }
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002074:	b480      	push	{r7}
 8002076:	b08b      	sub	sp, #44	@ 0x2c
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800208c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800208e:	7efb      	ldrb	r3, [r7, #27]
 8002090:	2b02      	cmp	r3, #2
 8002092:	f040 8149 	bne.w	8002328 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	2b40      	cmp	r3, #64	@ 0x40
 800209a:	d14c      	bne.n	8002136 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80020a4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d109      	bne.n	80020c0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020b2:	f043 0220 	orr.w	r2, r3, #32
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e13c      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80020c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d109      	bne.n	80020e4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e12a      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80020ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020f4:	d10a      	bne.n	800210c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80020fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002106:	d101      	bne.n	800210c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002108:	2301      	movs	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002114:	0a1b      	lsrs	r3, r3, #8
 8002116:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	4413      	add	r3, r2
 800211e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	69f9      	ldr	r1, [r7, #28]
 800212a:	fb01 f303 	mul.w	r3, r1, r3
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
 8002134:	e068      	b.n	8002208 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2b41      	cmp	r3, #65	@ 0x41
 800213a:	d14c      	bne.n	80021d6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002144:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d109      	bne.n	8002160 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002152:	f043 0220 	orr.w	r2, r3, #32
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e0ec      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800216c:	2b00      	cmp	r3, #0
 800216e:	d109      	bne.n	8002184 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002176:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e0da      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800218c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002194:	d10a      	bne.n	80021ac <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800219e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80021a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021a6:	d101      	bne.n	80021ac <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80021a8:	2301      	movs	r3, #1
 80021aa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021ba:	69fa      	ldr	r2, [r7, #28]
 80021bc:	4413      	add	r3, r2
 80021be:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	69f9      	ldr	r1, [r7, #28]
 80021ca:	fb01 f303 	mul.w	r3, r1, r3
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80021d4:	e018      	b.n	8002208 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d309      	bcc.n	80021f4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021e6:	f043 0220 	orr.w	r2, r3, #32
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e0a2      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fc:	68b9      	ldr	r1, [r7, #8]
 80021fe:	fb01 f303 	mul.w	r3, r1, r3
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d107      	bne.n	800222c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	0c9b      	lsrs	r3, r3, #18
 8002222:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e005      	b.n	8002238 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800222c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002252:	3304      	adds	r3, #4
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b29a      	uxth	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	0c1b      	lsrs	r3, r3, #16
 8002266:	f003 020f 	and.w	r2, r3, #15
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800226e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	0e1b      	lsrs	r3, r3, #24
 800228c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	0fda      	lsrs	r2, r3, #31
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	3304      	adds	r3, #4
 80022a2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80022a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80022a8:	2300      	movs	r3, #0
 80022aa:	623b      	str	r3, [r7, #32]
 80022ac:	e00a      	b.n	80022c4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	6a3b      	ldr	r3, [r7, #32]
 80022b2:	441a      	add	r2, r3
 80022b4:	6839      	ldr	r1, [r7, #0]
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	440b      	add	r3, r1
 80022ba:	7812      	ldrb	r2, [r2, #0]
 80022bc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80022be:	6a3b      	ldr	r3, [r7, #32]
 80022c0:	3301      	adds	r3, #1
 80022c2:	623b      	str	r3, [r7, #32]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002348 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
 80022cc:	461a      	mov	r2, r3
 80022ce:	6a3b      	ldr	r3, [r7, #32]
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d3ec      	bcc.n	80022ae <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b40      	cmp	r3, #64	@ 0x40
 80022d8:	d105      	bne.n	80022e6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80022e4:	e01e      	b.n	8002324 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2b41      	cmp	r3, #65	@ 0x41
 80022ea:	d105      	bne.n	80022f8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	69fa      	ldr	r2, [r7, #28]
 80022f2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80022f6:	e015      	b.n	8002324 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b1f      	cmp	r3, #31
 80022fc:	d808      	bhi.n	8002310 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2101      	movs	r1, #1
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	fa01 f202 	lsl.w	r2, r1, r2
 800230a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800230e:	e009      	b.n	8002324 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f003 021f 	and.w	r2, r3, #31
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2101      	movs	r1, #1
 800231c:	fa01 f202 	lsl.w	r2, r1, r2
 8002320:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	e008      	b.n	800233a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800232e:	f043 0208 	orr.w	r2, r3, #8
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
  }
}
 800233a:	4618      	mov	r0, r3
 800233c:	372c      	adds	r7, #44	@ 0x2c
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	0800a314 	.word	0x0800a314

0800234c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800234c:	b480      	push	{r7}
 800234e:	b087      	sub	sp, #28
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800235e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002360:	7dfb      	ldrb	r3, [r7, #23]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d002      	beq.n	800236c <HAL_FDCAN_ActivateNotification+0x20>
 8002366:	7dfb      	ldrb	r3, [r7, #23]
 8002368:	2b02      	cmp	r3, #2
 800236a:	d155      	bne.n	8002418 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	4013      	ands	r3, r2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d108      	bne.n	800238c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0201 	orr.w	r2, r2, #1
 8002388:	65da      	str	r2, [r3, #92]	@ 0x5c
 800238a:	e014      	b.n	80023b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	4013      	ands	r3, r2
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	429a      	cmp	r2, r3
 800239a:	d108      	bne.n	80023ae <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0202 	orr.w	r2, r2, #2
 80023aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023ac:	e003      	b.n	80023b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2203      	movs	r2, #3
 80023b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d009      	beq.n	80023d4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <HAL_FDCAN_ActivateNotification+0xec>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	430b      	orrs	r3, r1
 8002404:	6553      	str	r3, [r2, #84]	@ 0x54
 8002406:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <HAL_FDCAN_ActivateNotification+0xf0>)
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	0f9b      	lsrs	r3, r3, #30
 800240e:	490b      	ldr	r1, [pc, #44]	@ (800243c <HAL_FDCAN_ActivateNotification+0xf0>)
 8002410:	4313      	orrs	r3, r2
 8002412:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	e008      	b.n	800242a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800241e:	f043 0202 	orr.w	r2, r3, #2
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	371c      	adds	r7, #28
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	3fcfffff 	.word	0x3fcfffff
 800243c:	4000a800 	.word	0x4000a800

08002440 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800244c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002456:	4ba7      	ldr	r3, [pc, #668]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002458:	4013      	ands	r3, r2
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	0091      	lsls	r1, r2, #2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	430b      	orrs	r3, r1
 8002464:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002470:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002478:	041a      	lsls	r2, r3, #16
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	430a      	orrs	r2, r1
 8002480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	4413      	add	r3, r2
 800248c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002496:	4b97      	ldr	r3, [pc, #604]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002498:	4013      	ands	r3, r2
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	0091      	lsls	r1, r2, #2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	430b      	orrs	r3, r1
 80024a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024b8:	041a      	lsls	r2, r3, #16
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	4413      	add	r3, r2
 80024ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80024d8:	4b86      	ldr	r3, [pc, #536]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80024da:	4013      	ands	r3, r2
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	0091      	lsls	r1, r2, #2
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80024f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	041a      	lsls	r2, r3, #16
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800250e:	fb02 f303 	mul.w	r3, r2, r3
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	4413      	add	r3, r2
 8002516:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002520:	4b74      	ldr	r3, [pc, #464]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002522:	4013      	ands	r3, r2
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	0091      	lsls	r1, r2, #2
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	430b      	orrs	r3, r1
 800252e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800253a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002542:	041a      	lsls	r2, r3, #16
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002556:	fb02 f303 	mul.w	r3, r2, r3
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	4413      	add	r3, r2
 800255e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002568:	4b62      	ldr	r3, [pc, #392]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800256a:	4013      	ands	r3, r2
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	0091      	lsls	r1, r2, #2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6812      	ldr	r2, [r2, #0]
 8002574:	430b      	orrs	r3, r1
 8002576:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	4413      	add	r3, r2
 800258a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002594:	4b57      	ldr	r3, [pc, #348]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002596:	4013      	ands	r3, r2
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	0091      	lsls	r1, r2, #2
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	430b      	orrs	r3, r1
 80025a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025ae:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b6:	041a      	lsls	r2, r3, #16
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	4413      	add	r3, r2
 80025cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80025d6:	4b47      	ldr	r3, [pc, #284]	@ (80026f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80025d8:	4013      	ands	r3, r2
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	0091      	lsls	r1, r2, #2
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	430b      	orrs	r3, r1
 80025e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025f0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f8:	041a      	lsls	r2, r3, #16
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800260c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002614:	061a      	lsls	r2, r3, #24
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002624:	4b34      	ldr	r3, [pc, #208]	@ (80026f8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002626:	4413      	add	r3, r2
 8002628:	009a      	lsls	r2, r3, #2
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	441a      	add	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	441a      	add	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800265a:	fb01 f303 	mul.w	r3, r1, r3
 800265e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002660:	441a      	add	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002672:	fb01 f303 	mul.w	r3, r1, r3
 8002676:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002678:	441a      	add	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800268a:	fb01 f303 	mul.w	r3, r1, r3
 800268e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002690:	441a      	add	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	441a      	add	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80026ba:	fb01 f303 	mul.w	r3, r1, r3
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	441a      	add	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80026dc:	441a      	add	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ea:	4a04      	ldr	r2, [pc, #16]	@ (80026fc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d915      	bls.n	800271c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80026f0:	e006      	b.n	8002700 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80026f2:	bf00      	nop
 80026f4:	ffff0003 	.word	0xffff0003
 80026f8:	10002b00 	.word	0x10002b00
 80026fc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002706:	f043 0220 	orr.w	r2, r3, #32
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2203      	movs	r2, #3
 8002714:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e010      	b.n	800273e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	e005      	b.n	8002730 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	3304      	adds	r3, #4
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	429a      	cmp	r2, r3
 800273a:	d3f3      	bcc.n	8002724 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop

0800274c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800275a:	4b89      	ldr	r3, [pc, #548]	@ (8002980 <HAL_GPIO_Init+0x234>)
 800275c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800275e:	e194      	b.n	8002a8a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	2101      	movs	r1, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa01 f303 	lsl.w	r3, r1, r3
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 8186 	beq.w	8002a84 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	2b01      	cmp	r3, #1
 8002782:	d005      	beq.n	8002790 <HAL_GPIO_Init+0x44>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f003 0303 	and.w	r3, r3, #3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d130      	bne.n	80027f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	2203      	movs	r2, #3
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	4013      	ands	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027c6:	2201      	movs	r2, #1
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	43db      	mvns	r3, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4013      	ands	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	091b      	lsrs	r3, r3, #4
 80027dc:	f003 0201 	and.w	r2, r3, #1
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	2b03      	cmp	r3, #3
 80027fc:	d017      	beq.n	800282e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	2203      	movs	r2, #3
 800280a:	fa02 f303 	lsl.w	r3, r2, r3
 800280e:	43db      	mvns	r3, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4013      	ands	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	689a      	ldr	r2, [r3, #8]
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4313      	orrs	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d123      	bne.n	8002882 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	08da      	lsrs	r2, r3, #3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	3208      	adds	r2, #8
 8002842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	220f      	movs	r2, #15
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4013      	ands	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	08da      	lsrs	r2, r3, #3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3208      	adds	r2, #8
 800287c:	69b9      	ldr	r1, [r7, #24]
 800287e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 0203 	and.w	r2, r3, #3
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80e0 	beq.w	8002a84 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002984 <HAL_GPIO_Init+0x238>)
 80028c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002984 <HAL_GPIO_Init+0x238>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80028d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002984 <HAL_GPIO_Init+0x238>)
 80028d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028e2:	4a29      	ldr	r2, [pc, #164]	@ (8002988 <HAL_GPIO_Init+0x23c>)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	089b      	lsrs	r3, r3, #2
 80028e8:	3302      	adds	r3, #2
 80028ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	220f      	movs	r2, #15
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a20      	ldr	r2, [pc, #128]	@ (800298c <HAL_GPIO_Init+0x240>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d052      	beq.n	80029b4 <HAL_GPIO_Init+0x268>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <HAL_GPIO_Init+0x244>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d031      	beq.n	800297a <HAL_GPIO_Init+0x22e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a1e      	ldr	r2, [pc, #120]	@ (8002994 <HAL_GPIO_Init+0x248>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d02b      	beq.n	8002976 <HAL_GPIO_Init+0x22a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a1d      	ldr	r2, [pc, #116]	@ (8002998 <HAL_GPIO_Init+0x24c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d025      	beq.n	8002972 <HAL_GPIO_Init+0x226>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a1c      	ldr	r2, [pc, #112]	@ (800299c <HAL_GPIO_Init+0x250>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d01f      	beq.n	800296e <HAL_GPIO_Init+0x222>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a1b      	ldr	r2, [pc, #108]	@ (80029a0 <HAL_GPIO_Init+0x254>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d019      	beq.n	800296a <HAL_GPIO_Init+0x21e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a1a      	ldr	r2, [pc, #104]	@ (80029a4 <HAL_GPIO_Init+0x258>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d013      	beq.n	8002966 <HAL_GPIO_Init+0x21a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a19      	ldr	r2, [pc, #100]	@ (80029a8 <HAL_GPIO_Init+0x25c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d00d      	beq.n	8002962 <HAL_GPIO_Init+0x216>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a18      	ldr	r2, [pc, #96]	@ (80029ac <HAL_GPIO_Init+0x260>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d007      	beq.n	800295e <HAL_GPIO_Init+0x212>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a17      	ldr	r2, [pc, #92]	@ (80029b0 <HAL_GPIO_Init+0x264>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d101      	bne.n	800295a <HAL_GPIO_Init+0x20e>
 8002956:	2309      	movs	r3, #9
 8002958:	e02d      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800295a:	230a      	movs	r3, #10
 800295c:	e02b      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800295e:	2308      	movs	r3, #8
 8002960:	e029      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 8002962:	2307      	movs	r3, #7
 8002964:	e027      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 8002966:	2306      	movs	r3, #6
 8002968:	e025      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800296a:	2305      	movs	r3, #5
 800296c:	e023      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800296e:	2304      	movs	r3, #4
 8002970:	e021      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 8002972:	2303      	movs	r3, #3
 8002974:	e01f      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 8002976:	2302      	movs	r3, #2
 8002978:	e01d      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800297a:	2301      	movs	r3, #1
 800297c:	e01b      	b.n	80029b6 <HAL_GPIO_Init+0x26a>
 800297e:	bf00      	nop
 8002980:	58000080 	.word	0x58000080
 8002984:	58024400 	.word	0x58024400
 8002988:	58000400 	.word	0x58000400
 800298c:	58020000 	.word	0x58020000
 8002990:	58020400 	.word	0x58020400
 8002994:	58020800 	.word	0x58020800
 8002998:	58020c00 	.word	0x58020c00
 800299c:	58021000 	.word	0x58021000
 80029a0:	58021400 	.word	0x58021400
 80029a4:	58021800 	.word	0x58021800
 80029a8:	58021c00 	.word	0x58021c00
 80029ac:	58022000 	.word	0x58022000
 80029b0:	58022400 	.word	0x58022400
 80029b4:	2300      	movs	r3, #0
 80029b6:	69fa      	ldr	r2, [r7, #28]
 80029b8:	f002 0203 	and.w	r2, r2, #3
 80029bc:	0092      	lsls	r2, r2, #2
 80029be:	4093      	lsls	r3, r2
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029c6:	4938      	ldr	r1, [pc, #224]	@ (8002aa8 <HAL_GPIO_Init+0x35c>)
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	089b      	lsrs	r3, r3, #2
 80029cc:	3302      	adds	r3, #2
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	43db      	mvns	r3, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4013      	ands	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d003      	beq.n	80029fa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80029fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	4013      	ands	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002a28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	3301      	adds	r3, #1
 8002a88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	fa22 f303 	lsr.w	r3, r2, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f47f ae63 	bne.w	8002760 <HAL_GPIO_Init+0x14>
  }
}
 8002a9a:	bf00      	nop
 8002a9c:	bf00      	nop
 8002a9e:	3724      	adds	r7, #36	@ 0x24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	58000400 	.word	0x58000400

08002aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	807b      	strh	r3, [r7, #2]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002abc:	787b      	ldrb	r3, [r7, #1]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ac2:	887a      	ldrh	r2, [r7, #2]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002ac8:	e003      	b.n	8002ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002aca:	887b      	ldrh	r3, [r7, #2]
 8002acc:	041a      	lsls	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	619a      	str	r2, [r3, #24]
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002ae8:	4a08      	ldr	r2, [pc, #32]	@ (8002b0c <HAL_HSEM_FastTake+0x2c>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3320      	adds	r3, #32
 8002aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af2:	4a07      	ldr	r2, [pc, #28]	@ (8002b10 <HAL_HSEM_FastTake+0x30>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d101      	bne.n	8002afc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e000      	b.n	8002afe <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	58026400 	.word	0x58026400
 8002b10:	80000300 	.word	0x80000300

08002b14 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002b1e:	4906      	ldr	r1, [pc, #24]	@ (8002b38 <HAL_HSEM_Release+0x24>)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	58026400 	.word	0x58026400

08002b3c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002b44:	4b29      	ldr	r3, [pc, #164]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	2b06      	cmp	r3, #6
 8002b4e:	d00a      	beq.n	8002b66 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002b50:	4b26      	ldr	r3, [pc, #152]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d001      	beq.n	8002b62 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e040      	b.n	8002be4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	e03e      	b.n	8002be4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b66:	4b21      	ldr	r3, [pc, #132]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002b6e:	491f      	ldr	r1, [pc, #124]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002b76:	f7fe feb1 	bl	80018dc <HAL_GetTick>
 8002b7a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b7c:	e009      	b.n	8002b92 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b7e:	f7fe fead 	bl	80018dc <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b8c:	d901      	bls.n	8002b92 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e028      	b.n	8002be4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b92:	4b16      	ldr	r3, [pc, #88]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b9e:	d1ee      	bne.n	8002b7e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b1e      	cmp	r3, #30
 8002ba4:	d008      	beq.n	8002bb8 <HAL_PWREx_ConfigSupply+0x7c>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002baa:	d005      	beq.n	8002bb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b1d      	cmp	r3, #29
 8002bb0:	d002      	beq.n	8002bb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b2d      	cmp	r3, #45	@ 0x2d
 8002bb6:	d114      	bne.n	8002be2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002bb8:	f7fe fe90 	bl	80018dc <HAL_GetTick>
 8002bbc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002bbe:	e009      	b.n	8002bd4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002bc0:	f7fe fe8c 	bl	80018dc <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bce:	d901      	bls.n	8002bd4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e007      	b.n	8002be4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002bd4:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <HAL_PWREx_ConfigSupply+0xb0>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be0:	d1ee      	bne.n	8002bc0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	58024800 	.word	0x58024800

08002bf0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08c      	sub	sp, #48	@ 0x30
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d102      	bne.n	8002c04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	f000 bc48 	b.w	8003494 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 8088 	beq.w	8002d22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c12:	4b99      	ldr	r3, [pc, #612]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c1c:	4b96      	ldr	r3, [pc, #600]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c24:	2b10      	cmp	r3, #16
 8002c26:	d007      	beq.n	8002c38 <HAL_RCC_OscConfig+0x48>
 8002c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c2a:	2b18      	cmp	r3, #24
 8002c2c:	d111      	bne.n	8002c52 <HAL_RCC_OscConfig+0x62>
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d10c      	bne.n	8002c52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c38:	4b8f      	ldr	r3, [pc, #572]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d06d      	beq.n	8002d20 <HAL_RCC_OscConfig+0x130>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d169      	bne.n	8002d20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	f000 bc21 	b.w	8003494 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c5a:	d106      	bne.n	8002c6a <HAL_RCC_OscConfig+0x7a>
 8002c5c:	4b86      	ldr	r3, [pc, #536]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a85      	ldr	r2, [pc, #532]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	e02e      	b.n	8002cc8 <HAL_RCC_OscConfig+0xd8>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x9c>
 8002c72:	4b81      	ldr	r3, [pc, #516]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a80      	ldr	r2, [pc, #512]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	4b7e      	ldr	r3, [pc, #504]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7d      	ldr	r2, [pc, #500]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c88:	6013      	str	r3, [r2, #0]
 8002c8a:	e01d      	b.n	8002cc8 <HAL_RCC_OscConfig+0xd8>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c94:	d10c      	bne.n	8002cb0 <HAL_RCC_OscConfig+0xc0>
 8002c96:	4b78      	ldr	r3, [pc, #480]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a77      	ldr	r2, [pc, #476]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002c9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	4b75      	ldr	r3, [pc, #468]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a74      	ldr	r2, [pc, #464]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cac:	6013      	str	r3, [r2, #0]
 8002cae:	e00b      	b.n	8002cc8 <HAL_RCC_OscConfig+0xd8>
 8002cb0:	4b71      	ldr	r3, [pc, #452]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a70      	ldr	r2, [pc, #448]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002cb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cba:	6013      	str	r3, [r2, #0]
 8002cbc:	4b6e      	ldr	r3, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a6d      	ldr	r2, [pc, #436]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002cc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd0:	f7fe fe04 	bl	80018dc <HAL_GetTick>
 8002cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd8:	f7fe fe00 	bl	80018dc <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b64      	cmp	r3, #100	@ 0x64
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e3d4      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cea:	4b63      	ldr	r3, [pc, #396]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0xe8>
 8002cf6:	e014      	b.n	8002d22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fdf0 	bl	80018dc <HAL_GetTick>
 8002cfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d00:	f7fe fdec 	bl	80018dc <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b64      	cmp	r3, #100	@ 0x64
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e3c0      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002d12:	4b59      	ldr	r3, [pc, #356]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x110>
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80ca 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d30:	4b51      	ldr	r3, [pc, #324]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d38:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d007      	beq.n	8002d56 <HAL_RCC_OscConfig+0x166>
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	2b18      	cmp	r3, #24
 8002d4a:	d156      	bne.n	8002dfa <HAL_RCC_OscConfig+0x20a>
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d151      	bne.n	8002dfa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d56:	4b48      	ldr	r3, [pc, #288]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_RCC_OscConfig+0x17e>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e392      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d6e:	4b42      	ldr	r3, [pc, #264]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 0219 	bic.w	r2, r3, #25
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	493f      	ldr	r1, [pc, #252]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d80:	f7fe fdac 	bl	80018dc <HAL_GetTick>
 8002d84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d88:	f7fe fda8 	bl	80018dc <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e37c      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d9a:	4b37      	ldr	r3, [pc, #220]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da6:	f7fe fdc9 	bl	800193c <HAL_GetREVID>
 8002daa:	4603      	mov	r3, r0
 8002dac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d817      	bhi.n	8002de4 <HAL_RCC_OscConfig+0x1f4>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2b40      	cmp	r3, #64	@ 0x40
 8002dba:	d108      	bne.n	8002dce <HAL_RCC_OscConfig+0x1de>
 8002dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dcc:	e07a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dce:	4b2a      	ldr	r3, [pc, #168]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	031b      	lsls	r3, r3, #12
 8002ddc:	4926      	ldr	r1, [pc, #152]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002de2:	e06f      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de4:	4b24      	ldr	r3, [pc, #144]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	061b      	lsls	r3, r3, #24
 8002df2:	4921      	ldr	r1, [pc, #132]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df8:	e064      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d047      	beq.n	8002e92 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002e02:	4b1d      	ldr	r3, [pc, #116]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 0219 	bic.w	r2, r3, #25
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	491a      	ldr	r1, [pc, #104]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7fe fd62 	bl	80018dc <HAL_GetTick>
 8002e18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e1c:	f7fe fd5e 	bl	80018dc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e332      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3a:	f7fe fd7f 	bl	800193c <HAL_GetREVID>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d819      	bhi.n	8002e7c <HAL_RCC_OscConfig+0x28c>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	2b40      	cmp	r3, #64	@ 0x40
 8002e4e:	d108      	bne.n	8002e62 <HAL_RCC_OscConfig+0x272>
 8002e50:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002e58:	4a07      	ldr	r2, [pc, #28]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e5e:	6053      	str	r3, [r2, #4]
 8002e60:	e030      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
 8002e62:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	031b      	lsls	r3, r3, #12
 8002e70:	4901      	ldr	r1, [pc, #4]	@ (8002e78 <HAL_RCC_OscConfig+0x288>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	604b      	str	r3, [r1, #4]
 8002e76:	e025      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
 8002e78:	58024400 	.word	0x58024400
 8002e7c:	4b9a      	ldr	r3, [pc, #616]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	061b      	lsls	r3, r3, #24
 8002e8a:	4997      	ldr	r1, [pc, #604]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	604b      	str	r3, [r1, #4]
 8002e90:	e018      	b.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e92:	4b95      	ldr	r3, [pc, #596]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a94      	ldr	r2, [pc, #592]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002e98:	f023 0301 	bic.w	r3, r3, #1
 8002e9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9e:	f7fe fd1d 	bl	80018dc <HAL_GetTick>
 8002ea2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ea6:	f7fe fd19 	bl	80018dc <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e2ed      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002eb8:	4b8b      	ldr	r3, [pc, #556]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1f0      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0310 	and.w	r3, r3, #16
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80a9 	beq.w	8003024 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ed2:	4b85      	ldr	r3, [pc, #532]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002eda:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002edc:	4b82      	ldr	r3, [pc, #520]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d007      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x308>
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2b18      	cmp	r3, #24
 8002eec:	d13a      	bne.n	8002f64 <HAL_RCC_OscConfig+0x374>
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d135      	bne.n	8002f64 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ef8:	4b7b      	ldr	r3, [pc, #492]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_OscConfig+0x320>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	2b80      	cmp	r3, #128	@ 0x80
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e2c1      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f10:	f7fe fd14 	bl	800193c <HAL_GetREVID>
 8002f14:	4603      	mov	r3, r0
 8002f16:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d817      	bhi.n	8002f4e <HAL_RCC_OscConfig+0x35e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	2b20      	cmp	r3, #32
 8002f24:	d108      	bne.n	8002f38 <HAL_RCC_OscConfig+0x348>
 8002f26:	4b70      	ldr	r3, [pc, #448]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002f2e:	4a6e      	ldr	r2, [pc, #440]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f34:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f36:	e075      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f38:	4b6b      	ldr	r3, [pc, #428]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	069b      	lsls	r3, r3, #26
 8002f46:	4968      	ldr	r1, [pc, #416]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f4c:	e06a      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f4e:	4b66      	ldr	r3, [pc, #408]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	061b      	lsls	r3, r3, #24
 8002f5c:	4962      	ldr	r1, [pc, #392]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002f62:	e05f      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d042      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002f6c:	4b5e      	ldr	r3, [pc, #376]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a5d      	ldr	r2, [pc, #372]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7fe fcb0 	bl	80018dc <HAL_GetTick>
 8002f7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f80:	f7fe fcac 	bl	80018dc <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e280      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f92:	4b55      	ldr	r3, [pc, #340]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f9e:	f7fe fccd 	bl	800193c <HAL_GetREVID>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d817      	bhi.n	8002fdc <HAL_RCC_OscConfig+0x3ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a1b      	ldr	r3, [r3, #32]
 8002fb0:	2b20      	cmp	r3, #32
 8002fb2:	d108      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x3d6>
 8002fb4:	4b4c      	ldr	r3, [pc, #304]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002fbc:	4a4a      	ldr	r2, [pc, #296]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002fc2:	6053      	str	r3, [r2, #4]
 8002fc4:	e02e      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
 8002fc6:	4b48      	ldr	r3, [pc, #288]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	069b      	lsls	r3, r3, #26
 8002fd4:	4944      	ldr	r1, [pc, #272]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	604b      	str	r3, [r1, #4]
 8002fda:	e023      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
 8002fdc:	4b42      	ldr	r3, [pc, #264]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	061b      	lsls	r3, r3, #24
 8002fea:	493f      	ldr	r1, [pc, #252]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	60cb      	str	r3, [r1, #12]
 8002ff0:	e018      	b.n	8003024 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002ff2:	4b3d      	ldr	r3, [pc, #244]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a3c      	ldr	r2, [pc, #240]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8002ff8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fe fc6d 	bl	80018dc <HAL_GetTick>
 8003002:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003006:	f7fe fc69 	bl	80018dc <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e23d      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003018:	4b33      	ldr	r3, [pc, #204]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f0      	bne.n	8003006 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0308 	and.w	r3, r3, #8
 800302c:	2b00      	cmp	r3, #0
 800302e:	d036      	beq.n	800309e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d019      	beq.n	800306c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003038:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 800303a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800303c:	4a2a      	ldr	r2, [pc, #168]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 800303e:	f043 0301 	orr.w	r3, r3, #1
 8003042:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7fe fc4a 	bl	80018dc <HAL_GetTick>
 8003048:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800304c:	f7fe fc46 	bl	80018dc <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e21a      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800305e:	4b22      	ldr	r3, [pc, #136]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8003060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x45c>
 800306a:	e018      	b.n	800309e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800306c:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 800306e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003070:	4a1d      	ldr	r2, [pc, #116]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8003072:	f023 0301 	bic.w	r3, r3, #1
 8003076:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003078:	f7fe fc30 	bl	80018dc <HAL_GetTick>
 800307c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003080:	f7fe fc2c 	bl	80018dc <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e200      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003092:	4b15      	ldr	r3, [pc, #84]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 8003094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0320 	and.w	r3, r3, #32
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d039      	beq.n	800311e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d01c      	beq.n	80030ec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030b2:	4b0d      	ldr	r3, [pc, #52]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0c      	ldr	r2, [pc, #48]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 80030b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030be:	f7fe fc0d 	bl	80018dc <HAL_GetTick>
 80030c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030c6:	f7fe fc09 	bl	80018dc <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e1dd      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80030d8:	4b03      	ldr	r3, [pc, #12]	@ (80030e8 <HAL_RCC_OscConfig+0x4f8>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x4d6>
 80030e4:	e01b      	b.n	800311e <HAL_RCC_OscConfig+0x52e>
 80030e6:	bf00      	nop
 80030e8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030ec:	4b9b      	ldr	r3, [pc, #620]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a9a      	ldr	r2, [pc, #616]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80030f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80030f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80030f8:	f7fe fbf0 	bl	80018dc <HAL_GetTick>
 80030fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003100:	f7fe fbec 	bl	80018dc <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e1c0      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003112:	4b92      	ldr	r3, [pc, #584]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 8081 	beq.w	800322e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800312c:	4b8c      	ldr	r3, [pc, #560]	@ (8003360 <HAL_RCC_OscConfig+0x770>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a8b      	ldr	r2, [pc, #556]	@ (8003360 <HAL_RCC_OscConfig+0x770>)
 8003132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003136:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003138:	f7fe fbd0 	bl	80018dc <HAL_GetTick>
 800313c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003140:	f7fe fbcc 	bl	80018dc <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b64      	cmp	r3, #100	@ 0x64
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e1a0      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003152:	4b83      	ldr	r3, [pc, #524]	@ (8003360 <HAL_RCC_OscConfig+0x770>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315a:	2b00      	cmp	r3, #0
 800315c:	d0f0      	beq.n	8003140 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d106      	bne.n	8003174 <HAL_RCC_OscConfig+0x584>
 8003166:	4b7d      	ldr	r3, [pc, #500]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316a:	4a7c      	ldr	r2, [pc, #496]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6713      	str	r3, [r2, #112]	@ 0x70
 8003172:	e02d      	b.n	80031d0 <HAL_RCC_OscConfig+0x5e0>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10c      	bne.n	8003196 <HAL_RCC_OscConfig+0x5a6>
 800317c:	4b77      	ldr	r3, [pc, #476]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800317e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003180:	4a76      	ldr	r2, [pc, #472]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003182:	f023 0301 	bic.w	r3, r3, #1
 8003186:	6713      	str	r3, [r2, #112]	@ 0x70
 8003188:	4b74      	ldr	r3, [pc, #464]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800318a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318c:	4a73      	ldr	r2, [pc, #460]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800318e:	f023 0304 	bic.w	r3, r3, #4
 8003192:	6713      	str	r3, [r2, #112]	@ 0x70
 8003194:	e01c      	b.n	80031d0 <HAL_RCC_OscConfig+0x5e0>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	2b05      	cmp	r3, #5
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x5c8>
 800319e:	4b6f      	ldr	r3, [pc, #444]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a2:	4a6e      	ldr	r2, [pc, #440]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031a4:	f043 0304 	orr.w	r3, r3, #4
 80031a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031aa:	4b6c      	ldr	r3, [pc, #432]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	4a6b      	ldr	r2, [pc, #428]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b6:	e00b      	b.n	80031d0 <HAL_RCC_OscConfig+0x5e0>
 80031b8:	4b68      	ldr	r3, [pc, #416]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031bc:	4a67      	ldr	r2, [pc, #412]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c4:	4b65      	ldr	r3, [pc, #404]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c8:	4a64      	ldr	r2, [pc, #400]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031ca:	f023 0304 	bic.w	r3, r3, #4
 80031ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d015      	beq.n	8003204 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d8:	f7fe fb80 	bl	80018dc <HAL_GetTick>
 80031dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031de:	e00a      	b.n	80031f6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e0:	f7fe fb7c 	bl	80018dc <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e14e      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031f6:	4b59      	ldr	r3, [pc, #356]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80031f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0ee      	beq.n	80031e0 <HAL_RCC_OscConfig+0x5f0>
 8003202:	e014      	b.n	800322e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003204:	f7fe fb6a 	bl	80018dc <HAL_GetTick>
 8003208:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800320a:	e00a      	b.n	8003222 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320c:	f7fe fb66 	bl	80018dc <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e138      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003222:	4b4e      	ldr	r3, [pc, #312]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ee      	bne.n	800320c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 812d 	beq.w	8003492 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003238:	4b48      	ldr	r3, [pc, #288]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003240:	2b18      	cmp	r3, #24
 8003242:	f000 80bd 	beq.w	80033c0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	2b02      	cmp	r3, #2
 800324c:	f040 809e 	bne.w	800338c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003250:	4b42      	ldr	r3, [pc, #264]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a41      	ldr	r2, [pc, #260]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800325a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325c:	f7fe fb3e 	bl	80018dc <HAL_GetTick>
 8003260:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7fe fb3a 	bl	80018dc <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e10e      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003276:	4b39      	ldr	r3, [pc, #228]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003282:	4b36      	ldr	r3, [pc, #216]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003286:	4b37      	ldr	r3, [pc, #220]	@ (8003364 <HAL_RCC_OscConfig+0x774>)
 8003288:	4013      	ands	r3, r2
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003292:	0112      	lsls	r2, r2, #4
 8003294:	430a      	orrs	r2, r1
 8003296:	4931      	ldr	r1, [pc, #196]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003298:	4313      	orrs	r3, r2
 800329a:	628b      	str	r3, [r1, #40]	@ 0x28
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a0:	3b01      	subs	r3, #1
 80032a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032aa:	3b01      	subs	r3, #1
 80032ac:	025b      	lsls	r3, r3, #9
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	431a      	orrs	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b6:	3b01      	subs	r3, #1
 80032b8:	041b      	lsls	r3, r3, #16
 80032ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c4:	3b01      	subs	r3, #1
 80032c6:	061b      	lsls	r3, r3, #24
 80032c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80032cc:	4923      	ldr	r1, [pc, #140]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80032d2:	4b22      	ldr	r3, [pc, #136]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d6:	4a21      	ldr	r2, [pc, #132]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032d8:	f023 0301 	bic.w	r3, r3, #1
 80032dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80032de:	4b1f      	ldr	r3, [pc, #124]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032e2:	4b21      	ldr	r3, [pc, #132]	@ (8003368 <HAL_RCC_OscConfig+0x778>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032ea:	00d2      	lsls	r2, r2, #3
 80032ec:	491b      	ldr	r1, [pc, #108]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80032f2:	4b1a      	ldr	r3, [pc, #104]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 80032f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f6:	f023 020c 	bic.w	r2, r3, #12
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	4917      	ldr	r1, [pc, #92]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003300:	4313      	orrs	r3, r2
 8003302:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003304:	4b15      	ldr	r3, [pc, #84]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	f023 0202 	bic.w	r2, r3, #2
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003310:	4912      	ldr	r1, [pc, #72]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003312:	4313      	orrs	r3, r2
 8003314:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003316:	4b11      	ldr	r3, [pc, #68]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331a:	4a10      	ldr	r2, [pc, #64]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800331c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003320:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003322:	4b0e      	ldr	r3, [pc, #56]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003326:	4a0d      	ldr	r2, [pc, #52]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800332c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800332e:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003332:	4a0a      	ldr	r2, [pc, #40]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003338:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800333a:	4b08      	ldr	r3, [pc, #32]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333e:	4a07      	ldr	r2, [pc, #28]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003346:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a04      	ldr	r2, [pc, #16]	@ (800335c <HAL_RCC_OscConfig+0x76c>)
 800334c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003352:	f7fe fac3 	bl	80018dc <HAL_GetTick>
 8003356:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003358:	e011      	b.n	800337e <HAL_RCC_OscConfig+0x78e>
 800335a:	bf00      	nop
 800335c:	58024400 	.word	0x58024400
 8003360:	58024800 	.word	0x58024800
 8003364:	fffffc0c 	.word	0xfffffc0c
 8003368:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336c:	f7fe fab6 	bl	80018dc <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e08a      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800337e:	4b47      	ldr	r3, [pc, #284]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x77c>
 800338a:	e082      	b.n	8003492 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338c:	4b43      	ldr	r3, [pc, #268]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a42      	ldr	r2, [pc, #264]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003392:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003398:	f7fe faa0 	bl	80018dc <HAL_GetTick>
 800339c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a0:	f7fe fa9c 	bl	80018dc <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e070      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033b2:	4b3a      	ldr	r3, [pc, #232]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1f0      	bne.n	80033a0 <HAL_RCC_OscConfig+0x7b0>
 80033be:	e068      	b.n	8003492 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80033c0:	4b36      	ldr	r3, [pc, #216]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 80033c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80033c6:	4b35      	ldr	r3, [pc, #212]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d031      	beq.n	8003438 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f003 0203 	and.w	r2, r3, #3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033de:	429a      	cmp	r2, r3
 80033e0:	d12a      	bne.n	8003438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d122      	bne.n	8003438 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80033fe:	429a      	cmp	r2, r3
 8003400:	d11a      	bne.n	8003438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	0a5b      	lsrs	r3, r3, #9
 8003406:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d111      	bne.n	8003438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	0c1b      	lsrs	r3, r3, #16
 8003418:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003422:	429a      	cmp	r2, r3
 8003424:	d108      	bne.n	8003438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	0e1b      	lsrs	r3, r3, #24
 800342a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003432:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e02b      	b.n	8003494 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800343c:	4b17      	ldr	r3, [pc, #92]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 800343e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003446:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	429a      	cmp	r2, r3
 8003450:	d01f      	beq.n	8003492 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003452:	4b12      	ldr	r3, [pc, #72]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003456:	4a11      	ldr	r2, [pc, #68]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003458:	f023 0301 	bic.w	r3, r3, #1
 800345c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800345e:	f7fe fa3d 	bl	80018dc <HAL_GetTick>
 8003462:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003464:	bf00      	nop
 8003466:	f7fe fa39 	bl	80018dc <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346e:	4293      	cmp	r3, r2
 8003470:	d0f9      	beq.n	8003466 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003472:	4b0a      	ldr	r3, [pc, #40]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003474:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003476:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <HAL_RCC_OscConfig+0x8b0>)
 8003478:	4013      	ands	r3, r2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800347e:	00d2      	lsls	r2, r2, #3
 8003480:	4906      	ldr	r1, [pc, #24]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003482:	4313      	orrs	r3, r2
 8003484:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003486:	4b05      	ldr	r3, [pc, #20]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 8003488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348a:	4a04      	ldr	r2, [pc, #16]	@ (800349c <HAL_RCC_OscConfig+0x8ac>)
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3730      	adds	r7, #48	@ 0x30
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	58024400 	.word	0x58024400
 80034a0:	ffff0007 	.word	0xffff0007

080034a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e19c      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b8:	4b8a      	ldr	r3, [pc, #552]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 030f 	and.w	r3, r3, #15
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d910      	bls.n	80034e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b87      	ldr	r3, [pc, #540]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f023 020f 	bic.w	r2, r3, #15
 80034ce:	4985      	ldr	r1, [pc, #532]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d6:	4b83      	ldr	r3, [pc, #524]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d001      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e184      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0304 	and.w	r3, r3, #4
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d010      	beq.n	8003516 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	4b7b      	ldr	r3, [pc, #492]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003500:	429a      	cmp	r2, r3
 8003502:	d908      	bls.n	8003516 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003504:	4b78      	ldr	r3, [pc, #480]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	4975      	ldr	r1, [pc, #468]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003512:	4313      	orrs	r3, r2
 8003514:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d010      	beq.n	8003544 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	695a      	ldr	r2, [r3, #20]
 8003526:	4b70      	ldr	r3, [pc, #448]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800352e:	429a      	cmp	r2, r3
 8003530:	d908      	bls.n	8003544 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003532:	4b6d      	ldr	r3, [pc, #436]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	496a      	ldr	r1, [pc, #424]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003540:	4313      	orrs	r3, r2
 8003542:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d010      	beq.n	8003572 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699a      	ldr	r2, [r3, #24]
 8003554:	4b64      	ldr	r3, [pc, #400]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003556:	69db      	ldr	r3, [r3, #28]
 8003558:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800355c:	429a      	cmp	r2, r3
 800355e:	d908      	bls.n	8003572 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003560:	4b61      	ldr	r3, [pc, #388]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003562:	69db      	ldr	r3, [r3, #28]
 8003564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	495e      	ldr	r1, [pc, #376]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 800356e:	4313      	orrs	r3, r2
 8003570:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d010      	beq.n	80035a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	69da      	ldr	r2, [r3, #28]
 8003582:	4b59      	ldr	r3, [pc, #356]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003584:	6a1b      	ldr	r3, [r3, #32]
 8003586:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800358a:	429a      	cmp	r2, r3
 800358c:	d908      	bls.n	80035a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800358e:	4b56      	ldr	r3, [pc, #344]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	4953      	ldr	r1, [pc, #332]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 800359c:	4313      	orrs	r3, r2
 800359e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d010      	beq.n	80035ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	4b4d      	ldr	r3, [pc, #308]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d908      	bls.n	80035ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035bc:	4b4a      	ldr	r3, [pc, #296]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	f023 020f 	bic.w	r2, r3, #15
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4947      	ldr	r1, [pc, #284]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d055      	beq.n	8003686 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80035da:	4b43      	ldr	r3, [pc, #268]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	4940      	ldr	r1, [pc, #256]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d107      	bne.n	8003604 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035f4:	4b3c      	ldr	r3, [pc, #240]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d121      	bne.n	8003644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0f6      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d107      	bne.n	800361c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800360c:	4b36      	ldr	r3, [pc, #216]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d115      	bne.n	8003644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e0ea      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d107      	bne.n	8003634 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e0de      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003634:	4b2c      	ldr	r3, [pc, #176]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0d6      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003644:	4b28      	ldr	r3, [pc, #160]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	f023 0207 	bic.w	r2, r3, #7
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	4925      	ldr	r1, [pc, #148]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003652:	4313      	orrs	r3, r2
 8003654:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003656:	f7fe f941 	bl	80018dc <HAL_GetTick>
 800365a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800365c:	e00a      	b.n	8003674 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800365e:	f7fe f93d 	bl	80018dc <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366c:	4293      	cmp	r3, r2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e0be      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003674:	4b1c      	ldr	r3, [pc, #112]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	429a      	cmp	r2, r3
 8003684:	d1eb      	bne.n	800365e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d010      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	429a      	cmp	r2, r3
 80036a0:	d208      	bcs.n	80036b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a2:	4b11      	ldr	r3, [pc, #68]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	f023 020f 	bic.w	r2, r3, #15
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	490e      	ldr	r1, [pc, #56]	@ (80036e8 <HAL_RCC_ClockConfig+0x244>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 030f 	and.w	r3, r3, #15
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d214      	bcs.n	80036ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b08      	ldr	r3, [pc, #32]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 020f 	bic.w	r2, r3, #15
 80036ca:	4906      	ldr	r1, [pc, #24]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d2:	4b04      	ldr	r3, [pc, #16]	@ (80036e4 <HAL_RCC_ClockConfig+0x240>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e086      	b.n	80037f2 <HAL_RCC_ClockConfig+0x34e>
 80036e4:	52002000 	.word	0x52002000
 80036e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d010      	beq.n	800371a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	4b3f      	ldr	r3, [pc, #252]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003704:	429a      	cmp	r2, r3
 8003706:	d208      	bcs.n	800371a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003708:	4b3c      	ldr	r3, [pc, #240]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	4939      	ldr	r1, [pc, #228]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003716:	4313      	orrs	r3, r2
 8003718:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d010      	beq.n	8003748 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695a      	ldr	r2, [r3, #20]
 800372a:	4b34      	ldr	r3, [pc, #208]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003732:	429a      	cmp	r2, r3
 8003734:	d208      	bcs.n	8003748 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003736:	4b31      	ldr	r3, [pc, #196]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	492e      	ldr	r1, [pc, #184]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003744:	4313      	orrs	r3, r2
 8003746:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b00      	cmp	r3, #0
 8003752:	d010      	beq.n	8003776 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	699a      	ldr	r2, [r3, #24]
 8003758:	4b28      	ldr	r3, [pc, #160]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 800375a:	69db      	ldr	r3, [r3, #28]
 800375c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003760:	429a      	cmp	r2, r3
 8003762:	d208      	bcs.n	8003776 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003764:	4b25      	ldr	r3, [pc, #148]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	4922      	ldr	r1, [pc, #136]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003772:	4313      	orrs	r3, r2
 8003774:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0320 	and.w	r3, r3, #32
 800377e:	2b00      	cmp	r3, #0
 8003780:	d010      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69da      	ldr	r2, [r3, #28]
 8003786:	4b1d      	ldr	r3, [pc, #116]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800378e:	429a      	cmp	r2, r3
 8003790:	d208      	bcs.n	80037a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003792:	4b1a      	ldr	r3, [pc, #104]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	4917      	ldr	r1, [pc, #92]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037a4:	f000 f834 	bl	8003810 <HAL_RCC_GetSysClockFreq>
 80037a8:	4602      	mov	r2, r0
 80037aa:	4b14      	ldr	r3, [pc, #80]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	0a1b      	lsrs	r3, r3, #8
 80037b0:	f003 030f 	and.w	r3, r3, #15
 80037b4:	4912      	ldr	r1, [pc, #72]	@ (8003800 <HAL_RCC_ClockConfig+0x35c>)
 80037b6:	5ccb      	ldrb	r3, [r1, r3]
 80037b8:	f003 031f 	and.w	r3, r3, #31
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
 80037c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037c2:	4b0e      	ldr	r3, [pc, #56]	@ (80037fc <HAL_RCC_ClockConfig+0x358>)
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003800 <HAL_RCC_ClockConfig+0x35c>)
 80037cc:	5cd3      	ldrb	r3, [r2, r3]
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
 80037d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003804 <HAL_RCC_ClockConfig+0x360>)
 80037da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003808 <HAL_RCC_ClockConfig+0x364>)
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80037e2:	4b0a      	ldr	r3, [pc, #40]	@ (800380c <HAL_RCC_ClockConfig+0x368>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fe f82e 	bl	8001848 <HAL_InitTick>
 80037ec:	4603      	mov	r3, r0
 80037ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	58024400 	.word	0x58024400
 8003800:	0800a304 	.word	0x0800a304
 8003804:	24000004 	.word	0x24000004
 8003808:	24000000 	.word	0x24000000
 800380c:	24000008 	.word	0x24000008

08003810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	@ 0x24
 8003814:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003816:	4bb3      	ldr	r3, [pc, #716]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800381e:	2b18      	cmp	r3, #24
 8003820:	f200 8155 	bhi.w	8003ace <HAL_RCC_GetSysClockFreq+0x2be>
 8003824:	a201      	add	r2, pc, #4	@ (adr r2, 800382c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382a:	bf00      	nop
 800382c:	08003891 	.word	0x08003891
 8003830:	08003acf 	.word	0x08003acf
 8003834:	08003acf 	.word	0x08003acf
 8003838:	08003acf 	.word	0x08003acf
 800383c:	08003acf 	.word	0x08003acf
 8003840:	08003acf 	.word	0x08003acf
 8003844:	08003acf 	.word	0x08003acf
 8003848:	08003acf 	.word	0x08003acf
 800384c:	080038b7 	.word	0x080038b7
 8003850:	08003acf 	.word	0x08003acf
 8003854:	08003acf 	.word	0x08003acf
 8003858:	08003acf 	.word	0x08003acf
 800385c:	08003acf 	.word	0x08003acf
 8003860:	08003acf 	.word	0x08003acf
 8003864:	08003acf 	.word	0x08003acf
 8003868:	08003acf 	.word	0x08003acf
 800386c:	080038bd 	.word	0x080038bd
 8003870:	08003acf 	.word	0x08003acf
 8003874:	08003acf 	.word	0x08003acf
 8003878:	08003acf 	.word	0x08003acf
 800387c:	08003acf 	.word	0x08003acf
 8003880:	08003acf 	.word	0x08003acf
 8003884:	08003acf 	.word	0x08003acf
 8003888:	08003acf 	.word	0x08003acf
 800388c:	080038c3 	.word	0x080038c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003890:	4b94      	ldr	r3, [pc, #592]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0320 	and.w	r3, r3, #32
 8003898:	2b00      	cmp	r3, #0
 800389a:	d009      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800389c:	4b91      	ldr	r3, [pc, #580]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	08db      	lsrs	r3, r3, #3
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	4a90      	ldr	r2, [pc, #576]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038a8:	fa22 f303 	lsr.w	r3, r2, r3
 80038ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80038ae:	e111      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80038b0:	4b8d      	ldr	r3, [pc, #564]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038b2:	61bb      	str	r3, [r7, #24]
      break;
 80038b4:	e10e      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80038b6:	4b8d      	ldr	r3, [pc, #564]	@ (8003aec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038b8:	61bb      	str	r3, [r7, #24]
      break;
 80038ba:	e10b      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80038bc:	4b8c      	ldr	r3, [pc, #560]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80038be:	61bb      	str	r3, [r7, #24]
      break;
 80038c0:	e108      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80038c2:	4b88      	ldr	r3, [pc, #544]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80038cc:	4b85      	ldr	r3, [pc, #532]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80038d8:	4b82      	ldr	r3, [pc, #520]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80038e2:	4b80      	ldr	r3, [pc, #512]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e6:	08db      	lsrs	r3, r3, #3
 80038e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	fb02 f303 	mul.w	r3, r2, r3
 80038f2:	ee07 3a90 	vmov	s15, r3
 80038f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80e1 	beq.w	8003ac8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b02      	cmp	r3, #2
 800390a:	f000 8083 	beq.w	8003a14 <HAL_RCC_GetSysClockFreq+0x204>
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b02      	cmp	r3, #2
 8003912:	f200 80a1 	bhi.w	8003a58 <HAL_RCC_GetSysClockFreq+0x248>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d003      	beq.n	8003924 <HAL_RCC_GetSysClockFreq+0x114>
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d056      	beq.n	80039d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003922:	e099      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003924:	4b6f      	ldr	r3, [pc, #444]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	2b00      	cmp	r3, #0
 800392e:	d02d      	beq.n	800398c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003930:	4b6c      	ldr	r3, [pc, #432]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	08db      	lsrs	r3, r3, #3
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	4a6b      	ldr	r2, [pc, #428]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
 8003940:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	ee07 3a90 	vmov	s15, r3
 8003948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	ee07 3a90 	vmov	s15, r3
 8003952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800395a:	4b62      	ldr	r3, [pc, #392]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800396a:	ed97 6a02 	vldr	s12, [r7, #8]
 800396e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003af4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800397a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800397e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003986:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800398a:	e087      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	ee07 3a90 	vmov	s15, r3
 8003992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003996:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003af8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800399a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800399e:	4b51      	ldr	r3, [pc, #324]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80039b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003af4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039ce:	e065      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	ee07 3a90 	vmov	s15, r3
 80039d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003afc <HAL_RCC_GetSysClockFreq+0x2ec>
 80039de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039e2:	4b40      	ldr	r3, [pc, #256]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ea:	ee07 3a90 	vmov	s15, r3
 80039ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80039f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003af4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a12:	e043      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	ee07 3a90 	vmov	s15, r3
 8003a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a1e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003b00 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a26:	4b2f      	ldr	r3, [pc, #188]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a36:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a3a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003af4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a56:	e021      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a62:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003afc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a72:	ee07 3a90 	vmov	s15, r3
 8003a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a7e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003af4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a9a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003a9c:	4b11      	ldr	r3, [pc, #68]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	0a5b      	lsrs	r3, r3, #9
 8003aa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	ee07 3a90 	vmov	s15, r3
 8003ab0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ab4:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003abc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ac0:	ee17 3a90 	vmov	r3, s15
 8003ac4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003ac6:	e005      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]
      break;
 8003acc:	e002      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003ace:	4b07      	ldr	r3, [pc, #28]	@ (8003aec <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ad0:	61bb      	str	r3, [r7, #24]
      break;
 8003ad2:	bf00      	nop
  }

  return sysclockfreq;
 8003ad4:	69bb      	ldr	r3, [r7, #24]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3724      	adds	r7, #36	@ 0x24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	58024400 	.word	0x58024400
 8003ae8:	03d09000 	.word	0x03d09000
 8003aec:	003d0900 	.word	0x003d0900
 8003af0:	007a1200 	.word	0x007a1200
 8003af4:	46000000 	.word	0x46000000
 8003af8:	4c742400 	.word	0x4c742400
 8003afc:	4a742400 	.word	0x4a742400
 8003b00:	4af42400 	.word	0x4af42400

08003b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b0a:	f7ff fe81 	bl	8003810 <HAL_RCC_GetSysClockFreq>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	4b10      	ldr	r3, [pc, #64]	@ (8003b54 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	0a1b      	lsrs	r3, r3, #8
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	490f      	ldr	r1, [pc, #60]	@ (8003b58 <HAL_RCC_GetHCLKFreq+0x54>)
 8003b1c:	5ccb      	ldrb	r3, [r1, r3]
 8003b1e:	f003 031f 	and.w	r3, r3, #31
 8003b22:	fa22 f303 	lsr.w	r3, r2, r3
 8003b26:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	4a09      	ldr	r2, [pc, #36]	@ (8003b58 <HAL_RCC_GetHCLKFreq+0x54>)
 8003b32:	5cd3      	ldrb	r3, [r2, r3]
 8003b34:	f003 031f 	and.w	r3, r3, #31
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b3e:	4a07      	ldr	r2, [pc, #28]	@ (8003b5c <HAL_RCC_GetHCLKFreq+0x58>)
 8003b40:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b42:	4a07      	ldr	r2, [pc, #28]	@ (8003b60 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003b48:	4b04      	ldr	r3, [pc, #16]	@ (8003b5c <HAL_RCC_GetHCLKFreq+0x58>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	58024400 	.word	0x58024400
 8003b58:	0800a304 	.word	0x0800a304
 8003b5c:	24000004 	.word	0x24000004
 8003b60:	24000000 	.word	0x24000000

08003b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003b68:	f7ff ffcc 	bl	8003b04 <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b06      	ldr	r3, [pc, #24]	@ (8003b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4904      	ldr	r1, [pc, #16]	@ (8003b8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	58024400 	.word	0x58024400
 8003b8c:	0800a304 	.word	0x0800a304

08003b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003b94:	f7ff ffb6 	bl	8003b04 <HAL_RCC_GetHCLKFreq>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	4b06      	ldr	r3, [pc, #24]	@ (8003bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	0a1b      	lsrs	r3, r3, #8
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	4904      	ldr	r1, [pc, #16]	@ (8003bb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ba6:	5ccb      	ldrb	r3, [r1, r3]
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	58024400 	.word	0x58024400
 8003bb8:	0800a304 	.word	0x0800a304

08003bbc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bc0:	b0ca      	sub	sp, #296	@ 0x128
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bdc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003be0:	2500      	movs	r5, #0
 8003be2:	ea54 0305 	orrs.w	r3, r4, r5
 8003be6:	d049      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bf2:	d02f      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003bf4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bf8:	d828      	bhi.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003bfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003bfe:	d01a      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c04:	d822      	bhi.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c0e:	d007      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c10:	e01c      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c12:	4bb8      	ldr	r3, [pc, #736]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	4ab7      	ldr	r2, [pc, #732]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c1e:	e01a      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c24:	3308      	adds	r3, #8
 8003c26:	2102      	movs	r1, #2
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f001 fc8f 	bl	800554c <RCCEx_PLL2_Config>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c34:	e00f      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3a:	3328      	adds	r3, #40	@ 0x28
 8003c3c:	2102      	movs	r1, #2
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f001 fd36 	bl	80056b0 <RCCEx_PLL3_Config>
 8003c44:	4603      	mov	r3, r0
 8003c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c4a:	e004      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c52:	e000      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10a      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c5e:	4ba5      	ldr	r3, [pc, #660]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c62:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c6c:	4aa1      	ldr	r2, [pc, #644]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c6e:	430b      	orrs	r3, r1
 8003c70:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c72:	e003      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c84:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003c88:	f04f 0900 	mov.w	r9, #0
 8003c8c:	ea58 0309 	orrs.w	r3, r8, r9
 8003c90:	d047      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	2b04      	cmp	r3, #4
 8003c9a:	d82a      	bhi.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cb9 	.word	0x08003cb9
 8003ca8:	08003cc7 	.word	0x08003cc7
 8003cac:	08003cdd 	.word	0x08003cdd
 8003cb0:	08003cfb 	.word	0x08003cfb
 8003cb4:	08003cfb 	.word	0x08003cfb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cb8:	4b8e      	ldr	r3, [pc, #568]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbc:	4a8d      	ldr	r2, [pc, #564]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cc4:	e01a      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	3308      	adds	r3, #8
 8003ccc:	2100      	movs	r1, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f001 fc3c 	bl	800554c <RCCEx_PLL2_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cda:	e00f      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce0:	3328      	adds	r3, #40	@ 0x28
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f001 fce3 	bl	80056b0 <RCCEx_PLL3_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cf0:	e004      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cf8:	e000      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10a      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d04:	4b7b      	ldr	r3, [pc, #492]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d08:	f023 0107 	bic.w	r1, r3, #7
 8003d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d12:	4a78      	ldr	r2, [pc, #480]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d18:	e003      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003d2e:	f04f 0b00 	mov.w	fp, #0
 8003d32:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d36:	d04c      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d42:	d030      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d48:	d829      	bhi.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d4c:	d02d      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003d4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d50:	d825      	bhi.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d52:	2b80      	cmp	r3, #128	@ 0x80
 8003d54:	d018      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003d56:	2b80      	cmp	r3, #128	@ 0x80
 8003d58:	d821      	bhi.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003d5e:	2b40      	cmp	r3, #64	@ 0x40
 8003d60:	d007      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003d62:	e01c      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d64:	4b63      	ldr	r3, [pc, #396]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d68:	4a62      	ldr	r2, [pc, #392]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d70:	e01c      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d76:	3308      	adds	r3, #8
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f001 fbe6 	bl	800554c <RCCEx_PLL2_Config>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d86:	e011      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	3328      	adds	r3, #40	@ 0x28
 8003d8e:	2100      	movs	r1, #0
 8003d90:	4618      	mov	r0, r3
 8003d92:	f001 fc8d 	bl	80056b0 <RCCEx_PLL3_Config>
 8003d96:	4603      	mov	r3, r0
 8003d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d9c:	e006      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003da4:	e002      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003da6:	bf00      	nop
 8003da8:	e000      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10a      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003db4:	4b4f      	ldr	r3, [pc, #316]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc2:	4a4c      	ldr	r2, [pc, #304]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003dc8:	e003      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dda:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003dde:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003de2:	2300      	movs	r3, #0
 8003de4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003de8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003dec:	460b      	mov	r3, r1
 8003dee:	4313      	orrs	r3, r2
 8003df0:	d053      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003dfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003dfe:	d035      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003e00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e04:	d82e      	bhi.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e0a:	d031      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003e0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e10:	d828      	bhi.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e16:	d01a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003e18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e1c:	d822      	bhi.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003e22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e26:	d007      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003e28:	e01c      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e2a:	4b32      	ldr	r3, [pc, #200]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	4a31      	ldr	r2, [pc, #196]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e36:	e01c      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3c:	3308      	adds	r3, #8
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f001 fb83 	bl	800554c <RCCEx_PLL2_Config>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e4c:	e011      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e52:	3328      	adds	r3, #40	@ 0x28
 8003e54:	2100      	movs	r1, #0
 8003e56:	4618      	mov	r0, r3
 8003e58:	f001 fc2a 	bl	80056b0 <RCCEx_PLL3_Config>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e62:	e006      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e6a:	e002      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e6c:	bf00      	nop
 8003e6e:	e000      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10b      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e7e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e90:	e003      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003ea6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003eb0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	d056      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003ec2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ec6:	d038      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003ec8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ecc:	d831      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ece:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ed2:	d034      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003ed4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ed8:	d82b      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003eda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ede:	d01d      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003ee0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ee4:	d825      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d006      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eee:	d00a      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003ef0:	e01f      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ef2:	bf00      	nop
 8003ef4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef8:	4ba2      	ldr	r3, [pc, #648]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efc:	4aa1      	ldr	r2, [pc, #644]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f04:	e01c      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	3308      	adds	r3, #8
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f001 fb1c 	bl	800554c <RCCEx_PLL2_Config>
 8003f14:	4603      	mov	r3, r0
 8003f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003f1a:	e011      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	3328      	adds	r3, #40	@ 0x28
 8003f22:	2100      	movs	r1, #0
 8003f24:	4618      	mov	r0, r3
 8003f26:	f001 fbc3 	bl	80056b0 <RCCEx_PLL3_Config>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f30:	e006      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f38:	e002      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f3a:	bf00      	nop
 8003f3c:	e000      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10b      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003f48:	4b8e      	ldr	r3, [pc, #568]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f54:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003f58:	4a8a      	ldr	r2, [pc, #552]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f5a:	430b      	orrs	r3, r1
 8003f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f5e:	e003      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003f74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003f7e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003f82:	460b      	mov	r3, r1
 8003f84:	4313      	orrs	r3, r2
 8003f86:	d03a      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f8e:	2b30      	cmp	r3, #48	@ 0x30
 8003f90:	d01f      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003f92:	2b30      	cmp	r3, #48	@ 0x30
 8003f94:	d819      	bhi.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f96:	2b20      	cmp	r3, #32
 8003f98:	d00c      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	d815      	bhi.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d019      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003fa2:	2b10      	cmp	r3, #16
 8003fa4:	d111      	bne.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fa6:	4b77      	ldr	r3, [pc, #476]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003faa:	4a76      	ldr	r2, [pc, #472]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003fb2:	e011      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb8:	3308      	adds	r3, #8
 8003fba:	2102      	movs	r1, #2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f001 fac5 	bl	800554c <RCCEx_PLL2_Config>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003fc8:	e006      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fd0:	e002      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fd2:	bf00      	nop
 8003fd4:	e000      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10a      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003fe0:	4b68      	ldr	r3, [pc, #416]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fee:	4a65      	ldr	r2, [pc, #404]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ff4:	e003      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004006:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800400a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800400e:	2300      	movs	r3, #0
 8004010:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004014:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004018:	460b      	mov	r3, r1
 800401a:	4313      	orrs	r3, r2
 800401c:	d051      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004024:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004028:	d035      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800402a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800402e:	d82e      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004030:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004034:	d031      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004036:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800403a:	d828      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800403c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004040:	d01a      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004046:	d822      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800404c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004050:	d007      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004052:	e01c      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004054:	4b4b      	ldr	r3, [pc, #300]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	4a4a      	ldr	r2, [pc, #296]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800405a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800405e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004060:	e01c      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004066:	3308      	adds	r3, #8
 8004068:	2100      	movs	r1, #0
 800406a:	4618      	mov	r0, r3
 800406c:	f001 fa6e 	bl	800554c <RCCEx_PLL2_Config>
 8004070:	4603      	mov	r3, r0
 8004072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004076:	e011      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407c:	3328      	adds	r3, #40	@ 0x28
 800407e:	2100      	movs	r1, #0
 8004080:	4618      	mov	r0, r3
 8004082:	f001 fb15 	bl	80056b0 <RCCEx_PLL3_Config>
 8004086:	4603      	mov	r3, r0
 8004088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800408c:	e006      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004094:	e002      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004096:	bf00      	nop
 8004098:	e000      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800409a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800409c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10a      	bne.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80040a4:	4b37      	ldr	r3, [pc, #220]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80040ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b2:	4a34      	ldr	r2, [pc, #208]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040b4:	430b      	orrs	r3, r1
 80040b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80040b8:	e003      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80040c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80040ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80040d2:	2300      	movs	r3, #0
 80040d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80040d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80040dc:	460b      	mov	r3, r1
 80040de:	4313      	orrs	r3, r2
 80040e0:	d056      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80040e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040ec:	d033      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80040ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040f2:	d82c      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040f8:	d02f      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80040fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040fe:	d826      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004100:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004104:	d02b      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004106:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800410a:	d820      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800410c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004110:	d012      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004112:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004116:	d81a      	bhi.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004118:	2b00      	cmp	r3, #0
 800411a:	d022      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800411c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004120:	d115      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004126:	3308      	adds	r3, #8
 8004128:	2101      	movs	r1, #1
 800412a:	4618      	mov	r0, r3
 800412c:	f001 fa0e 	bl	800554c <RCCEx_PLL2_Config>
 8004130:	4603      	mov	r3, r0
 8004132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004136:	e015      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413c:	3328      	adds	r3, #40	@ 0x28
 800413e:	2101      	movs	r1, #1
 8004140:	4618      	mov	r0, r3
 8004142:	f001 fab5 	bl	80056b0 <RCCEx_PLL3_Config>
 8004146:	4603      	mov	r3, r0
 8004148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800414c:	e00a      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004154:	e006      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004156:	bf00      	nop
 8004158:	e004      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800415a:	bf00      	nop
 800415c:	e002      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800415e:	bf00      	nop
 8004160:	e000      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10d      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800416c:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004178:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800417a:	4a02      	ldr	r2, [pc, #8]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800417c:	430b      	orrs	r3, r1
 800417e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004180:	e006      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004182:	bf00      	nop
 8004184:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800418c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004198:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800419c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80041a0:	2300      	movs	r3, #0
 80041a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80041a6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4313      	orrs	r3, r2
 80041ae:	d055      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80041b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041bc:	d033      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80041be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041c2:	d82c      	bhi.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041c8:	d02f      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80041ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ce:	d826      	bhi.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041d4:	d02b      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80041d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041da:	d820      	bhi.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041e0:	d012      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80041e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041e6:	d81a      	bhi.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d022      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80041ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041f0:	d115      	bne.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f6:	3308      	adds	r3, #8
 80041f8:	2101      	movs	r1, #1
 80041fa:	4618      	mov	r0, r3
 80041fc:	f001 f9a6 	bl	800554c <RCCEx_PLL2_Config>
 8004200:	4603      	mov	r3, r0
 8004202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004206:	e015      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420c:	3328      	adds	r3, #40	@ 0x28
 800420e:	2101      	movs	r1, #1
 8004210:	4618      	mov	r0, r3
 8004212:	f001 fa4d 	bl	80056b0 <RCCEx_PLL3_Config>
 8004216:	4603      	mov	r3, r0
 8004218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800421c:	e00a      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004224:	e006      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004226:	bf00      	nop
 8004228:	e004      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800422a:	bf00      	nop
 800422c:	e002      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800422e:	bf00      	nop
 8004230:	e000      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004232:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10b      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800423c:	4ba3      	ldr	r3, [pc, #652]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800423e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004240:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800424c:	4a9f      	ldr	r2, [pc, #636]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800424e:	430b      	orrs	r3, r1
 8004250:	6593      	str	r3, [r2, #88]	@ 0x58
 8004252:	e003      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800425c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004264:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800426c:	2300      	movs	r3, #0
 800426e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004276:	460b      	mov	r3, r1
 8004278:	4313      	orrs	r3, r2
 800427a:	d037      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800427c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004286:	d00e      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800428c:	d816      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800428e:	2b00      	cmp	r3, #0
 8004290:	d018      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004296:	d111      	bne.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004298:	4b8c      	ldr	r3, [pc, #560]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	4a8b      	ldr	r2, [pc, #556]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800429e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042a4:	e00f      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	3308      	adds	r3, #8
 80042ac:	2101      	movs	r1, #1
 80042ae:	4618      	mov	r0, r3
 80042b0:	f001 f94c 	bl	800554c <RCCEx_PLL2_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042ba:	e004      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c2:	e000      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80042c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10a      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042ce:	4b7f      	ldr	r3, [pc, #508]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80042d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042dc:	4a7b      	ldr	r2, [pc, #492]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042de:	430b      	orrs	r3, r1
 80042e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80042e2:	e003      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80042ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80042f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042fc:	2300      	movs	r3, #0
 80042fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004302:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004306:	460b      	mov	r3, r1
 8004308:	4313      	orrs	r3, r2
 800430a:	d039      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800430c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004312:	2b03      	cmp	r3, #3
 8004314:	d81c      	bhi.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004316:	a201      	add	r2, pc, #4	@ (adr r2, 800431c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431c:	08004359 	.word	0x08004359
 8004320:	0800432d 	.word	0x0800432d
 8004324:	0800433b 	.word	0x0800433b
 8004328:	08004359 	.word	0x08004359
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800432c:	4b67      	ldr	r3, [pc, #412]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	4a66      	ldr	r2, [pc, #408]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004338:	e00f      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800433a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433e:	3308      	adds	r3, #8
 8004340:	2102      	movs	r1, #2
 8004342:	4618      	mov	r0, r3
 8004344:	f001 f902 	bl	800554c <RCCEx_PLL2_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800434e:	e004      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004356:	e000      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800435a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10a      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004362:	4b5a      	ldr	r3, [pc, #360]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004366:	f023 0103 	bic.w	r1, r3, #3
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004370:	4a56      	ldr	r2, [pc, #344]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004372:	430b      	orrs	r3, r1
 8004374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004376:	e003      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004388:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800438c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004390:	2300      	movs	r3, #0
 8004392:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004396:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800439a:	460b      	mov	r3, r1
 800439c:	4313      	orrs	r3, r2
 800439e:	f000 809f 	beq.w	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043a2:	4b4b      	ldr	r3, [pc, #300]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a4a      	ldr	r2, [pc, #296]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043ae:	f7fd fa95 	bl	80018dc <HAL_GetTick>
 80043b2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043b6:	e00b      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b8:	f7fd fa90 	bl	80018dc <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b64      	cmp	r3, #100	@ 0x64
 80043c6:	d903      	bls.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043ce:	e005      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043d0:	4b3f      	ldr	r3, [pc, #252]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0ed      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80043dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d179      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80043e4:	4b39      	ldr	r3, [pc, #228]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043f0:	4053      	eors	r3, r2
 80043f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d015      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043fa:	4b34      	ldr	r3, [pc, #208]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004402:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004406:	4b31      	ldr	r3, [pc, #196]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800440a:	4a30      	ldr	r2, [pc, #192]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800440c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004410:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004412:	4b2e      	ldr	r3, [pc, #184]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004416:	4a2d      	ldr	r2, [pc, #180]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800441c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800441e:	4a2b      	ldr	r2, [pc, #172]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004420:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004424:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800442e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004432:	d118      	bne.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fd fa52 	bl	80018dc <HAL_GetTick>
 8004438:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800443c:	e00d      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800443e:	f7fd fa4d 	bl	80018dc <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004448:	1ad2      	subs	r2, r2, r3
 800444a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800444e:	429a      	cmp	r2, r3
 8004450:	d903      	bls.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004458:	e005      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800445a:	4b1c      	ldr	r3, [pc, #112]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0eb      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446a:	2b00      	cmp	r3, #0
 800446c:	d129      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800447e:	d10e      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004480:	4b12      	ldr	r3, [pc, #72]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004490:	091a      	lsrs	r2, r3, #4
 8004492:	4b10      	ldr	r3, [pc, #64]	@ (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004494:	4013      	ands	r3, r2
 8004496:	4a0d      	ldr	r2, [pc, #52]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004498:	430b      	orrs	r3, r1
 800449a:	6113      	str	r3, [r2, #16]
 800449c:	e005      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800449e:	4b0b      	ldr	r3, [pc, #44]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	4a0a      	ldr	r2, [pc, #40]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044a8:	6113      	str	r3, [r2, #16]
 80044aa:	4b08      	ldr	r3, [pc, #32]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ba:	4a04      	ldr	r2, [pc, #16]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044bc:	430b      	orrs	r3, r1
 80044be:	6713      	str	r3, [r2, #112]	@ 0x70
 80044c0:	e00e      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80044ca:	e009      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80044cc:	58024400 	.word	0x58024400
 80044d0:	58024800 	.word	0x58024800
 80044d4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80044e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e8:	f002 0301 	and.w	r3, r2, #1
 80044ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044f0:	2300      	movs	r3, #0
 80044f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044f6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f000 8089 	beq.w	8004614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004506:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004508:	2b28      	cmp	r3, #40	@ 0x28
 800450a:	d86b      	bhi.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800450c:	a201      	add	r2, pc, #4	@ (adr r2, 8004514 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	080045ed 	.word	0x080045ed
 8004518:	080045e5 	.word	0x080045e5
 800451c:	080045e5 	.word	0x080045e5
 8004520:	080045e5 	.word	0x080045e5
 8004524:	080045e5 	.word	0x080045e5
 8004528:	080045e5 	.word	0x080045e5
 800452c:	080045e5 	.word	0x080045e5
 8004530:	080045e5 	.word	0x080045e5
 8004534:	080045b9 	.word	0x080045b9
 8004538:	080045e5 	.word	0x080045e5
 800453c:	080045e5 	.word	0x080045e5
 8004540:	080045e5 	.word	0x080045e5
 8004544:	080045e5 	.word	0x080045e5
 8004548:	080045e5 	.word	0x080045e5
 800454c:	080045e5 	.word	0x080045e5
 8004550:	080045e5 	.word	0x080045e5
 8004554:	080045cf 	.word	0x080045cf
 8004558:	080045e5 	.word	0x080045e5
 800455c:	080045e5 	.word	0x080045e5
 8004560:	080045e5 	.word	0x080045e5
 8004564:	080045e5 	.word	0x080045e5
 8004568:	080045e5 	.word	0x080045e5
 800456c:	080045e5 	.word	0x080045e5
 8004570:	080045e5 	.word	0x080045e5
 8004574:	080045ed 	.word	0x080045ed
 8004578:	080045e5 	.word	0x080045e5
 800457c:	080045e5 	.word	0x080045e5
 8004580:	080045e5 	.word	0x080045e5
 8004584:	080045e5 	.word	0x080045e5
 8004588:	080045e5 	.word	0x080045e5
 800458c:	080045e5 	.word	0x080045e5
 8004590:	080045e5 	.word	0x080045e5
 8004594:	080045ed 	.word	0x080045ed
 8004598:	080045e5 	.word	0x080045e5
 800459c:	080045e5 	.word	0x080045e5
 80045a0:	080045e5 	.word	0x080045e5
 80045a4:	080045e5 	.word	0x080045e5
 80045a8:	080045e5 	.word	0x080045e5
 80045ac:	080045e5 	.word	0x080045e5
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	080045ed 	.word	0x080045ed
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045bc:	3308      	adds	r3, #8
 80045be:	2101      	movs	r1, #1
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 ffc3 	bl	800554c <RCCEx_PLL2_Config>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045cc:	e00f      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d2:	3328      	adds	r3, #40	@ 0x28
 80045d4:	2101      	movs	r1, #1
 80045d6:	4618      	mov	r0, r3
 80045d8:	f001 f86a 	bl	80056b0 <RCCEx_PLL3_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045e2:	e004      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045ea:	e000      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80045ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80045f6:	4bbf      	ldr	r3, [pc, #764]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80045fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004604:	4abb      	ldr	r2, [pc, #748]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004606:	430b      	orrs	r3, r1
 8004608:	6553      	str	r3, [r2, #84]	@ 0x54
 800460a:	e003      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800460c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f002 0302 	and.w	r3, r2, #2
 8004620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004624:	2300      	movs	r3, #0
 8004626:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800462a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800462e:	460b      	mov	r3, r1
 8004630:	4313      	orrs	r3, r2
 8004632:	d041      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800463a:	2b05      	cmp	r3, #5
 800463c:	d824      	bhi.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800463e:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	08004691 	.word	0x08004691
 8004648:	0800465d 	.word	0x0800465d
 800464c:	08004673 	.word	0x08004673
 8004650:	08004691 	.word	0x08004691
 8004654:	08004691 	.word	0x08004691
 8004658:	08004691 	.word	0x08004691
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800465c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004660:	3308      	adds	r3, #8
 8004662:	2101      	movs	r1, #1
 8004664:	4618      	mov	r0, r3
 8004666:	f000 ff71 	bl	800554c <RCCEx_PLL2_Config>
 800466a:	4603      	mov	r3, r0
 800466c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004670:	e00f      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	3328      	adds	r3, #40	@ 0x28
 8004678:	2101      	movs	r1, #1
 800467a:	4618      	mov	r0, r3
 800467c:	f001 f818 	bl	80056b0 <RCCEx_PLL3_Config>
 8004680:	4603      	mov	r3, r0
 8004682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004686:	e004      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800468e:	e000      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10a      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800469a:	4b96      	ldr	r3, [pc, #600]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800469c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800469e:	f023 0107 	bic.w	r1, r3, #7
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046a8:	4a92      	ldr	r2, [pc, #584]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046aa:	430b      	orrs	r3, r1
 80046ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80046ae:	e003      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c0:	f002 0304 	and.w	r3, r2, #4
 80046c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046c8:	2300      	movs	r3, #0
 80046ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4313      	orrs	r3, r2
 80046d6:	d044      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80046d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046e0:	2b05      	cmp	r3, #5
 80046e2:	d825      	bhi.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80046e4:	a201      	add	r2, pc, #4	@ (adr r2, 80046ec <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80046e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ea:	bf00      	nop
 80046ec:	08004739 	.word	0x08004739
 80046f0:	08004705 	.word	0x08004705
 80046f4:	0800471b 	.word	0x0800471b
 80046f8:	08004739 	.word	0x08004739
 80046fc:	08004739 	.word	0x08004739
 8004700:	08004739 	.word	0x08004739
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004708:	3308      	adds	r3, #8
 800470a:	2101      	movs	r1, #1
 800470c:	4618      	mov	r0, r3
 800470e:	f000 ff1d 	bl	800554c <RCCEx_PLL2_Config>
 8004712:	4603      	mov	r3, r0
 8004714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004718:	e00f      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800471a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471e:	3328      	adds	r3, #40	@ 0x28
 8004720:	2101      	movs	r1, #1
 8004722:	4618      	mov	r0, r3
 8004724:	f000 ffc4 	bl	80056b0 <RCCEx_PLL3_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800472e:	e004      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004736:	e000      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800473a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10b      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004742:	4b6c      	ldr	r3, [pc, #432]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004746:	f023 0107 	bic.w	r1, r3, #7
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004752:	4a68      	ldr	r2, [pc, #416]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004754:	430b      	orrs	r3, r1
 8004756:	6593      	str	r3, [r2, #88]	@ 0x58
 8004758:	e003      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800475a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476a:	f002 0320 	and.w	r3, r2, #32
 800476e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004772:	2300      	movs	r3, #0
 8004774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800477c:	460b      	mov	r3, r1
 800477e:	4313      	orrs	r3, r2
 8004780:	d055      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800478a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800478e:	d033      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004790:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004794:	d82c      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800479a:	d02f      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800479c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a0:	d826      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047a6:	d02b      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80047a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047ac:	d820      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047b2:	d012      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80047b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047b8:	d81a      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d022      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80047be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047c2:	d115      	bne.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c8:	3308      	adds	r3, #8
 80047ca:	2100      	movs	r1, #0
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 febd 	bl	800554c <RCCEx_PLL2_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80047d8:	e015      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047de:	3328      	adds	r3, #40	@ 0x28
 80047e0:	2102      	movs	r1, #2
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 ff64 	bl	80056b0 <RCCEx_PLL3_Config>
 80047e8:	4603      	mov	r3, r0
 80047ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80047ee:	e00a      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047f6:	e006      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047f8:	bf00      	nop
 80047fa:	e004      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047fc:	bf00      	nop
 80047fe:	e002      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004800:	bf00      	nop
 8004802:	e000      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10b      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800480e:	4b39      	ldr	r3, [pc, #228]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004812:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481e:	4a35      	ldr	r2, [pc, #212]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004820:	430b      	orrs	r3, r1
 8004822:	6553      	str	r3, [r2, #84]	@ 0x54
 8004824:	e003      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800482a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004836:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800483a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800483e:	2300      	movs	r3, #0
 8004840:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004844:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004848:	460b      	mov	r3, r1
 800484a:	4313      	orrs	r3, r2
 800484c:	d058      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800484e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004852:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004856:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800485a:	d033      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800485c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004860:	d82c      	bhi.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004866:	d02f      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486c:	d826      	bhi.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800486e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004872:	d02b      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004874:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004878:	d820      	bhi.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800487a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800487e:	d012      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004884:	d81a      	bhi.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004886:	2b00      	cmp	r3, #0
 8004888:	d022      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800488a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800488e:	d115      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004894:	3308      	adds	r3, #8
 8004896:	2100      	movs	r1, #0
 8004898:	4618      	mov	r0, r3
 800489a:	f000 fe57 	bl	800554c <RCCEx_PLL2_Config>
 800489e:	4603      	mov	r3, r0
 80048a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048a4:	e015      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048aa:	3328      	adds	r3, #40	@ 0x28
 80048ac:	2102      	movs	r1, #2
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 fefe 	bl	80056b0 <RCCEx_PLL3_Config>
 80048b4:	4603      	mov	r3, r0
 80048b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048ba:	e00a      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048c2:	e006      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048c4:	bf00      	nop
 80048c6:	e004      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048c8:	bf00      	nop
 80048ca:	e002      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048cc:	bf00      	nop
 80048ce:	e000      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10e      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048da:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80048e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048ea:	4a02      	ldr	r2, [pc, #8]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048ec:	430b      	orrs	r3, r1
 80048ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80048f0:	e006      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80048f2:	bf00      	nop
 80048f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004908:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800490c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004910:	2300      	movs	r3, #0
 8004912:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004916:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800491a:	460b      	mov	r3, r1
 800491c:	4313      	orrs	r3, r2
 800491e:	d055      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004924:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004928:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800492c:	d033      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800492e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004932:	d82c      	bhi.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004938:	d02f      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800493a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800493e:	d826      	bhi.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004940:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004944:	d02b      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004946:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800494a:	d820      	bhi.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800494c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004950:	d012      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004952:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004956:	d81a      	bhi.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d022      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800495c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004960:	d115      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004966:	3308      	adds	r3, #8
 8004968:	2100      	movs	r1, #0
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fdee 	bl	800554c <RCCEx_PLL2_Config>
 8004970:	4603      	mov	r3, r0
 8004972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004976:	e015      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497c:	3328      	adds	r3, #40	@ 0x28
 800497e:	2102      	movs	r1, #2
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fe95 	bl	80056b0 <RCCEx_PLL3_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800498c:	e00a      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004994:	e006      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004996:	bf00      	nop
 8004998:	e004      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800499a:	bf00      	nop
 800499c:	e002      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800499e:	bf00      	nop
 80049a0:	e000      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10b      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80049ac:	4ba1      	ldr	r3, [pc, #644]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80049b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049bc:	4a9d      	ldr	r2, [pc, #628]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049be:	430b      	orrs	r3, r1
 80049c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049c2:	e003      	b.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80049cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	f002 0308 	and.w	r3, r2, #8
 80049d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049dc:	2300      	movs	r3, #0
 80049de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049e2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80049e6:	460b      	mov	r3, r1
 80049e8:	4313      	orrs	r3, r2
 80049ea:	d01e      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f8:	d10c      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fe:	3328      	adds	r3, #40	@ 0x28
 8004a00:	2102      	movs	r1, #2
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fe54 	bl	80056b0 <RCCEx_PLL3_Config>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d002      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a14:	4b87      	ldr	r3, [pc, #540]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a18:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a24:	4a83      	ldr	r2, [pc, #524]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a26:	430b      	orrs	r3, r1
 8004a28:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a32:	f002 0310 	and.w	r3, r2, #16
 8004a36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a40:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004a44:	460b      	mov	r3, r1
 8004a46:	4313      	orrs	r3, r2
 8004a48:	d01e      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a56:	d10c      	bne.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	3328      	adds	r3, #40	@ 0x28
 8004a5e:	2102      	movs	r1, #2
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 fe25 	bl	80056b0 <RCCEx_PLL3_Config>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a72:	4b70      	ldr	r3, [pc, #448]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a82:	4a6c      	ldr	r2, [pc, #432]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a84:	430b      	orrs	r3, r1
 8004a86:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a9e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	d03e      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ab4:	d022      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004ab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aba:	d81b      	bhi.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d003      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ac4:	d00b      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004ac6:	e015      	b.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004acc:	3308      	adds	r3, #8
 8004ace:	2100      	movs	r1, #0
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f000 fd3b 	bl	800554c <RCCEx_PLL2_Config>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004adc:	e00f      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae2:	3328      	adds	r3, #40	@ 0x28
 8004ae4:	2102      	movs	r1, #2
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 fde2 	bl	80056b0 <RCCEx_PLL3_Config>
 8004aec:	4603      	mov	r3, r0
 8004aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004af2:	e004      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004afa:	e000      	b.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004afc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10b      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b06:	4b4b      	ldr	r3, [pc, #300]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b16:	4a47      	ldr	r2, [pc, #284]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b18:	430b      	orrs	r3, r1
 8004b1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b1c:	e003      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004b32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b34:	2300      	movs	r3, #0
 8004b36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b38:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	d03b      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b4e:	d01f      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004b50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b54:	d818      	bhi.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004b56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b5a:	d003      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004b5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b60:	d007      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004b62:	e011      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b64:	4b33      	ldr	r3, [pc, #204]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b68:	4a32      	ldr	r2, [pc, #200]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b70:	e00f      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b76:	3328      	adds	r3, #40	@ 0x28
 8004b78:	2101      	movs	r1, #1
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fd98 	bl	80056b0 <RCCEx_PLL3_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b86:	e004      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b8e:	e000      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10b      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b9a:	4b26      	ldr	r3, [pc, #152]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004baa:	4a22      	ldr	r2, [pc, #136]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bac:	430b      	orrs	r3, r1
 8004bae:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bb0:	e003      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004bc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bc8:	2300      	movs	r3, #0
 8004bca:	677b      	str	r3, [r7, #116]	@ 0x74
 8004bcc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	d034      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004be4:	d007      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004be6:	e011      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be8:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a11      	ldr	r2, [pc, #68]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004bf4:	e00e      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	3308      	adds	r3, #8
 8004bfc:	2102      	movs	r1, #2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fca4 	bl	800554c <RCCEx_PLL2_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c0a:	e003      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10d      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004c1c:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c20:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2a:	4a02      	ldr	r2, [pc, #8]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c2c:	430b      	orrs	r3, r1
 8004c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c30:	e006      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004c32:	bf00      	nop
 8004c34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c48:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c4e:	2300      	movs	r3, #0
 8004c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c52:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004c56:	460b      	mov	r3, r1
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	d00c      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c60:	3328      	adds	r3, #40	@ 0x28
 8004c62:	2102      	movs	r1, #2
 8004c64:	4618      	mov	r0, r3
 8004c66:	f000 fd23 	bl	80056b0 <RCCEx_PLL3_Config>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c84:	2300      	movs	r3, #0
 8004c86:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	d038      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c9e:	d018      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004ca0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ca4:	d811      	bhi.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004caa:	d014      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cb0:	d80b      	bhi.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d011      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cba:	d106      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cbc:	4bc3      	ldr	r3, [pc, #780]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc0:	4ac2      	ldr	r2, [pc, #776]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004cc8:	e008      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cd0:	e004      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cd2:	bf00      	nop
 8004cd4:	e002      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cd6:	bf00      	nop
 8004cd8:	e000      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10b      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ce4:	4bb9      	ldr	r3, [pc, #740]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ce8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cf4:	4ab5      	ldr	r2, [pc, #724]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cf6:	430b      	orrs	r3, r1
 8004cf8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004cfa:	e003      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004d10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d12:	2300      	movs	r3, #0
 8004d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d16:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	d009      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d20:	4baa      	ldr	r3, [pc, #680]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d2e:	4aa7      	ldr	r2, [pc, #668]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d30:	430b      	orrs	r3, r1
 8004d32:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004d40:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d42:	2300      	movs	r3, #0
 8004d44:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d46:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	d00a      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004d50:	4b9e      	ldr	r3, [pc, #632]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004d60:	4a9a      	ldr	r2, [pc, #616]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d62:	430b      	orrs	r3, r1
 8004d64:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d74:	2300      	movs	r3, #0
 8004d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d78:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	d009      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d82:	4b92      	ldr	r3, [pc, #584]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d86:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d90:	4a8e      	ldr	r2, [pc, #568]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d92:	430b      	orrs	r3, r1
 8004d94:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004da2:	643b      	str	r3, [r7, #64]	@ 0x40
 8004da4:	2300      	movs	r3, #0
 8004da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004dac:	460b      	mov	r3, r1
 8004dae:	4313      	orrs	r3, r2
 8004db0:	d00e      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004db2:	4b86      	ldr	r3, [pc, #536]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	4a85      	ldr	r2, [pc, #532]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004db8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004dbc:	6113      	str	r3, [r2, #16]
 8004dbe:	4b83      	ldr	r3, [pc, #524]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dc0:	6919      	ldr	r1, [r3, #16]
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dca:	4a80      	ldr	r2, [pc, #512]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dde:	2300      	movs	r3, #0
 8004de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004de2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004de6:	460b      	mov	r3, r1
 8004de8:	4313      	orrs	r3, r2
 8004dea:	d009      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004dec:	4b77      	ldr	r3, [pc, #476]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfa:	4a74      	ldr	r2, [pc, #464]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dfc:	430b      	orrs	r3, r1
 8004dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e0e:	2300      	movs	r3, #0
 8004e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e12:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004e16:	460b      	mov	r3, r1
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	d00a      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e1c:	4b6b      	ldr	r3, [pc, #428]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e20:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e2c:	4a67      	ldr	r2, [pc, #412]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e44:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	d011      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e52:	3308      	adds	r3, #8
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fb78 	bl	800554c <RCCEx_PLL2_Config>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	6239      	str	r1, [r7, #32]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e84:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e88:	460b      	mov	r3, r1
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	d011      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e92:	3308      	adds	r3, #8
 8004e94:	2101      	movs	r1, #1
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 fb58 	bl	800554c <RCCEx_PLL2_Config>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eba:	2100      	movs	r1, #0
 8004ebc:	61b9      	str	r1, [r7, #24]
 8004ebe:	f003 0304 	and.w	r3, r3, #4
 8004ec2:	61fb      	str	r3, [r7, #28]
 8004ec4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	d011      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed2:	3308      	adds	r3, #8
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 fb38 	bl	800554c <RCCEx_PLL2_Config>
 8004edc:	4603      	mov	r3, r0
 8004ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efa:	2100      	movs	r1, #0
 8004efc:	6139      	str	r1, [r7, #16]
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	d011      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f12:	3328      	adds	r3, #40	@ 0x28
 8004f14:	2100      	movs	r1, #0
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fbca 	bl	80056b0 <RCCEx_PLL3_Config>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	f003 0310 	and.w	r3, r3, #16
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	d011      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f52:	3328      	adds	r3, #40	@ 0x28
 8004f54:	2101      	movs	r1, #1
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fbaa 	bl	80056b0 <RCCEx_PLL3_Config>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	6039      	str	r1, [r7, #0]
 8004f7e:	f003 0320 	and.w	r3, r3, #32
 8004f82:	607b      	str	r3, [r7, #4]
 8004f84:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	d011      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f92:	3328      	adds	r3, #40	@ 0x28
 8004f94:	2102      	movs	r1, #2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fb8a 	bl	80056b0 <RCCEx_PLL3_Config>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004fb2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e000      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fcc:	58024400 	.word	0x58024400

08004fd0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004fd4:	f7fe fd96 	bl	8003b04 <HAL_RCC_GetHCLKFreq>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	4b06      	ldr	r3, [pc, #24]	@ (8004ff4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	091b      	lsrs	r3, r3, #4
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	4904      	ldr	r1, [pc, #16]	@ (8004ff8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004fe6:	5ccb      	ldrb	r3, [r1, r3]
 8004fe8:	f003 031f 	and.w	r3, r3, #31
 8004fec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	58024400 	.word	0x58024400
 8004ff8:	0800a304 	.word	0x0800a304

08004ffc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b089      	sub	sp, #36	@ 0x24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005004:	4ba1      	ldr	r3, [pc, #644]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005008:	f003 0303 	and.w	r3, r3, #3
 800500c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800500e:	4b9f      	ldr	r3, [pc, #636]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005012:	0b1b      	lsrs	r3, r3, #12
 8005014:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005018:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800501a:	4b9c      	ldr	r3, [pc, #624]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	091b      	lsrs	r3, r3, #4
 8005020:	f003 0301 	and.w	r3, r3, #1
 8005024:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005026:	4b99      	ldr	r3, [pc, #612]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502a:	08db      	lsrs	r3, r3, #3
 800502c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	fb02 f303 	mul.w	r3, r2, r3
 8005036:	ee07 3a90 	vmov	s15, r3
 800503a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800503e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8111 	beq.w	800526c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	2b02      	cmp	r3, #2
 800504e:	f000 8083 	beq.w	8005158 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	2b02      	cmp	r3, #2
 8005056:	f200 80a1 	bhi.w	800519c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d056      	beq.n	8005114 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005066:	e099      	b.n	800519c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005068:	4b88      	ldr	r3, [pc, #544]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b00      	cmp	r3, #0
 8005072:	d02d      	beq.n	80050d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005074:	4b85      	ldr	r3, [pc, #532]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	08db      	lsrs	r3, r3, #3
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	4a84      	ldr	r2, [pc, #528]	@ (8005290 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005080:	fa22 f303 	lsr.w	r3, r2, r3
 8005084:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	ee07 3a90 	vmov	s15, r3
 8005096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800509a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800509e:	4b7b      	ldr	r3, [pc, #492]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80050b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005294 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80050ce:	e087      	b.n	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005298 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80050de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050e2:	4b6a      	ldr	r3, [pc, #424]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ea:	ee07 3a90 	vmov	s15, r3
 80050ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80050f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005294 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800510a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800510e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005112:	e065      	b.n	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	ee07 3a90 	vmov	s15, r3
 800511a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800529c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005122:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005126:	4b59      	ldr	r3, [pc, #356]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800512e:	ee07 3a90 	vmov	s15, r3
 8005132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005136:	ed97 6a03 	vldr	s12, [r7, #12]
 800513a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005294 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800513e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005142:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800514e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005152:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005156:	e043      	b.n	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	ee07 3a90 	vmov	s15, r3
 800515e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005162:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005166:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800516a:	4b48      	ldr	r3, [pc, #288]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005172:	ee07 3a90 	vmov	s15, r3
 8005176:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800517a:	ed97 6a03 	vldr	s12, [r7, #12]
 800517e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005294 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005182:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005186:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800518a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800518e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005196:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800519a:	e021      	b.n	80051e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	ee07 3a90 	vmov	s15, r3
 80051a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800529c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80051aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051ae:	4b37      	ldr	r3, [pc, #220]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051b6:	ee07 3a90 	vmov	s15, r3
 80051ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051be:	ed97 6a03 	vldr	s12, [r7, #12]
 80051c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005294 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051de:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80051e0:	4b2a      	ldr	r3, [pc, #168]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e4:	0a5b      	lsrs	r3, r3, #9
 80051e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ea:	ee07 3a90 	vmov	s15, r3
 80051ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80051f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80051fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005202:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005206:	ee17 2a90 	vmov	r2, s15
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800520e:	4b1f      	ldr	r3, [pc, #124]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005212:	0c1b      	lsrs	r3, r3, #16
 8005214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005218:	ee07 3a90 	vmov	s15, r3
 800521c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005220:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005224:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005228:	edd7 6a07 	vldr	s13, [r7, #28]
 800522c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005230:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005234:	ee17 2a90 	vmov	r2, s15
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800523c:	4b13      	ldr	r3, [pc, #76]	@ (800528c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	0e1b      	lsrs	r3, r3, #24
 8005242:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800524e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005252:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005256:	edd7 6a07 	vldr	s13, [r7, #28]
 800525a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800525e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005262:	ee17 2a90 	vmov	r2, s15
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800526a:	e008      	b.n	800527e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	609a      	str	r2, [r3, #8]
}
 800527e:	bf00      	nop
 8005280:	3724      	adds	r7, #36	@ 0x24
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	58024400 	.word	0x58024400
 8005290:	03d09000 	.word	0x03d09000
 8005294:	46000000 	.word	0x46000000
 8005298:	4c742400 	.word	0x4c742400
 800529c:	4a742400 	.word	0x4a742400
 80052a0:	4af42400 	.word	0x4af42400

080052a4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b089      	sub	sp, #36	@ 0x24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80052ac:	4ba1      	ldr	r3, [pc, #644]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b0:	f003 0303 	and.w	r3, r3, #3
 80052b4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80052b6:	4b9f      	ldr	r3, [pc, #636]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ba:	0d1b      	lsrs	r3, r3, #20
 80052bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052c0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80052c2:	4b9c      	ldr	r3, [pc, #624]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c6:	0a1b      	lsrs	r3, r3, #8
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80052ce:	4b99      	ldr	r3, [pc, #612]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d2:	08db      	lsrs	r3, r3, #3
 80052d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052d8:	693a      	ldr	r2, [r7, #16]
 80052da:	fb02 f303 	mul.w	r3, r2, r3
 80052de:	ee07 3a90 	vmov	s15, r3
 80052e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 8111 	beq.w	8005514 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	f000 8083 	beq.w	8005400 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	f200 80a1 	bhi.w	8005444 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d056      	beq.n	80053bc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800530e:	e099      	b.n	8005444 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005310:	4b88      	ldr	r3, [pc, #544]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d02d      	beq.n	8005378 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800531c:	4b85      	ldr	r3, [pc, #532]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	08db      	lsrs	r3, r3, #3
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	4a84      	ldr	r2, [pc, #528]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
 800532c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	ee07 3a90 	vmov	s15, r3
 8005334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	ee07 3a90 	vmov	s15, r3
 800533e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005346:	4b7b      	ldr	r3, [pc, #492]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800534e:	ee07 3a90 	vmov	s15, r3
 8005352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005356:	ed97 6a03 	vldr	s12, [r7, #12]
 800535a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800553c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800535e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800536a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800536e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005372:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005376:	e087      	b.n	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	ee07 3a90 	vmov	s15, r3
 800537e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005382:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800538a:	4b6a      	ldr	r3, [pc, #424]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005392:	ee07 3a90 	vmov	s15, r3
 8005396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539a:	ed97 6a03 	vldr	s12, [r7, #12]
 800539e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800553c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053ba:	e065      	b.n	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005544 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80053ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ce:	4b59      	ldr	r3, [pc, #356]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053de:	ed97 6a03 	vldr	s12, [r7, #12]
 80053e2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800553c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053fe:	e043      	b.n	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	ee07 3a90 	vmov	s15, r3
 8005406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800540a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800540e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005412:	4b48      	ldr	r3, [pc, #288]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800541a:	ee07 3a90 	vmov	s15, r3
 800541e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005422:	ed97 6a03 	vldr	s12, [r7, #12]
 8005426:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800553c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800542a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800542e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800543a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800543e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005442:	e021      	b.n	8005488 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	ee07 3a90 	vmov	s15, r3
 800544a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800544e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005544 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005456:	4b37      	ldr	r3, [pc, #220]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800545e:	ee07 3a90 	vmov	s15, r3
 8005462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005466:	ed97 6a03 	vldr	s12, [r7, #12]
 800546a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800553c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800546e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005476:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800547a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800547e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005482:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005486:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005488:	4b2a      	ldr	r3, [pc, #168]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800548a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548c:	0a5b      	lsrs	r3, r3, #9
 800548e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005492:	ee07 3a90 	vmov	s15, r3
 8005496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800549a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800549e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80054a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ae:	ee17 2a90 	vmov	r2, s15
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80054b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ba:	0c1b      	lsrs	r3, r3, #16
 80054bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054c0:	ee07 3a90 	vmov	s15, r3
 80054c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80054d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054dc:	ee17 2a90 	vmov	r2, s15
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80054e4:	4b13      	ldr	r3, [pc, #76]	@ (8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e8:	0e1b      	lsrs	r3, r3, #24
 80054ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054ee:	ee07 3a90 	vmov	s15, r3
 80054f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005502:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005506:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800550a:	ee17 2a90 	vmov	r2, s15
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005512:	e008      	b.n	8005526 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	609a      	str	r2, [r3, #8]
}
 8005526:	bf00      	nop
 8005528:	3724      	adds	r7, #36	@ 0x24
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	58024400 	.word	0x58024400
 8005538:	03d09000 	.word	0x03d09000
 800553c:	46000000 	.word	0x46000000
 8005540:	4c742400 	.word	0x4c742400
 8005544:	4a742400 	.word	0x4a742400
 8005548:	4af42400 	.word	0x4af42400

0800554c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800555a:	4b53      	ldr	r3, [pc, #332]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800555c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555e:	f003 0303 	and.w	r3, r3, #3
 8005562:	2b03      	cmp	r3, #3
 8005564:	d101      	bne.n	800556a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e099      	b.n	800569e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800556a:	4b4f      	ldr	r3, [pc, #316]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a4e      	ldr	r2, [pc, #312]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005570:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005574:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005576:	f7fc f9b1 	bl	80018dc <HAL_GetTick>
 800557a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800557c:	e008      	b.n	8005590 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800557e:	f7fc f9ad 	bl	80018dc <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d901      	bls.n	8005590 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e086      	b.n	800569e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005590:	4b45      	ldr	r3, [pc, #276]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1f0      	bne.n	800557e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800559c:	4b42      	ldr	r3, [pc, #264]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	031b      	lsls	r3, r3, #12
 80055aa:	493f      	ldr	r1, [pc, #252]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	3b01      	subs	r3, #1
 80055c0:	025b      	lsls	r3, r3, #9
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	431a      	orrs	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	041b      	lsls	r3, r3, #16
 80055ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	3b01      	subs	r3, #1
 80055da:	061b      	lsls	r3, r3, #24
 80055dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80055e0:	4931      	ldr	r1, [pc, #196]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80055e6:	4b30      	ldr	r3, [pc, #192]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 80055e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	492d      	ldr	r1, [pc, #180]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80055f8:	4b2b      	ldr	r3, [pc, #172]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 80055fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fc:	f023 0220 	bic.w	r2, r3, #32
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	4928      	ldr	r1, [pc, #160]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005606:	4313      	orrs	r3, r2
 8005608:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800560a:	4b27      	ldr	r3, [pc, #156]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800560c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560e:	4a26      	ldr	r2, [pc, #152]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005610:	f023 0310 	bic.w	r3, r3, #16
 8005614:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005616:	4b24      	ldr	r3, [pc, #144]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005618:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800561a:	4b24      	ldr	r3, [pc, #144]	@ (80056ac <RCCEx_PLL2_Config+0x160>)
 800561c:	4013      	ands	r3, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	69d2      	ldr	r2, [r2, #28]
 8005622:	00d2      	lsls	r2, r2, #3
 8005624:	4920      	ldr	r1, [pc, #128]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005626:	4313      	orrs	r3, r2
 8005628:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800562a:	4b1f      	ldr	r3, [pc, #124]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800562c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562e:	4a1e      	ldr	r2, [pc, #120]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005630:	f043 0310 	orr.w	r3, r3, #16
 8005634:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d106      	bne.n	800564a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800563c:	4b1a      	ldr	r3, [pc, #104]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800563e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005640:	4a19      	ldr	r2, [pc, #100]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005642:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005646:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005648:	e00f      	b.n	800566a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d106      	bne.n	800565e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005650:	4b15      	ldr	r3, [pc, #84]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005654:	4a14      	ldr	r2, [pc, #80]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800565a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800565c:	e005      	b.n	800566a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800565e:	4b12      	ldr	r3, [pc, #72]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005662:	4a11      	ldr	r2, [pc, #68]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005664:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005668:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800566a:	4b0f      	ldr	r3, [pc, #60]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a0e      	ldr	r2, [pc, #56]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005670:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005674:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005676:	f7fc f931 	bl	80018dc <HAL_GetTick>
 800567a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800567c:	e008      	b.n	8005690 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800567e:	f7fc f92d 	bl	80018dc <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e006      	b.n	800569e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005690:	4b05      	ldr	r3, [pc, #20]	@ (80056a8 <RCCEx_PLL2_Config+0x15c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f0      	beq.n	800567e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800569c:	7bfb      	ldrb	r3, [r7, #15]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	58024400 	.word	0x58024400
 80056ac:	ffff0007 	.word	0xffff0007

080056b0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056be:	4b53      	ldr	r3, [pc, #332]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80056c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	2b03      	cmp	r3, #3
 80056c8:	d101      	bne.n	80056ce <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e099      	b.n	8005802 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80056ce:	4b4f      	ldr	r3, [pc, #316]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a4e      	ldr	r2, [pc, #312]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80056d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056da:	f7fc f8ff 	bl	80018dc <HAL_GetTick>
 80056de:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80056e0:	e008      	b.n	80056f4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80056e2:	f7fc f8fb 	bl	80018dc <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d901      	bls.n	80056f4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e086      	b.n	8005802 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80056f4:	4b45      	ldr	r3, [pc, #276]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1f0      	bne.n	80056e2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005700:	4b42      	ldr	r3, [pc, #264]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005704:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	051b      	lsls	r3, r3, #20
 800570e:	493f      	ldr	r1, [pc, #252]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005710:	4313      	orrs	r3, r2
 8005712:	628b      	str	r3, [r1, #40]	@ 0x28
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	3b01      	subs	r3, #1
 800571a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	3b01      	subs	r3, #1
 8005724:	025b      	lsls	r3, r3, #9
 8005726:	b29b      	uxth	r3, r3
 8005728:	431a      	orrs	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	3b01      	subs	r3, #1
 8005730:	041b      	lsls	r3, r3, #16
 8005732:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	3b01      	subs	r3, #1
 800573e:	061b      	lsls	r3, r3, #24
 8005740:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005744:	4931      	ldr	r1, [pc, #196]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005746:	4313      	orrs	r3, r2
 8005748:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800574a:	4b30      	ldr	r3, [pc, #192]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 800574c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	492d      	ldr	r1, [pc, #180]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005758:	4313      	orrs	r3, r2
 800575a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800575c:	4b2b      	ldr	r3, [pc, #172]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 800575e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005760:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	4928      	ldr	r1, [pc, #160]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 800576a:	4313      	orrs	r3, r2
 800576c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800576e:	4b27      	ldr	r3, [pc, #156]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005772:	4a26      	ldr	r2, [pc, #152]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005778:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800577a:	4b24      	ldr	r3, [pc, #144]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 800577c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800577e:	4b24      	ldr	r3, [pc, #144]	@ (8005810 <RCCEx_PLL3_Config+0x160>)
 8005780:	4013      	ands	r3, r2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	69d2      	ldr	r2, [r2, #28]
 8005786:	00d2      	lsls	r2, r2, #3
 8005788:	4920      	ldr	r1, [pc, #128]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 800578a:	4313      	orrs	r3, r2
 800578c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800578e:	4b1f      	ldr	r3, [pc, #124]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005792:	4a1e      	ldr	r2, [pc, #120]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 8005794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005798:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d106      	bne.n	80057ae <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80057a0:	4b1a      	ldr	r3, [pc, #104]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	4a19      	ldr	r2, [pc, #100]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057ac:	e00f      	b.n	80057ce <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d106      	bne.n	80057c2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80057b4:	4b15      	ldr	r3, [pc, #84]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b8:	4a14      	ldr	r2, [pc, #80]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80057be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057c0:	e005      	b.n	80057ce <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80057c2:	4b12      	ldr	r3, [pc, #72]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c6:	4a11      	ldr	r2, [pc, #68]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80057ce:	4b0f      	ldr	r3, [pc, #60]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a0e      	ldr	r2, [pc, #56]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057da:	f7fc f87f 	bl	80018dc <HAL_GetTick>
 80057de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80057e0:	e008      	b.n	80057f4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80057e2:	f7fc f87b 	bl	80018dc <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e006      	b.n	8005802 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80057f4:	4b05      	ldr	r3, [pc, #20]	@ (800580c <RCCEx_PLL3_Config+0x15c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0f0      	beq.n	80057e2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005800:	7bfb      	ldrb	r3, [r7, #15]
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	58024400 	.word	0x58024400
 8005810:	ffff0007 	.word	0xffff0007

08005814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e049      	b.n	80058ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f7fb fd9e 	bl	800137c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3304      	adds	r3, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fab8 	bl	8005dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b082      	sub	sp, #8
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e049      	b.n	8005968 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d106      	bne.n	80058ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f841 	bl	8005970 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2202      	movs	r2, #2
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	4610      	mov	r0, r2
 8005902:	f000 fa61 	bl	8005dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d109      	bne.n	80059a8 <HAL_TIM_PWM_Start+0x24>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b01      	cmp	r3, #1
 800599e:	bf14      	ite	ne
 80059a0:	2301      	movne	r3, #1
 80059a2:	2300      	moveq	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	e03c      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d109      	bne.n	80059c2 <HAL_TIM_PWM_Start+0x3e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	bf14      	ite	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	2300      	moveq	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	e02f      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d109      	bne.n	80059dc <HAL_TIM_PWM_Start+0x58>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	bf14      	ite	ne
 80059d4:	2301      	movne	r3, #1
 80059d6:	2300      	moveq	r3, #0
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	e022      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b0c      	cmp	r3, #12
 80059e0:	d109      	bne.n	80059f6 <HAL_TIM_PWM_Start+0x72>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	bf14      	ite	ne
 80059ee:	2301      	movne	r3, #1
 80059f0:	2300      	moveq	r3, #0
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	e015      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b10      	cmp	r3, #16
 80059fa:	d109      	bne.n	8005a10 <HAL_TIM_PWM_Start+0x8c>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	bf14      	ite	ne
 8005a08:	2301      	movne	r3, #1
 8005a0a:	2300      	moveq	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	e008      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	bf14      	ite	ne
 8005a1c:	2301      	movne	r3, #1
 8005a1e:	2300      	moveq	r3, #0
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e0a1      	b.n	8005b6e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_PWM_Start+0xb6>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a38:	e023      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_PWM_Start+0xc6>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a48:	e01b      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_PWM_Start+0xd6>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a58:	e013      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b0c      	cmp	r3, #12
 8005a5e:	d104      	bne.n	8005a6a <HAL_TIM_PWM_Start+0xe6>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a68:	e00b      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b10      	cmp	r3, #16
 8005a6e:	d104      	bne.n	8005a7a <HAL_TIM_PWM_Start+0xf6>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a78:	e003      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2201      	movs	r2, #1
 8005a88:	6839      	ldr	r1, [r7, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 fd12 	bl	80064b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a38      	ldr	r2, [pc, #224]	@ (8005b78 <HAL_TIM_PWM_Start+0x1f4>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d013      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a37      	ldr	r2, [pc, #220]	@ (8005b7c <HAL_TIM_PWM_Start+0x1f8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00e      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a35      	ldr	r2, [pc, #212]	@ (8005b80 <HAL_TIM_PWM_Start+0x1fc>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d009      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a34      	ldr	r2, [pc, #208]	@ (8005b84 <HAL_TIM_PWM_Start+0x200>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d004      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a32      	ldr	r2, [pc, #200]	@ (8005b88 <HAL_TIM_PWM_Start+0x204>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d101      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x142>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e000      	b.n	8005ac8 <HAL_TIM_PWM_Start+0x144>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ada:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a25      	ldr	r2, [pc, #148]	@ (8005b78 <HAL_TIM_PWM_Start+0x1f4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d022      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aee:	d01d      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a25      	ldr	r2, [pc, #148]	@ (8005b8c <HAL_TIM_PWM_Start+0x208>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d018      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a24      	ldr	r2, [pc, #144]	@ (8005b90 <HAL_TIM_PWM_Start+0x20c>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d013      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a22      	ldr	r2, [pc, #136]	@ (8005b94 <HAL_TIM_PWM_Start+0x210>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00e      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a1a      	ldr	r2, [pc, #104]	@ (8005b7c <HAL_TIM_PWM_Start+0x1f8>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d009      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a1e      	ldr	r2, [pc, #120]	@ (8005b98 <HAL_TIM_PWM_Start+0x214>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d004      	beq.n	8005b2c <HAL_TIM_PWM_Start+0x1a8>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a16      	ldr	r2, [pc, #88]	@ (8005b80 <HAL_TIM_PWM_Start+0x1fc>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d115      	bne.n	8005b58 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	4b1a      	ldr	r3, [pc, #104]	@ (8005b9c <HAL_TIM_PWM_Start+0x218>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b06      	cmp	r3, #6
 8005b3c:	d015      	beq.n	8005b6a <HAL_TIM_PWM_Start+0x1e6>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b44:	d011      	beq.n	8005b6a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f042 0201 	orr.w	r2, r2, #1
 8005b54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b56:	e008      	b.n	8005b6a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0201 	orr.w	r2, r2, #1
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e000      	b.n	8005b6c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000
 8005b7c:	40010400 	.word	0x40010400
 8005b80:	40014000 	.word	0x40014000
 8005b84:	40014400 	.word	0x40014400
 8005b88:	40014800 	.word	0x40014800
 8005b8c:	40000400 	.word	0x40000400
 8005b90:	40000800 	.word	0x40000800
 8005b94:	40000c00 	.word	0x40000c00
 8005b98:	40001800 	.word	0x40001800
 8005b9c:	00010007 	.word	0x00010007

08005ba0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d101      	bne.n	8005bbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005bba:	2302      	movs	r3, #2
 8005bbc:	e0ff      	b.n	8005dbe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b14      	cmp	r3, #20
 8005bca:	f200 80f0 	bhi.w	8005dae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005bce:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd4:	08005c29 	.word	0x08005c29
 8005bd8:	08005daf 	.word	0x08005daf
 8005bdc:	08005daf 	.word	0x08005daf
 8005be0:	08005daf 	.word	0x08005daf
 8005be4:	08005c69 	.word	0x08005c69
 8005be8:	08005daf 	.word	0x08005daf
 8005bec:	08005daf 	.word	0x08005daf
 8005bf0:	08005daf 	.word	0x08005daf
 8005bf4:	08005cab 	.word	0x08005cab
 8005bf8:	08005daf 	.word	0x08005daf
 8005bfc:	08005daf 	.word	0x08005daf
 8005c00:	08005daf 	.word	0x08005daf
 8005c04:	08005ceb 	.word	0x08005ceb
 8005c08:	08005daf 	.word	0x08005daf
 8005c0c:	08005daf 	.word	0x08005daf
 8005c10:	08005daf 	.word	0x08005daf
 8005c14:	08005d2d 	.word	0x08005d2d
 8005c18:	08005daf 	.word	0x08005daf
 8005c1c:	08005daf 	.word	0x08005daf
 8005c20:	08005daf 	.word	0x08005daf
 8005c24:	08005d6d 	.word	0x08005d6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68b9      	ldr	r1, [r7, #8]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 f96a 	bl	8005f08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	699a      	ldr	r2, [r3, #24]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0208 	orr.w	r2, r2, #8
 8005c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699a      	ldr	r2, [r3, #24]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f022 0204 	bic.w	r2, r2, #4
 8005c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6999      	ldr	r1, [r3, #24]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	691a      	ldr	r2, [r3, #16]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	619a      	str	r2, [r3, #24]
      break;
 8005c66:	e0a5      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68b9      	ldr	r1, [r7, #8]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f000 f9da 	bl	8006028 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	699a      	ldr	r2, [r3, #24]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6999      	ldr	r1, [r3, #24]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	021a      	lsls	r2, r3, #8
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	619a      	str	r2, [r3, #24]
      break;
 8005ca8:	e084      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68b9      	ldr	r1, [r7, #8]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f000 fa43 	bl	800613c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	69da      	ldr	r2, [r3, #28]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f042 0208 	orr.w	r2, r2, #8
 8005cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	69da      	ldr	r2, [r3, #28]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0204 	bic.w	r2, r2, #4
 8005cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	69d9      	ldr	r1, [r3, #28]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	691a      	ldr	r2, [r3, #16]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	61da      	str	r2, [r3, #28]
      break;
 8005ce8:	e064      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 faab 	bl	800624c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	69da      	ldr	r2, [r3, #28]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	69da      	ldr	r2, [r3, #28]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69d9      	ldr	r1, [r3, #28]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	021a      	lsls	r2, r3, #8
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	61da      	str	r2, [r3, #28]
      break;
 8005d2a:	e043      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68b9      	ldr	r1, [r7, #8]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 faf4 	bl	8006320 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0208 	orr.w	r2, r2, #8
 8005d46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0204 	bic.w	r2, r2, #4
 8005d56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	691a      	ldr	r2, [r3, #16]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d6a:	e023      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 fb38 	bl	80063e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d86:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d96:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	021a      	lsls	r2, r3, #8
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	430a      	orrs	r2, r1
 8005daa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005dac:	e002      	b.n	8005db4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	75fb      	strb	r3, [r7, #23]
      break;
 8005db2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop

08005dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a43      	ldr	r2, [pc, #268]	@ (8005ee8 <TIM_Base_SetConfig+0x120>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d013      	beq.n	8005e08 <TIM_Base_SetConfig+0x40>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de6:	d00f      	beq.n	8005e08 <TIM_Base_SetConfig+0x40>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a40      	ldr	r2, [pc, #256]	@ (8005eec <TIM_Base_SetConfig+0x124>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d00b      	beq.n	8005e08 <TIM_Base_SetConfig+0x40>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a3f      	ldr	r2, [pc, #252]	@ (8005ef0 <TIM_Base_SetConfig+0x128>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d007      	beq.n	8005e08 <TIM_Base_SetConfig+0x40>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a3e      	ldr	r2, [pc, #248]	@ (8005ef4 <TIM_Base_SetConfig+0x12c>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_Base_SetConfig+0x40>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a3d      	ldr	r2, [pc, #244]	@ (8005ef8 <TIM_Base_SetConfig+0x130>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d108      	bne.n	8005e1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a32      	ldr	r2, [pc, #200]	@ (8005ee8 <TIM_Base_SetConfig+0x120>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d01f      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e28:	d01b      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a2f      	ldr	r2, [pc, #188]	@ (8005eec <TIM_Base_SetConfig+0x124>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d017      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a2e      	ldr	r2, [pc, #184]	@ (8005ef0 <TIM_Base_SetConfig+0x128>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d013      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a2d      	ldr	r2, [pc, #180]	@ (8005ef4 <TIM_Base_SetConfig+0x12c>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00f      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a2c      	ldr	r2, [pc, #176]	@ (8005ef8 <TIM_Base_SetConfig+0x130>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d00b      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8005efc <TIM_Base_SetConfig+0x134>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d007      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a2a      	ldr	r2, [pc, #168]	@ (8005f00 <TIM_Base_SetConfig+0x138>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d003      	beq.n	8005e62 <TIM_Base_SetConfig+0x9a>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a29      	ldr	r2, [pc, #164]	@ (8005f04 <TIM_Base_SetConfig+0x13c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d108      	bne.n	8005e74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	689a      	ldr	r2, [r3, #8]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <TIM_Base_SetConfig+0x120>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d00f      	beq.n	8005eba <TIM_Base_SetConfig+0xf2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a16      	ldr	r2, [pc, #88]	@ (8005ef8 <TIM_Base_SetConfig+0x130>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d00b      	beq.n	8005eba <TIM_Base_SetConfig+0xf2>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a15      	ldr	r2, [pc, #84]	@ (8005efc <TIM_Base_SetConfig+0x134>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d007      	beq.n	8005eba <TIM_Base_SetConfig+0xf2>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a14      	ldr	r2, [pc, #80]	@ (8005f00 <TIM_Base_SetConfig+0x138>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d003      	beq.n	8005eba <TIM_Base_SetConfig+0xf2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a13      	ldr	r2, [pc, #76]	@ (8005f04 <TIM_Base_SetConfig+0x13c>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d103      	bne.n	8005ec2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	691a      	ldr	r2, [r3, #16]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f043 0204 	orr.w	r2, r3, #4
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	601a      	str	r2, [r3, #0]
}
 8005eda:	bf00      	nop
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40010000 	.word	0x40010000
 8005eec:	40000400 	.word	0x40000400
 8005ef0:	40000800 	.word	0x40000800
 8005ef4:	40000c00 	.word	0x40000c00
 8005ef8:	40010400 	.word	0x40010400
 8005efc:	40014000 	.word	0x40014000
 8005f00:	40014400 	.word	0x40014400
 8005f04:	40014800 	.word	0x40014800

08005f08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	f023 0201 	bic.w	r2, r3, #1
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4b37      	ldr	r3, [pc, #220]	@ (8006010 <TIM_OC1_SetConfig+0x108>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f023 0303 	bic.w	r3, r3, #3
 8005f3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f023 0302 	bic.w	r3, r3, #2
 8005f50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8006014 <TIM_OC1_SetConfig+0x10c>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d00f      	beq.n	8005f84 <TIM_OC1_SetConfig+0x7c>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a2c      	ldr	r2, [pc, #176]	@ (8006018 <TIM_OC1_SetConfig+0x110>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00b      	beq.n	8005f84 <TIM_OC1_SetConfig+0x7c>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800601c <TIM_OC1_SetConfig+0x114>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d007      	beq.n	8005f84 <TIM_OC1_SetConfig+0x7c>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a2a      	ldr	r2, [pc, #168]	@ (8006020 <TIM_OC1_SetConfig+0x118>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d003      	beq.n	8005f84 <TIM_OC1_SetConfig+0x7c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a29      	ldr	r2, [pc, #164]	@ (8006024 <TIM_OC1_SetConfig+0x11c>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d10c      	bne.n	8005f9e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f023 0308 	bic.w	r3, r3, #8
 8005f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f023 0304 	bic.w	r3, r3, #4
 8005f9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8006014 <TIM_OC1_SetConfig+0x10c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00f      	beq.n	8005fc6 <TIM_OC1_SetConfig+0xbe>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8006018 <TIM_OC1_SetConfig+0x110>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d00b      	beq.n	8005fc6 <TIM_OC1_SetConfig+0xbe>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800601c <TIM_OC1_SetConfig+0x114>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d007      	beq.n	8005fc6 <TIM_OC1_SetConfig+0xbe>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a19      	ldr	r2, [pc, #100]	@ (8006020 <TIM_OC1_SetConfig+0x118>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d003      	beq.n	8005fc6 <TIM_OC1_SetConfig+0xbe>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a18      	ldr	r2, [pc, #96]	@ (8006024 <TIM_OC1_SetConfig+0x11c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d111      	bne.n	8005fea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	621a      	str	r2, [r3, #32]
}
 8006004:	bf00      	nop
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	fffeff8f 	.word	0xfffeff8f
 8006014:	40010000 	.word	0x40010000
 8006018:	40010400 	.word	0x40010400
 800601c:	40014000 	.word	0x40014000
 8006020:	40014400 	.word	0x40014400
 8006024:	40014800 	.word	0x40014800

08006028 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	f023 0210 	bic.w	r2, r3, #16
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4b34      	ldr	r3, [pc, #208]	@ (8006124 <TIM_OC2_SetConfig+0xfc>)
 8006054:	4013      	ands	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800605e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	021b      	lsls	r3, r3, #8
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f023 0320 	bic.w	r3, r3, #32
 8006072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a29      	ldr	r2, [pc, #164]	@ (8006128 <TIM_OC2_SetConfig+0x100>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d003      	beq.n	8006090 <TIM_OC2_SetConfig+0x68>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a28      	ldr	r2, [pc, #160]	@ (800612c <TIM_OC2_SetConfig+0x104>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d10d      	bne.n	80060ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006128 <TIM_OC2_SetConfig+0x100>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00f      	beq.n	80060d4 <TIM_OC2_SetConfig+0xac>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a1d      	ldr	r2, [pc, #116]	@ (800612c <TIM_OC2_SetConfig+0x104>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d00b      	beq.n	80060d4 <TIM_OC2_SetConfig+0xac>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a1c      	ldr	r2, [pc, #112]	@ (8006130 <TIM_OC2_SetConfig+0x108>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d007      	beq.n	80060d4 <TIM_OC2_SetConfig+0xac>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006134 <TIM_OC2_SetConfig+0x10c>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d003      	beq.n	80060d4 <TIM_OC2_SetConfig+0xac>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006138 <TIM_OC2_SetConfig+0x110>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d113      	bne.n	80060fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	621a      	str	r2, [r3, #32]
}
 8006116:	bf00      	nop
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	feff8fff 	.word	0xfeff8fff
 8006128:	40010000 	.word	0x40010000
 800612c:	40010400 	.word	0x40010400
 8006130:	40014000 	.word	0x40014000
 8006134:	40014400 	.word	0x40014400
 8006138:	40014800 	.word	0x40014800

0800613c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	4b33      	ldr	r3, [pc, #204]	@ (8006234 <TIM_OC3_SetConfig+0xf8>)
 8006168:	4013      	ands	r3, r2
 800616a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f023 0303 	bic.w	r3, r3, #3
 8006172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	4313      	orrs	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	021b      	lsls	r3, r3, #8
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a28      	ldr	r2, [pc, #160]	@ (8006238 <TIM_OC3_SetConfig+0xfc>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d003      	beq.n	80061a2 <TIM_OC3_SetConfig+0x66>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a27      	ldr	r2, [pc, #156]	@ (800623c <TIM_OC3_SetConfig+0x100>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d10d      	bne.n	80061be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	021b      	lsls	r3, r3, #8
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006238 <TIM_OC3_SetConfig+0xfc>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d00f      	beq.n	80061e6 <TIM_OC3_SetConfig+0xaa>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a1c      	ldr	r2, [pc, #112]	@ (800623c <TIM_OC3_SetConfig+0x100>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d00b      	beq.n	80061e6 <TIM_OC3_SetConfig+0xaa>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006240 <TIM_OC3_SetConfig+0x104>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d007      	beq.n	80061e6 <TIM_OC3_SetConfig+0xaa>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a1a      	ldr	r2, [pc, #104]	@ (8006244 <TIM_OC3_SetConfig+0x108>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d003      	beq.n	80061e6 <TIM_OC3_SetConfig+0xaa>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a19      	ldr	r2, [pc, #100]	@ (8006248 <TIM_OC3_SetConfig+0x10c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d113      	bne.n	800620e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	011b      	lsls	r3, r3, #4
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	621a      	str	r2, [r3, #32]
}
 8006228:	bf00      	nop
 800622a:	371c      	adds	r7, #28
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr
 8006234:	fffeff8f 	.word	0xfffeff8f
 8006238:	40010000 	.word	0x40010000
 800623c:	40010400 	.word	0x40010400
 8006240:	40014000 	.word	0x40014000
 8006244:	40014400 	.word	0x40014400
 8006248:	40014800 	.word	0x40014800

0800624c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800624c:	b480      	push	{r7}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4b24      	ldr	r3, [pc, #144]	@ (8006308 <TIM_OC4_SetConfig+0xbc>)
 8006278:	4013      	ands	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	021b      	lsls	r3, r3, #8
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006296:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	031b      	lsls	r3, r3, #12
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a19      	ldr	r2, [pc, #100]	@ (800630c <TIM_OC4_SetConfig+0xc0>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00f      	beq.n	80062cc <TIM_OC4_SetConfig+0x80>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a18      	ldr	r2, [pc, #96]	@ (8006310 <TIM_OC4_SetConfig+0xc4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d00b      	beq.n	80062cc <TIM_OC4_SetConfig+0x80>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a17      	ldr	r2, [pc, #92]	@ (8006314 <TIM_OC4_SetConfig+0xc8>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d007      	beq.n	80062cc <TIM_OC4_SetConfig+0x80>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a16      	ldr	r2, [pc, #88]	@ (8006318 <TIM_OC4_SetConfig+0xcc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d003      	beq.n	80062cc <TIM_OC4_SetConfig+0x80>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a15      	ldr	r2, [pc, #84]	@ (800631c <TIM_OC4_SetConfig+0xd0>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d109      	bne.n	80062e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	019b      	lsls	r3, r3, #6
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	621a      	str	r2, [r3, #32]
}
 80062fa:	bf00      	nop
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	feff8fff 	.word	0xfeff8fff
 800630c:	40010000 	.word	0x40010000
 8006310:	40010400 	.word	0x40010400
 8006314:	40014000 	.word	0x40014000
 8006318:	40014400 	.word	0x40014400
 800631c:	40014800 	.word	0x40014800

08006320 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006320:	b480      	push	{r7}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	4b21      	ldr	r3, [pc, #132]	@ (80063d0 <TIM_OC5_SetConfig+0xb0>)
 800634c:	4013      	ands	r3, r2
 800634e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006360:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	041b      	lsls	r3, r3, #16
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a18      	ldr	r2, [pc, #96]	@ (80063d4 <TIM_OC5_SetConfig+0xb4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00f      	beq.n	8006396 <TIM_OC5_SetConfig+0x76>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a17      	ldr	r2, [pc, #92]	@ (80063d8 <TIM_OC5_SetConfig+0xb8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d00b      	beq.n	8006396 <TIM_OC5_SetConfig+0x76>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a16      	ldr	r2, [pc, #88]	@ (80063dc <TIM_OC5_SetConfig+0xbc>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d007      	beq.n	8006396 <TIM_OC5_SetConfig+0x76>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a15      	ldr	r2, [pc, #84]	@ (80063e0 <TIM_OC5_SetConfig+0xc0>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d003      	beq.n	8006396 <TIM_OC5_SetConfig+0x76>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a14      	ldr	r2, [pc, #80]	@ (80063e4 <TIM_OC5_SetConfig+0xc4>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d109      	bne.n	80063aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800639c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	621a      	str	r2, [r3, #32]
}
 80063c4:	bf00      	nop
 80063c6:	371c      	adds	r7, #28
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	fffeff8f 	.word	0xfffeff8f
 80063d4:	40010000 	.word	0x40010000
 80063d8:	40010400 	.word	0x40010400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40014400 	.word	0x40014400
 80063e4:	40014800 	.word	0x40014800

080063e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b087      	sub	sp, #28
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800640e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4b22      	ldr	r3, [pc, #136]	@ (800649c <TIM_OC6_SetConfig+0xb4>)
 8006414:	4013      	ands	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	021b      	lsls	r3, r3, #8
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800642a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	051b      	lsls	r3, r3, #20
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	4313      	orrs	r3, r2
 8006436:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a19      	ldr	r2, [pc, #100]	@ (80064a0 <TIM_OC6_SetConfig+0xb8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00f      	beq.n	8006460 <TIM_OC6_SetConfig+0x78>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a18      	ldr	r2, [pc, #96]	@ (80064a4 <TIM_OC6_SetConfig+0xbc>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d00b      	beq.n	8006460 <TIM_OC6_SetConfig+0x78>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a17      	ldr	r2, [pc, #92]	@ (80064a8 <TIM_OC6_SetConfig+0xc0>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d007      	beq.n	8006460 <TIM_OC6_SetConfig+0x78>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a16      	ldr	r2, [pc, #88]	@ (80064ac <TIM_OC6_SetConfig+0xc4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d003      	beq.n	8006460 <TIM_OC6_SetConfig+0x78>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a15      	ldr	r2, [pc, #84]	@ (80064b0 <TIM_OC6_SetConfig+0xc8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d109      	bne.n	8006474 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006466:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	029b      	lsls	r3, r3, #10
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	621a      	str	r2, [r3, #32]
}
 800648e:	bf00      	nop
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	feff8fff 	.word	0xfeff8fff
 80064a0:	40010000 	.word	0x40010000
 80064a4:	40010400 	.word	0x40010400
 80064a8:	40014000 	.word	0x40014000
 80064ac:	40014400 	.word	0x40014400
 80064b0:	40014800 	.word	0x40014800

080064b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b087      	sub	sp, #28
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f003 031f 	and.w	r3, r3, #31
 80064c6:	2201      	movs	r2, #1
 80064c8:	fa02 f303 	lsl.w	r3, r2, r3
 80064cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6a1a      	ldr	r2, [r3, #32]
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	43db      	mvns	r3, r3
 80064d6:	401a      	ands	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6a1a      	ldr	r2, [r3, #32]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	f003 031f 	and.w	r3, r3, #31
 80064e6:	6879      	ldr	r1, [r7, #4]
 80064e8:	fa01 f303 	lsl.w	r3, r1, r3
 80064ec:	431a      	orrs	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	621a      	str	r2, [r3, #32]
}
 80064f2:	bf00      	nop
 80064f4:	371c      	adds	r7, #28
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b082      	sub	sp, #8
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d101      	bne.n	8006510 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	e042      	b.n	8006596 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fa ffc8 	bl	80014b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2224      	movs	r2, #36	@ 0x24
 800652c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0201 	bic.w	r2, r2, #1
 800653e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006544:	2b00      	cmp	r3, #0
 8006546:	d002      	beq.n	800654e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 fe1f 	bl	800718c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 f8b4 	bl	80066bc <UART_SetConfig>
 8006554:	4603      	mov	r3, r0
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e01b      	b.n	8006596 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800656c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800657c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f042 0201 	orr.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fe9e 	bl	80072d0 <UART_CheckIdleState>
 8006594:	4603      	mov	r3, r0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b08a      	sub	sp, #40	@ 0x28
 80065a2:	af02      	add	r7, sp, #8
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	603b      	str	r3, [r7, #0]
 80065aa:	4613      	mov	r3, r2
 80065ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	d17b      	bne.n	80066b0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d002      	beq.n	80065c4 <HAL_UART_Transmit+0x26>
 80065be:	88fb      	ldrh	r3, [r7, #6]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d101      	bne.n	80065c8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e074      	b.n	80066b2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2221      	movs	r2, #33	@ 0x21
 80065d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065d8:	f7fb f980 	bl	80018dc <HAL_GetTick>
 80065dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	88fa      	ldrh	r2, [r7, #6]
 80065e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	88fa      	ldrh	r2, [r7, #6]
 80065ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f6:	d108      	bne.n	800660a <HAL_UART_Transmit+0x6c>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006600:	2300      	movs	r3, #0
 8006602:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	61bb      	str	r3, [r7, #24]
 8006608:	e003      	b.n	8006612 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006612:	e030      	b.n	8006676 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	2200      	movs	r2, #0
 800661c:	2180      	movs	r1, #128	@ 0x80
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 ff00 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d005      	beq.n	8006636 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2220      	movs	r2, #32
 800662e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e03d      	b.n	80066b2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	881b      	ldrh	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800664a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	3302      	adds	r3, #2
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	e007      	b.n	8006664 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	781a      	ldrb	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	3301      	adds	r3, #1
 8006662:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1c8      	bne.n	8006614 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2200      	movs	r2, #0
 800668a:	2140      	movs	r1, #64	@ 0x40
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 fec9 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d005      	beq.n	80066a4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2220      	movs	r2, #32
 800669c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e006      	b.n	80066b2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	e000      	b.n	80066b2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066b0:	2302      	movs	r3, #2
  }
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
	...

080066bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066c0:	b092      	sub	sp, #72	@ 0x48
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	689a      	ldr	r2, [r3, #8]
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	431a      	orrs	r2, r3
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	431a      	orrs	r2, r3
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4bbe      	ldr	r3, [pc, #760]	@ (80069e4 <UART_SetConfig+0x328>)
 80066ec:	4013      	ands	r3, r2
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	6812      	ldr	r2, [r2, #0]
 80066f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066f4:	430b      	orrs	r3, r1
 80066f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	68da      	ldr	r2, [r3, #12]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4ab3      	ldr	r2, [pc, #716]	@ (80069e8 <UART_SetConfig+0x32c>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d004      	beq.n	8006728 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006724:	4313      	orrs	r3, r2
 8006726:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689a      	ldr	r2, [r3, #8]
 800672e:	4baf      	ldr	r3, [pc, #700]	@ (80069ec <UART_SetConfig+0x330>)
 8006730:	4013      	ands	r3, r2
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	6812      	ldr	r2, [r2, #0]
 8006736:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006738:	430b      	orrs	r3, r1
 800673a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006742:	f023 010f 	bic.w	r1, r3, #15
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4aa6      	ldr	r2, [pc, #664]	@ (80069f0 <UART_SetConfig+0x334>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d177      	bne.n	800684c <UART_SetConfig+0x190>
 800675c:	4ba5      	ldr	r3, [pc, #660]	@ (80069f4 <UART_SetConfig+0x338>)
 800675e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006760:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006764:	2b28      	cmp	r3, #40	@ 0x28
 8006766:	d86d      	bhi.n	8006844 <UART_SetConfig+0x188>
 8006768:	a201      	add	r2, pc, #4	@ (adr r2, 8006770 <UART_SetConfig+0xb4>)
 800676a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676e:	bf00      	nop
 8006770:	08006815 	.word	0x08006815
 8006774:	08006845 	.word	0x08006845
 8006778:	08006845 	.word	0x08006845
 800677c:	08006845 	.word	0x08006845
 8006780:	08006845 	.word	0x08006845
 8006784:	08006845 	.word	0x08006845
 8006788:	08006845 	.word	0x08006845
 800678c:	08006845 	.word	0x08006845
 8006790:	0800681d 	.word	0x0800681d
 8006794:	08006845 	.word	0x08006845
 8006798:	08006845 	.word	0x08006845
 800679c:	08006845 	.word	0x08006845
 80067a0:	08006845 	.word	0x08006845
 80067a4:	08006845 	.word	0x08006845
 80067a8:	08006845 	.word	0x08006845
 80067ac:	08006845 	.word	0x08006845
 80067b0:	08006825 	.word	0x08006825
 80067b4:	08006845 	.word	0x08006845
 80067b8:	08006845 	.word	0x08006845
 80067bc:	08006845 	.word	0x08006845
 80067c0:	08006845 	.word	0x08006845
 80067c4:	08006845 	.word	0x08006845
 80067c8:	08006845 	.word	0x08006845
 80067cc:	08006845 	.word	0x08006845
 80067d0:	0800682d 	.word	0x0800682d
 80067d4:	08006845 	.word	0x08006845
 80067d8:	08006845 	.word	0x08006845
 80067dc:	08006845 	.word	0x08006845
 80067e0:	08006845 	.word	0x08006845
 80067e4:	08006845 	.word	0x08006845
 80067e8:	08006845 	.word	0x08006845
 80067ec:	08006845 	.word	0x08006845
 80067f0:	08006835 	.word	0x08006835
 80067f4:	08006845 	.word	0x08006845
 80067f8:	08006845 	.word	0x08006845
 80067fc:	08006845 	.word	0x08006845
 8006800:	08006845 	.word	0x08006845
 8006804:	08006845 	.word	0x08006845
 8006808:	08006845 	.word	0x08006845
 800680c:	08006845 	.word	0x08006845
 8006810:	0800683d 	.word	0x0800683d
 8006814:	2301      	movs	r3, #1
 8006816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800681a:	e222      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800681c:	2304      	movs	r3, #4
 800681e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006822:	e21e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006824:	2308      	movs	r3, #8
 8006826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800682a:	e21a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800682c:	2310      	movs	r3, #16
 800682e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006832:	e216      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006834:	2320      	movs	r3, #32
 8006836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800683a:	e212      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800683c:	2340      	movs	r3, #64	@ 0x40
 800683e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006842:	e20e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006844:	2380      	movs	r3, #128	@ 0x80
 8006846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800684a:	e20a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a69      	ldr	r2, [pc, #420]	@ (80069f8 <UART_SetConfig+0x33c>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d130      	bne.n	80068b8 <UART_SetConfig+0x1fc>
 8006856:	4b67      	ldr	r3, [pc, #412]	@ (80069f4 <UART_SetConfig+0x338>)
 8006858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	2b05      	cmp	r3, #5
 8006860:	d826      	bhi.n	80068b0 <UART_SetConfig+0x1f4>
 8006862:	a201      	add	r2, pc, #4	@ (adr r2, 8006868 <UART_SetConfig+0x1ac>)
 8006864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006868:	08006881 	.word	0x08006881
 800686c:	08006889 	.word	0x08006889
 8006870:	08006891 	.word	0x08006891
 8006874:	08006899 	.word	0x08006899
 8006878:	080068a1 	.word	0x080068a1
 800687c:	080068a9 	.word	0x080068a9
 8006880:	2300      	movs	r3, #0
 8006882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006886:	e1ec      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006888:	2304      	movs	r3, #4
 800688a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800688e:	e1e8      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006890:	2308      	movs	r3, #8
 8006892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006896:	e1e4      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006898:	2310      	movs	r3, #16
 800689a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800689e:	e1e0      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068a0:	2320      	movs	r3, #32
 80068a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068a6:	e1dc      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068a8:	2340      	movs	r3, #64	@ 0x40
 80068aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ae:	e1d8      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068b0:	2380      	movs	r3, #128	@ 0x80
 80068b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068b6:	e1d4      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a4f      	ldr	r2, [pc, #316]	@ (80069fc <UART_SetConfig+0x340>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d130      	bne.n	8006924 <UART_SetConfig+0x268>
 80068c2:	4b4c      	ldr	r3, [pc, #304]	@ (80069f4 <UART_SetConfig+0x338>)
 80068c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068c6:	f003 0307 	and.w	r3, r3, #7
 80068ca:	2b05      	cmp	r3, #5
 80068cc:	d826      	bhi.n	800691c <UART_SetConfig+0x260>
 80068ce:	a201      	add	r2, pc, #4	@ (adr r2, 80068d4 <UART_SetConfig+0x218>)
 80068d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068d4:	080068ed 	.word	0x080068ed
 80068d8:	080068f5 	.word	0x080068f5
 80068dc:	080068fd 	.word	0x080068fd
 80068e0:	08006905 	.word	0x08006905
 80068e4:	0800690d 	.word	0x0800690d
 80068e8:	08006915 	.word	0x08006915
 80068ec:	2300      	movs	r3, #0
 80068ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f2:	e1b6      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068f4:	2304      	movs	r3, #4
 80068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fa:	e1b2      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80068fc:	2308      	movs	r3, #8
 80068fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006902:	e1ae      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006904:	2310      	movs	r3, #16
 8006906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800690a:	e1aa      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800690c:	2320      	movs	r3, #32
 800690e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006912:	e1a6      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006914:	2340      	movs	r3, #64	@ 0x40
 8006916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800691a:	e1a2      	b.n	8006c62 <UART_SetConfig+0x5a6>
 800691c:	2380      	movs	r3, #128	@ 0x80
 800691e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006922:	e19e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a35      	ldr	r2, [pc, #212]	@ (8006a00 <UART_SetConfig+0x344>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d130      	bne.n	8006990 <UART_SetConfig+0x2d4>
 800692e:	4b31      	ldr	r3, [pc, #196]	@ (80069f4 <UART_SetConfig+0x338>)
 8006930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006932:	f003 0307 	and.w	r3, r3, #7
 8006936:	2b05      	cmp	r3, #5
 8006938:	d826      	bhi.n	8006988 <UART_SetConfig+0x2cc>
 800693a:	a201      	add	r2, pc, #4	@ (adr r2, 8006940 <UART_SetConfig+0x284>)
 800693c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006940:	08006959 	.word	0x08006959
 8006944:	08006961 	.word	0x08006961
 8006948:	08006969 	.word	0x08006969
 800694c:	08006971 	.word	0x08006971
 8006950:	08006979 	.word	0x08006979
 8006954:	08006981 	.word	0x08006981
 8006958:	2300      	movs	r3, #0
 800695a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800695e:	e180      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006960:	2304      	movs	r3, #4
 8006962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006966:	e17c      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006968:	2308      	movs	r3, #8
 800696a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800696e:	e178      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006970:	2310      	movs	r3, #16
 8006972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006976:	e174      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006978:	2320      	movs	r3, #32
 800697a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800697e:	e170      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006980:	2340      	movs	r3, #64	@ 0x40
 8006982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006986:	e16c      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006988:	2380      	movs	r3, #128	@ 0x80
 800698a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800698e:	e168      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a1b      	ldr	r2, [pc, #108]	@ (8006a04 <UART_SetConfig+0x348>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d142      	bne.n	8006a20 <UART_SetConfig+0x364>
 800699a:	4b16      	ldr	r3, [pc, #88]	@ (80069f4 <UART_SetConfig+0x338>)
 800699c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800699e:	f003 0307 	and.w	r3, r3, #7
 80069a2:	2b05      	cmp	r3, #5
 80069a4:	d838      	bhi.n	8006a18 <UART_SetConfig+0x35c>
 80069a6:	a201      	add	r2, pc, #4	@ (adr r2, 80069ac <UART_SetConfig+0x2f0>)
 80069a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ac:	080069c5 	.word	0x080069c5
 80069b0:	080069cd 	.word	0x080069cd
 80069b4:	080069d5 	.word	0x080069d5
 80069b8:	080069dd 	.word	0x080069dd
 80069bc:	08006a09 	.word	0x08006a09
 80069c0:	08006a11 	.word	0x08006a11
 80069c4:	2300      	movs	r3, #0
 80069c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ca:	e14a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80069cc:	2304      	movs	r3, #4
 80069ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069d2:	e146      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80069d4:	2308      	movs	r3, #8
 80069d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069da:	e142      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80069dc:	2310      	movs	r3, #16
 80069de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069e2:	e13e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 80069e4:	cfff69f3 	.word	0xcfff69f3
 80069e8:	58000c00 	.word	0x58000c00
 80069ec:	11fff4ff 	.word	0x11fff4ff
 80069f0:	40011000 	.word	0x40011000
 80069f4:	58024400 	.word	0x58024400
 80069f8:	40004400 	.word	0x40004400
 80069fc:	40004800 	.word	0x40004800
 8006a00:	40004c00 	.word	0x40004c00
 8006a04:	40005000 	.word	0x40005000
 8006a08:	2320      	movs	r3, #32
 8006a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0e:	e128      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006a10:	2340      	movs	r3, #64	@ 0x40
 8006a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a16:	e124      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006a18:	2380      	movs	r3, #128	@ 0x80
 8006a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1e:	e120      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4acb      	ldr	r2, [pc, #812]	@ (8006d54 <UART_SetConfig+0x698>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d176      	bne.n	8006b18 <UART_SetConfig+0x45c>
 8006a2a:	4bcb      	ldr	r3, [pc, #812]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a32:	2b28      	cmp	r3, #40	@ 0x28
 8006a34:	d86c      	bhi.n	8006b10 <UART_SetConfig+0x454>
 8006a36:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <UART_SetConfig+0x380>)
 8006a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3c:	08006ae1 	.word	0x08006ae1
 8006a40:	08006b11 	.word	0x08006b11
 8006a44:	08006b11 	.word	0x08006b11
 8006a48:	08006b11 	.word	0x08006b11
 8006a4c:	08006b11 	.word	0x08006b11
 8006a50:	08006b11 	.word	0x08006b11
 8006a54:	08006b11 	.word	0x08006b11
 8006a58:	08006b11 	.word	0x08006b11
 8006a5c:	08006ae9 	.word	0x08006ae9
 8006a60:	08006b11 	.word	0x08006b11
 8006a64:	08006b11 	.word	0x08006b11
 8006a68:	08006b11 	.word	0x08006b11
 8006a6c:	08006b11 	.word	0x08006b11
 8006a70:	08006b11 	.word	0x08006b11
 8006a74:	08006b11 	.word	0x08006b11
 8006a78:	08006b11 	.word	0x08006b11
 8006a7c:	08006af1 	.word	0x08006af1
 8006a80:	08006b11 	.word	0x08006b11
 8006a84:	08006b11 	.word	0x08006b11
 8006a88:	08006b11 	.word	0x08006b11
 8006a8c:	08006b11 	.word	0x08006b11
 8006a90:	08006b11 	.word	0x08006b11
 8006a94:	08006b11 	.word	0x08006b11
 8006a98:	08006b11 	.word	0x08006b11
 8006a9c:	08006af9 	.word	0x08006af9
 8006aa0:	08006b11 	.word	0x08006b11
 8006aa4:	08006b11 	.word	0x08006b11
 8006aa8:	08006b11 	.word	0x08006b11
 8006aac:	08006b11 	.word	0x08006b11
 8006ab0:	08006b11 	.word	0x08006b11
 8006ab4:	08006b11 	.word	0x08006b11
 8006ab8:	08006b11 	.word	0x08006b11
 8006abc:	08006b01 	.word	0x08006b01
 8006ac0:	08006b11 	.word	0x08006b11
 8006ac4:	08006b11 	.word	0x08006b11
 8006ac8:	08006b11 	.word	0x08006b11
 8006acc:	08006b11 	.word	0x08006b11
 8006ad0:	08006b11 	.word	0x08006b11
 8006ad4:	08006b11 	.word	0x08006b11
 8006ad8:	08006b11 	.word	0x08006b11
 8006adc:	08006b09 	.word	0x08006b09
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ae6:	e0bc      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006ae8:	2304      	movs	r3, #4
 8006aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aee:	e0b8      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006af0:	2308      	movs	r3, #8
 8006af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006af6:	e0b4      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006af8:	2310      	movs	r3, #16
 8006afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006afe:	e0b0      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b00:	2320      	movs	r3, #32
 8006b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b06:	e0ac      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b08:	2340      	movs	r3, #64	@ 0x40
 8006b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b0e:	e0a8      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b10:	2380      	movs	r3, #128	@ 0x80
 8006b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b16:	e0a4      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a8f      	ldr	r2, [pc, #572]	@ (8006d5c <UART_SetConfig+0x6a0>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d130      	bne.n	8006b84 <UART_SetConfig+0x4c8>
 8006b22:	4b8d      	ldr	r3, [pc, #564]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b26:	f003 0307 	and.w	r3, r3, #7
 8006b2a:	2b05      	cmp	r3, #5
 8006b2c:	d826      	bhi.n	8006b7c <UART_SetConfig+0x4c0>
 8006b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b34 <UART_SetConfig+0x478>)
 8006b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b34:	08006b4d 	.word	0x08006b4d
 8006b38:	08006b55 	.word	0x08006b55
 8006b3c:	08006b5d 	.word	0x08006b5d
 8006b40:	08006b65 	.word	0x08006b65
 8006b44:	08006b6d 	.word	0x08006b6d
 8006b48:	08006b75 	.word	0x08006b75
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b52:	e086      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b54:	2304      	movs	r3, #4
 8006b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b5a:	e082      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b5c:	2308      	movs	r3, #8
 8006b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b62:	e07e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b64:	2310      	movs	r3, #16
 8006b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b6a:	e07a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b6c:	2320      	movs	r3, #32
 8006b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b72:	e076      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b74:	2340      	movs	r3, #64	@ 0x40
 8006b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b7a:	e072      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b7c:	2380      	movs	r3, #128	@ 0x80
 8006b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b82:	e06e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a75      	ldr	r2, [pc, #468]	@ (8006d60 <UART_SetConfig+0x6a4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d130      	bne.n	8006bf0 <UART_SetConfig+0x534>
 8006b8e:	4b72      	ldr	r3, [pc, #456]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b92:	f003 0307 	and.w	r3, r3, #7
 8006b96:	2b05      	cmp	r3, #5
 8006b98:	d826      	bhi.n	8006be8 <UART_SetConfig+0x52c>
 8006b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba0 <UART_SetConfig+0x4e4>)
 8006b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba0:	08006bb9 	.word	0x08006bb9
 8006ba4:	08006bc1 	.word	0x08006bc1
 8006ba8:	08006bc9 	.word	0x08006bc9
 8006bac:	08006bd1 	.word	0x08006bd1
 8006bb0:	08006bd9 	.word	0x08006bd9
 8006bb4:	08006be1 	.word	0x08006be1
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bbe:	e050      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006bc0:	2304      	movs	r3, #4
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bc6:	e04c      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006bc8:	2308      	movs	r3, #8
 8006bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bce:	e048      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bd6:	e044      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006bd8:	2320      	movs	r3, #32
 8006bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bde:	e040      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006be0:	2340      	movs	r3, #64	@ 0x40
 8006be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006be6:	e03c      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006be8:	2380      	movs	r3, #128	@ 0x80
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bee:	e038      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a5b      	ldr	r2, [pc, #364]	@ (8006d64 <UART_SetConfig+0x6a8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d130      	bne.n	8006c5c <UART_SetConfig+0x5a0>
 8006bfa:	4b57      	ldr	r3, [pc, #348]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bfe:	f003 0307 	and.w	r3, r3, #7
 8006c02:	2b05      	cmp	r3, #5
 8006c04:	d826      	bhi.n	8006c54 <UART_SetConfig+0x598>
 8006c06:	a201      	add	r2, pc, #4	@ (adr r2, 8006c0c <UART_SetConfig+0x550>)
 8006c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0c:	08006c25 	.word	0x08006c25
 8006c10:	08006c2d 	.word	0x08006c2d
 8006c14:	08006c35 	.word	0x08006c35
 8006c18:	08006c3d 	.word	0x08006c3d
 8006c1c:	08006c45 	.word	0x08006c45
 8006c20:	08006c4d 	.word	0x08006c4d
 8006c24:	2302      	movs	r3, #2
 8006c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c2a:	e01a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c32:	e016      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c34:	2308      	movs	r3, #8
 8006c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c3a:	e012      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c3c:	2310      	movs	r3, #16
 8006c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c42:	e00e      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c44:	2320      	movs	r3, #32
 8006c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c4a:	e00a      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c4c:	2340      	movs	r3, #64	@ 0x40
 8006c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c52:	e006      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c54:	2380      	movs	r3, #128	@ 0x80
 8006c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c5a:	e002      	b.n	8006c62 <UART_SetConfig+0x5a6>
 8006c5c:	2380      	movs	r3, #128	@ 0x80
 8006c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a3f      	ldr	r2, [pc, #252]	@ (8006d64 <UART_SetConfig+0x6a8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	f040 80f8 	bne.w	8006e5e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006c72:	2b20      	cmp	r3, #32
 8006c74:	dc46      	bgt.n	8006d04 <UART_SetConfig+0x648>
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	f2c0 8082 	blt.w	8006d80 <UART_SetConfig+0x6c4>
 8006c7c:	3b02      	subs	r3, #2
 8006c7e:	2b1e      	cmp	r3, #30
 8006c80:	d87e      	bhi.n	8006d80 <UART_SetConfig+0x6c4>
 8006c82:	a201      	add	r2, pc, #4	@ (adr r2, 8006c88 <UART_SetConfig+0x5cc>)
 8006c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c88:	08006d0b 	.word	0x08006d0b
 8006c8c:	08006d81 	.word	0x08006d81
 8006c90:	08006d13 	.word	0x08006d13
 8006c94:	08006d81 	.word	0x08006d81
 8006c98:	08006d81 	.word	0x08006d81
 8006c9c:	08006d81 	.word	0x08006d81
 8006ca0:	08006d23 	.word	0x08006d23
 8006ca4:	08006d81 	.word	0x08006d81
 8006ca8:	08006d81 	.word	0x08006d81
 8006cac:	08006d81 	.word	0x08006d81
 8006cb0:	08006d81 	.word	0x08006d81
 8006cb4:	08006d81 	.word	0x08006d81
 8006cb8:	08006d81 	.word	0x08006d81
 8006cbc:	08006d81 	.word	0x08006d81
 8006cc0:	08006d33 	.word	0x08006d33
 8006cc4:	08006d81 	.word	0x08006d81
 8006cc8:	08006d81 	.word	0x08006d81
 8006ccc:	08006d81 	.word	0x08006d81
 8006cd0:	08006d81 	.word	0x08006d81
 8006cd4:	08006d81 	.word	0x08006d81
 8006cd8:	08006d81 	.word	0x08006d81
 8006cdc:	08006d81 	.word	0x08006d81
 8006ce0:	08006d81 	.word	0x08006d81
 8006ce4:	08006d81 	.word	0x08006d81
 8006ce8:	08006d81 	.word	0x08006d81
 8006cec:	08006d81 	.word	0x08006d81
 8006cf0:	08006d81 	.word	0x08006d81
 8006cf4:	08006d81 	.word	0x08006d81
 8006cf8:	08006d81 	.word	0x08006d81
 8006cfc:	08006d81 	.word	0x08006d81
 8006d00:	08006d73 	.word	0x08006d73
 8006d04:	2b40      	cmp	r3, #64	@ 0x40
 8006d06:	d037      	beq.n	8006d78 <UART_SetConfig+0x6bc>
 8006d08:	e03a      	b.n	8006d80 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006d0a:	f7fe f961 	bl	8004fd0 <HAL_RCCEx_GetD3PCLK1Freq>
 8006d0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d10:	e03c      	b.n	8006d8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe f970 	bl	8004ffc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d20:	e034      	b.n	8006d8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d22:	f107 0318 	add.w	r3, r7, #24
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7fe fabc 	bl	80052a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d30:	e02c      	b.n	8006d8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d32:	4b09      	ldr	r3, [pc, #36]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0320 	and.w	r3, r3, #32
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d016      	beq.n	8006d6c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d3e:	4b06      	ldr	r3, [pc, #24]	@ (8006d58 <UART_SetConfig+0x69c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	08db      	lsrs	r3, r3, #3
 8006d44:	f003 0303 	and.w	r3, r3, #3
 8006d48:	4a07      	ldr	r2, [pc, #28]	@ (8006d68 <UART_SetConfig+0x6ac>)
 8006d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d50:	e01c      	b.n	8006d8c <UART_SetConfig+0x6d0>
 8006d52:	bf00      	nop
 8006d54:	40011400 	.word	0x40011400
 8006d58:	58024400 	.word	0x58024400
 8006d5c:	40007800 	.word	0x40007800
 8006d60:	40007c00 	.word	0x40007c00
 8006d64:	58000c00 	.word	0x58000c00
 8006d68:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006d6c:	4b9d      	ldr	r3, [pc, #628]	@ (8006fe4 <UART_SetConfig+0x928>)
 8006d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d70:	e00c      	b.n	8006d8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006d72:	4b9d      	ldr	r3, [pc, #628]	@ (8006fe8 <UART_SetConfig+0x92c>)
 8006d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d76:	e009      	b.n	8006d8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d7e:	e005      	b.n	8006d8c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006d80:	2300      	movs	r3, #0
 8006d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006d8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f000 81de 	beq.w	8007150 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d98:	4a94      	ldr	r2, [pc, #592]	@ (8006fec <UART_SetConfig+0x930>)
 8006d9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d9e:	461a      	mov	r2, r3
 8006da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006da6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	4613      	mov	r3, r2
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	4413      	add	r3, r2
 8006db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d305      	bcc.n	8006dc4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d903      	bls.n	8006dcc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006dca:	e1c1      	b.n	8007150 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dce:	2200      	movs	r2, #0
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	60fa      	str	r2, [r7, #12]
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd8:	4a84      	ldr	r2, [pc, #528]	@ (8006fec <UART_SetConfig+0x930>)
 8006dda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	2200      	movs	r2, #0
 8006de2:	603b      	str	r3, [r7, #0]
 8006de4:	607a      	str	r2, [r7, #4]
 8006de6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006dee:	f7f9 facf 	bl	8000390 <__aeabi_uldivmod>
 8006df2:	4602      	mov	r2, r0
 8006df4:	460b      	mov	r3, r1
 8006df6:	4610      	mov	r0, r2
 8006df8:	4619      	mov	r1, r3
 8006dfa:	f04f 0200 	mov.w	r2, #0
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	020b      	lsls	r3, r1, #8
 8006e04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e08:	0202      	lsls	r2, r0, #8
 8006e0a:	6979      	ldr	r1, [r7, #20]
 8006e0c:	6849      	ldr	r1, [r1, #4]
 8006e0e:	0849      	lsrs	r1, r1, #1
 8006e10:	2000      	movs	r0, #0
 8006e12:	460c      	mov	r4, r1
 8006e14:	4605      	mov	r5, r0
 8006e16:	eb12 0804 	adds.w	r8, r2, r4
 8006e1a:	eb43 0905 	adc.w	r9, r3, r5
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	469a      	mov	sl, r3
 8006e26:	4693      	mov	fp, r2
 8006e28:	4652      	mov	r2, sl
 8006e2a:	465b      	mov	r3, fp
 8006e2c:	4640      	mov	r0, r8
 8006e2e:	4649      	mov	r1, r9
 8006e30:	f7f9 faae 	bl	8000390 <__aeabi_uldivmod>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4613      	mov	r3, r2
 8006e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e42:	d308      	bcc.n	8006e56 <UART_SetConfig+0x79a>
 8006e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e4a:	d204      	bcs.n	8006e56 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e52:	60da      	str	r2, [r3, #12]
 8006e54:	e17c      	b.n	8007150 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006e5c:	e178      	b.n	8007150 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e66:	f040 80c5 	bne.w	8006ff4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006e6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006e6e:	2b20      	cmp	r3, #32
 8006e70:	dc48      	bgt.n	8006f04 <UART_SetConfig+0x848>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	db7b      	blt.n	8006f6e <UART_SetConfig+0x8b2>
 8006e76:	2b20      	cmp	r3, #32
 8006e78:	d879      	bhi.n	8006f6e <UART_SetConfig+0x8b2>
 8006e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e80 <UART_SetConfig+0x7c4>)
 8006e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e80:	08006f0b 	.word	0x08006f0b
 8006e84:	08006f13 	.word	0x08006f13
 8006e88:	08006f6f 	.word	0x08006f6f
 8006e8c:	08006f6f 	.word	0x08006f6f
 8006e90:	08006f1b 	.word	0x08006f1b
 8006e94:	08006f6f 	.word	0x08006f6f
 8006e98:	08006f6f 	.word	0x08006f6f
 8006e9c:	08006f6f 	.word	0x08006f6f
 8006ea0:	08006f2b 	.word	0x08006f2b
 8006ea4:	08006f6f 	.word	0x08006f6f
 8006ea8:	08006f6f 	.word	0x08006f6f
 8006eac:	08006f6f 	.word	0x08006f6f
 8006eb0:	08006f6f 	.word	0x08006f6f
 8006eb4:	08006f6f 	.word	0x08006f6f
 8006eb8:	08006f6f 	.word	0x08006f6f
 8006ebc:	08006f6f 	.word	0x08006f6f
 8006ec0:	08006f3b 	.word	0x08006f3b
 8006ec4:	08006f6f 	.word	0x08006f6f
 8006ec8:	08006f6f 	.word	0x08006f6f
 8006ecc:	08006f6f 	.word	0x08006f6f
 8006ed0:	08006f6f 	.word	0x08006f6f
 8006ed4:	08006f6f 	.word	0x08006f6f
 8006ed8:	08006f6f 	.word	0x08006f6f
 8006edc:	08006f6f 	.word	0x08006f6f
 8006ee0:	08006f6f 	.word	0x08006f6f
 8006ee4:	08006f6f 	.word	0x08006f6f
 8006ee8:	08006f6f 	.word	0x08006f6f
 8006eec:	08006f6f 	.word	0x08006f6f
 8006ef0:	08006f6f 	.word	0x08006f6f
 8006ef4:	08006f6f 	.word	0x08006f6f
 8006ef8:	08006f6f 	.word	0x08006f6f
 8006efc:	08006f6f 	.word	0x08006f6f
 8006f00:	08006f61 	.word	0x08006f61
 8006f04:	2b40      	cmp	r3, #64	@ 0x40
 8006f06:	d02e      	beq.n	8006f66 <UART_SetConfig+0x8aa>
 8006f08:	e031      	b.n	8006f6e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f0a:	f7fc fe2b 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 8006f0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006f10:	e033      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f12:	f7fc fe3d 	bl	8003b90 <HAL_RCC_GetPCLK2Freq>
 8006f16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006f18:	e02f      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fe f86c 	bl	8004ffc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f28:	e027      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f2a:	f107 0318 	add.w	r3, r7, #24
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fe f9b8 	bl	80052a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f38:	e01f      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ff0 <UART_SetConfig+0x934>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0320 	and.w	r3, r3, #32
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d009      	beq.n	8006f5a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f46:	4b2a      	ldr	r3, [pc, #168]	@ (8006ff0 <UART_SetConfig+0x934>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	08db      	lsrs	r3, r3, #3
 8006f4c:	f003 0303 	and.w	r3, r3, #3
 8006f50:	4a24      	ldr	r2, [pc, #144]	@ (8006fe4 <UART_SetConfig+0x928>)
 8006f52:	fa22 f303 	lsr.w	r3, r2, r3
 8006f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f58:	e00f      	b.n	8006f7a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006f5a:	4b22      	ldr	r3, [pc, #136]	@ (8006fe4 <UART_SetConfig+0x928>)
 8006f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f5e:	e00c      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f60:	4b21      	ldr	r3, [pc, #132]	@ (8006fe8 <UART_SetConfig+0x92c>)
 8006f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f64:	e009      	b.n	8006f7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f6c:	e005      	b.n	8006f7a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006f78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f000 80e7 	beq.w	8007150 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f86:	4a19      	ldr	r2, [pc, #100]	@ (8006fec <UART_SetConfig+0x930>)
 8006f88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f90:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f94:	005a      	lsls	r2, r3, #1
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	085b      	lsrs	r3, r3, #1
 8006f9c:	441a      	add	r2, r3
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006faa:	2b0f      	cmp	r3, #15
 8006fac:	d916      	bls.n	8006fdc <UART_SetConfig+0x920>
 8006fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fb4:	d212      	bcs.n	8006fdc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	f023 030f 	bic.w	r3, r3, #15
 8006fbe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc2:	085b      	lsrs	r3, r3, #1
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f003 0307 	and.w	r3, r3, #7
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006fd8:	60da      	str	r2, [r3, #12]
 8006fda:	e0b9      	b.n	8007150 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006fe2:	e0b5      	b.n	8007150 <UART_SetConfig+0xa94>
 8006fe4:	03d09000 	.word	0x03d09000
 8006fe8:	003d0900 	.word	0x003d0900
 8006fec:	0800a324 	.word	0x0800a324
 8006ff0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ff4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006ff8:	2b20      	cmp	r3, #32
 8006ffa:	dc49      	bgt.n	8007090 <UART_SetConfig+0x9d4>
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	db7c      	blt.n	80070fa <UART_SetConfig+0xa3e>
 8007000:	2b20      	cmp	r3, #32
 8007002:	d87a      	bhi.n	80070fa <UART_SetConfig+0xa3e>
 8007004:	a201      	add	r2, pc, #4	@ (adr r2, 800700c <UART_SetConfig+0x950>)
 8007006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700a:	bf00      	nop
 800700c:	08007097 	.word	0x08007097
 8007010:	0800709f 	.word	0x0800709f
 8007014:	080070fb 	.word	0x080070fb
 8007018:	080070fb 	.word	0x080070fb
 800701c:	080070a7 	.word	0x080070a7
 8007020:	080070fb 	.word	0x080070fb
 8007024:	080070fb 	.word	0x080070fb
 8007028:	080070fb 	.word	0x080070fb
 800702c:	080070b7 	.word	0x080070b7
 8007030:	080070fb 	.word	0x080070fb
 8007034:	080070fb 	.word	0x080070fb
 8007038:	080070fb 	.word	0x080070fb
 800703c:	080070fb 	.word	0x080070fb
 8007040:	080070fb 	.word	0x080070fb
 8007044:	080070fb 	.word	0x080070fb
 8007048:	080070fb 	.word	0x080070fb
 800704c:	080070c7 	.word	0x080070c7
 8007050:	080070fb 	.word	0x080070fb
 8007054:	080070fb 	.word	0x080070fb
 8007058:	080070fb 	.word	0x080070fb
 800705c:	080070fb 	.word	0x080070fb
 8007060:	080070fb 	.word	0x080070fb
 8007064:	080070fb 	.word	0x080070fb
 8007068:	080070fb 	.word	0x080070fb
 800706c:	080070fb 	.word	0x080070fb
 8007070:	080070fb 	.word	0x080070fb
 8007074:	080070fb 	.word	0x080070fb
 8007078:	080070fb 	.word	0x080070fb
 800707c:	080070fb 	.word	0x080070fb
 8007080:	080070fb 	.word	0x080070fb
 8007084:	080070fb 	.word	0x080070fb
 8007088:	080070fb 	.word	0x080070fb
 800708c:	080070ed 	.word	0x080070ed
 8007090:	2b40      	cmp	r3, #64	@ 0x40
 8007092:	d02e      	beq.n	80070f2 <UART_SetConfig+0xa36>
 8007094:	e031      	b.n	80070fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007096:	f7fc fd65 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 800709a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800709c:	e033      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800709e:	f7fc fd77 	bl	8003b90 <HAL_RCC_GetPCLK2Freq>
 80070a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80070a4:	e02f      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fd ffa6 	bl	8004ffc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80070b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070b4:	e027      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070b6:	f107 0318 	add.w	r3, r7, #24
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7fe f8f2 	bl	80052a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070c4:	e01f      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070c6:	4b2d      	ldr	r3, [pc, #180]	@ (800717c <UART_SetConfig+0xac0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0320 	and.w	r3, r3, #32
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d009      	beq.n	80070e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80070d2:	4b2a      	ldr	r3, [pc, #168]	@ (800717c <UART_SetConfig+0xac0>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	08db      	lsrs	r3, r3, #3
 80070d8:	f003 0303 	and.w	r3, r3, #3
 80070dc:	4a28      	ldr	r2, [pc, #160]	@ (8007180 <UART_SetConfig+0xac4>)
 80070de:	fa22 f303 	lsr.w	r3, r2, r3
 80070e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070e4:	e00f      	b.n	8007106 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80070e6:	4b26      	ldr	r3, [pc, #152]	@ (8007180 <UART_SetConfig+0xac4>)
 80070e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070ea:	e00c      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80070ec:	4b25      	ldr	r3, [pc, #148]	@ (8007184 <UART_SetConfig+0xac8>)
 80070ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070f0:	e009      	b.n	8007106 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070f8:	e005      	b.n	8007106 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007104:	bf00      	nop
    }

    if (pclk != 0U)
 8007106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007108:	2b00      	cmp	r3, #0
 800710a:	d021      	beq.n	8007150 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007110:	4a1d      	ldr	r2, [pc, #116]	@ (8007188 <UART_SetConfig+0xacc>)
 8007112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007116:	461a      	mov	r2, r3
 8007118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800711a:	fbb3 f2f2 	udiv	r2, r3, r2
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	085b      	lsrs	r3, r3, #1
 8007124:	441a      	add	r2, r3
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	fbb2 f3f3 	udiv	r3, r2, r3
 800712e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007132:	2b0f      	cmp	r3, #15
 8007134:	d909      	bls.n	800714a <UART_SetConfig+0xa8e>
 8007136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007138:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800713c:	d205      	bcs.n	800714a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	b29a      	uxth	r2, r3
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	60da      	str	r2, [r3, #12]
 8007148:	e002      	b.n	8007150 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2201      	movs	r2, #1
 8007154:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	2201      	movs	r2, #1
 800715c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	2200      	movs	r2, #0
 8007164:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	2200      	movs	r2, #0
 800716a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800716c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007170:	4618      	mov	r0, r3
 8007172:	3748      	adds	r7, #72	@ 0x48
 8007174:	46bd      	mov	sp, r7
 8007176:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800717a:	bf00      	nop
 800717c:	58024400 	.word	0x58024400
 8007180:	03d09000 	.word	0x03d09000
 8007184:	003d0900 	.word	0x003d0900
 8007188:	0800a324 	.word	0x0800a324

0800718c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007198:	f003 0308 	and.w	r3, r3, #8
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00a      	beq.n	80071b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	430a      	orrs	r2, r1
 80071b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00a      	beq.n	80071d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00a      	beq.n	80071fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	2b00      	cmp	r3, #0
 8007204:	d00a      	beq.n	800721c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	430a      	orrs	r2, r1
 800721a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007220:	f003 0310 	and.w	r3, r3, #16
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00a      	beq.n	800723e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	430a      	orrs	r2, r1
 800723c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007242:	f003 0320 	and.w	r3, r3, #32
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00a      	beq.n	8007260 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	430a      	orrs	r2, r1
 800725e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007268:	2b00      	cmp	r3, #0
 800726a:	d01a      	beq.n	80072a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	430a      	orrs	r2, r1
 8007280:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800728a:	d10a      	bne.n	80072a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	430a      	orrs	r2, r1
 80072a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00a      	beq.n	80072c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	430a      	orrs	r2, r1
 80072c2:	605a      	str	r2, [r3, #4]
  }
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b098      	sub	sp, #96	@ 0x60
 80072d4:	af02      	add	r7, sp, #8
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072e0:	f7fa fafc 	bl	80018dc <HAL_GetTick>
 80072e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0308 	and.w	r3, r3, #8
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d12f      	bne.n	8007354 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072fc:	2200      	movs	r2, #0
 80072fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f88e 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d022      	beq.n	8007354 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007316:	e853 3f00 	ldrex	r3, [r3]
 800731a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800731c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800731e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007322:	653b      	str	r3, [r7, #80]	@ 0x50
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	461a      	mov	r2, r3
 800732a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800732c:	647b      	str	r3, [r7, #68]	@ 0x44
 800732e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007330:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007334:	e841 2300 	strex	r3, r2, [r1]
 8007338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800733a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800733c:	2b00      	cmp	r3, #0
 800733e:	d1e6      	bne.n	800730e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2220      	movs	r2, #32
 8007344:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e063      	b.n	800741c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0304 	and.w	r3, r3, #4
 800735e:	2b04      	cmp	r3, #4
 8007360:	d149      	bne.n	80073f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007362:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800736a:	2200      	movs	r2, #0
 800736c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 f857 	bl	8007424 <UART_WaitOnFlagUntilTimeout>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d03c      	beq.n	80073f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	623b      	str	r3, [r7, #32]
   return(result);
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007390:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30
 800739c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e6      	bne.n	800737c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	3308      	adds	r3, #8
 80073b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	e853 3f00 	ldrex	r3, [r3]
 80073bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f023 0301 	bic.w	r3, r3, #1
 80073c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3308      	adds	r3, #8
 80073cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073ce:	61fa      	str	r2, [r7, #28]
 80073d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	69b9      	ldr	r1, [r7, #24]
 80073d4:	69fa      	ldr	r2, [r7, #28]
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	617b      	str	r3, [r7, #20]
   return(result);
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e5      	bne.n	80073ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e012      	b.n	800741c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2220      	movs	r2, #32
 80073fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2220      	movs	r2, #32
 8007402:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3758      	adds	r7, #88	@ 0x58
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	603b      	str	r3, [r7, #0]
 8007430:	4613      	mov	r3, r2
 8007432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007434:	e04f      	b.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800743c:	d04b      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800743e:	f7fa fa4d 	bl	80018dc <HAL_GetTick>
 8007442:	4602      	mov	r2, r0
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	1ad3      	subs	r3, r2, r3
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	429a      	cmp	r2, r3
 800744c:	d302      	bcc.n	8007454 <UART_WaitOnFlagUntilTimeout+0x30>
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e04e      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0304 	and.w	r3, r3, #4
 8007462:	2b00      	cmp	r3, #0
 8007464:	d037      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b80      	cmp	r3, #128	@ 0x80
 800746a:	d034      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2b40      	cmp	r3, #64	@ 0x40
 8007470:	d031      	beq.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	f003 0308 	and.w	r3, r3, #8
 800747c:	2b08      	cmp	r3, #8
 800747e:	d110      	bne.n	80074a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2208      	movs	r2, #8
 8007486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 f839 	bl	8007500 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2208      	movs	r2, #8
 8007492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e029      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	69db      	ldr	r3, [r3, #28]
 80074a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074b0:	d111      	bne.n	80074d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 f81f 	bl	8007500 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e00f      	b.n	80074f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	4013      	ands	r3, r2
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	bf0c      	ite	eq
 80074e6:	2301      	moveq	r3, #1
 80074e8:	2300      	movne	r3, #0
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	461a      	mov	r2, r3
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d0a0      	beq.n	8007436 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
	...

08007500 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007500:	b480      	push	{r7}
 8007502:	b095      	sub	sp, #84	@ 0x54
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800751c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007526:	643b      	str	r3, [r7, #64]	@ 0x40
 8007528:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800752c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800752e:	e841 2300 	strex	r3, r2, [r1]
 8007532:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1e6      	bne.n	8007508 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	3308      	adds	r3, #8
 8007540:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	e853 3f00 	ldrex	r3, [r3]
 8007548:	61fb      	str	r3, [r7, #28]
   return(result);
 800754a:	69fa      	ldr	r2, [r7, #28]
 800754c:	4b1e      	ldr	r3, [pc, #120]	@ (80075c8 <UART_EndRxTransfer+0xc8>)
 800754e:	4013      	ands	r3, r2
 8007550:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800755a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800755c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007560:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e5      	bne.n	800753a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d118      	bne.n	80075a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	e853 3f00 	ldrex	r3, [r3]
 8007582:	60bb      	str	r3, [r7, #8]
   return(result);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	f023 0310 	bic.w	r3, r3, #16
 800758a:	647b      	str	r3, [r7, #68]	@ 0x44
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	461a      	mov	r2, r3
 8007592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007594:	61bb      	str	r3, [r7, #24]
 8007596:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007598:	6979      	ldr	r1, [r7, #20]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	e841 2300 	strex	r3, r2, [r1]
 80075a0:	613b      	str	r3, [r7, #16]
   return(result);
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1e6      	bne.n	8007576 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80075bc:	bf00      	nop
 80075be:	3754      	adds	r7, #84	@ 0x54
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	effffffe 	.word	0xeffffffe

080075cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d101      	bne.n	80075e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80075de:	2302      	movs	r3, #2
 80075e0:	e027      	b.n	8007632 <HAL_UARTEx_DisableFifoMode+0x66>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2224      	movs	r2, #36	@ 0x24
 80075ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007610:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2220      	movs	r2, #32
 8007624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3714      	adds	r7, #20
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr

0800763e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
 8007646:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800764e:	2b01      	cmp	r3, #1
 8007650:	d101      	bne.n	8007656 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007652:	2302      	movs	r3, #2
 8007654:	e02d      	b.n	80076b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2224      	movs	r2, #36	@ 0x24
 8007662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 0201 	bic.w	r2, r2, #1
 800767c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	683a      	ldr	r2, [r7, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f850 	bl	8007738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}

080076ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
 80076c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d101      	bne.n	80076d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076ce:	2302      	movs	r3, #2
 80076d0:	e02d      	b.n	800772e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2224      	movs	r2, #36	@ 0x24
 80076de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f022 0201 	bic.w	r2, r2, #1
 80076f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	430a      	orrs	r2, r1
 800770c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f812 	bl	8007738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2220      	movs	r2, #32
 8007720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007744:	2b00      	cmp	r3, #0
 8007746:	d108      	bne.n	800775a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007758:	e031      	b.n	80077be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800775a:	2310      	movs	r3, #16
 800775c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800775e:	2310      	movs	r3, #16
 8007760:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	0e5b      	lsrs	r3, r3, #25
 800776a:	b2db      	uxtb	r3, r3
 800776c:	f003 0307 	and.w	r3, r3, #7
 8007770:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	0f5b      	lsrs	r3, r3, #29
 800777a:	b2db      	uxtb	r3, r3
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007782:	7bbb      	ldrb	r3, [r7, #14]
 8007784:	7b3a      	ldrb	r2, [r7, #12]
 8007786:	4911      	ldr	r1, [pc, #68]	@ (80077cc <UARTEx_SetNbDataToProcess+0x94>)
 8007788:	5c8a      	ldrb	r2, [r1, r2]
 800778a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800778e:	7b3a      	ldrb	r2, [r7, #12]
 8007790:	490f      	ldr	r1, [pc, #60]	@ (80077d0 <UARTEx_SetNbDataToProcess+0x98>)
 8007792:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007794:	fb93 f3f2 	sdiv	r3, r3, r2
 8007798:	b29a      	uxth	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
 80077a2:	7b7a      	ldrb	r2, [r7, #13]
 80077a4:	4909      	ldr	r1, [pc, #36]	@ (80077cc <UARTEx_SetNbDataToProcess+0x94>)
 80077a6:	5c8a      	ldrb	r2, [r1, r2]
 80077a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80077ac:	7b7a      	ldrb	r2, [r7, #13]
 80077ae:	4908      	ldr	r1, [pc, #32]	@ (80077d0 <UARTEx_SetNbDataToProcess+0x98>)
 80077b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80077be:	bf00      	nop
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	0800a33c 	.word	0x0800a33c
 80077d0:	0800a344 	.word	0x0800a344

080077d4 <__cvt>:
 80077d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077d6:	ed2d 8b02 	vpush	{d8}
 80077da:	eeb0 8b40 	vmov.f64	d8, d0
 80077de:	b085      	sub	sp, #20
 80077e0:	4617      	mov	r7, r2
 80077e2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80077e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077e6:	ee18 2a90 	vmov	r2, s17
 80077ea:	f025 0520 	bic.w	r5, r5, #32
 80077ee:	2a00      	cmp	r2, #0
 80077f0:	bfb6      	itet	lt
 80077f2:	222d      	movlt	r2, #45	@ 0x2d
 80077f4:	2200      	movge	r2, #0
 80077f6:	eeb1 8b40 	vneglt.f64	d8, d0
 80077fa:	2d46      	cmp	r5, #70	@ 0x46
 80077fc:	460c      	mov	r4, r1
 80077fe:	701a      	strb	r2, [r3, #0]
 8007800:	d004      	beq.n	800780c <__cvt+0x38>
 8007802:	2d45      	cmp	r5, #69	@ 0x45
 8007804:	d100      	bne.n	8007808 <__cvt+0x34>
 8007806:	3401      	adds	r4, #1
 8007808:	2102      	movs	r1, #2
 800780a:	e000      	b.n	800780e <__cvt+0x3a>
 800780c:	2103      	movs	r1, #3
 800780e:	ab03      	add	r3, sp, #12
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	ab02      	add	r3, sp, #8
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	4622      	mov	r2, r4
 8007818:	4633      	mov	r3, r6
 800781a:	eeb0 0b48 	vmov.f64	d0, d8
 800781e:	f000 fe3b 	bl	8008498 <_dtoa_r>
 8007822:	2d47      	cmp	r5, #71	@ 0x47
 8007824:	d114      	bne.n	8007850 <__cvt+0x7c>
 8007826:	07fb      	lsls	r3, r7, #31
 8007828:	d50a      	bpl.n	8007840 <__cvt+0x6c>
 800782a:	1902      	adds	r2, r0, r4
 800782c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007834:	bf08      	it	eq
 8007836:	9203      	streq	r2, [sp, #12]
 8007838:	2130      	movs	r1, #48	@ 0x30
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	4293      	cmp	r3, r2
 800783e:	d319      	bcc.n	8007874 <__cvt+0xa0>
 8007840:	9b03      	ldr	r3, [sp, #12]
 8007842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007844:	1a1b      	subs	r3, r3, r0
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	b005      	add	sp, #20
 800784a:	ecbd 8b02 	vpop	{d8}
 800784e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007850:	2d46      	cmp	r5, #70	@ 0x46
 8007852:	eb00 0204 	add.w	r2, r0, r4
 8007856:	d1e9      	bne.n	800782c <__cvt+0x58>
 8007858:	7803      	ldrb	r3, [r0, #0]
 800785a:	2b30      	cmp	r3, #48	@ 0x30
 800785c:	d107      	bne.n	800786e <__cvt+0x9a>
 800785e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007866:	bf1c      	itt	ne
 8007868:	f1c4 0401 	rsbne	r4, r4, #1
 800786c:	6034      	strne	r4, [r6, #0]
 800786e:	6833      	ldr	r3, [r6, #0]
 8007870:	441a      	add	r2, r3
 8007872:	e7db      	b.n	800782c <__cvt+0x58>
 8007874:	1c5c      	adds	r4, r3, #1
 8007876:	9403      	str	r4, [sp, #12]
 8007878:	7019      	strb	r1, [r3, #0]
 800787a:	e7de      	b.n	800783a <__cvt+0x66>

0800787c <__exponent>:
 800787c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800787e:	2900      	cmp	r1, #0
 8007880:	bfba      	itte	lt
 8007882:	4249      	neglt	r1, r1
 8007884:	232d      	movlt	r3, #45	@ 0x2d
 8007886:	232b      	movge	r3, #43	@ 0x2b
 8007888:	2909      	cmp	r1, #9
 800788a:	7002      	strb	r2, [r0, #0]
 800788c:	7043      	strb	r3, [r0, #1]
 800788e:	dd29      	ble.n	80078e4 <__exponent+0x68>
 8007890:	f10d 0307 	add.w	r3, sp, #7
 8007894:	461d      	mov	r5, r3
 8007896:	270a      	movs	r7, #10
 8007898:	461a      	mov	r2, r3
 800789a:	fbb1 f6f7 	udiv	r6, r1, r7
 800789e:	fb07 1416 	mls	r4, r7, r6, r1
 80078a2:	3430      	adds	r4, #48	@ 0x30
 80078a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80078a8:	460c      	mov	r4, r1
 80078aa:	2c63      	cmp	r4, #99	@ 0x63
 80078ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80078b0:	4631      	mov	r1, r6
 80078b2:	dcf1      	bgt.n	8007898 <__exponent+0x1c>
 80078b4:	3130      	adds	r1, #48	@ 0x30
 80078b6:	1e94      	subs	r4, r2, #2
 80078b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078bc:	1c41      	adds	r1, r0, #1
 80078be:	4623      	mov	r3, r4
 80078c0:	42ab      	cmp	r3, r5
 80078c2:	d30a      	bcc.n	80078da <__exponent+0x5e>
 80078c4:	f10d 0309 	add.w	r3, sp, #9
 80078c8:	1a9b      	subs	r3, r3, r2
 80078ca:	42ac      	cmp	r4, r5
 80078cc:	bf88      	it	hi
 80078ce:	2300      	movhi	r3, #0
 80078d0:	3302      	adds	r3, #2
 80078d2:	4403      	add	r3, r0
 80078d4:	1a18      	subs	r0, r3, r0
 80078d6:	b003      	add	sp, #12
 80078d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80078de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80078e2:	e7ed      	b.n	80078c0 <__exponent+0x44>
 80078e4:	2330      	movs	r3, #48	@ 0x30
 80078e6:	3130      	adds	r1, #48	@ 0x30
 80078e8:	7083      	strb	r3, [r0, #2]
 80078ea:	70c1      	strb	r1, [r0, #3]
 80078ec:	1d03      	adds	r3, r0, #4
 80078ee:	e7f1      	b.n	80078d4 <__exponent+0x58>

080078f0 <_printf_float>:
 80078f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f4:	b08d      	sub	sp, #52	@ 0x34
 80078f6:	460c      	mov	r4, r1
 80078f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80078fc:	4616      	mov	r6, r2
 80078fe:	461f      	mov	r7, r3
 8007900:	4605      	mov	r5, r0
 8007902:	f000 fcbb 	bl	800827c <_localeconv_r>
 8007906:	f8d0 b000 	ldr.w	fp, [r0]
 800790a:	4658      	mov	r0, fp
 800790c:	f7f8 fd38 	bl	8000380 <strlen>
 8007910:	2300      	movs	r3, #0
 8007912:	930a      	str	r3, [sp, #40]	@ 0x28
 8007914:	f8d8 3000 	ldr.w	r3, [r8]
 8007918:	f894 9018 	ldrb.w	r9, [r4, #24]
 800791c:	6822      	ldr	r2, [r4, #0]
 800791e:	9005      	str	r0, [sp, #20]
 8007920:	3307      	adds	r3, #7
 8007922:	f023 0307 	bic.w	r3, r3, #7
 8007926:	f103 0108 	add.w	r1, r3, #8
 800792a:	f8c8 1000 	str.w	r1, [r8]
 800792e:	ed93 0b00 	vldr	d0, [r3]
 8007932:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007b90 <_printf_float+0x2a0>
 8007936:	eeb0 7bc0 	vabs.f64	d7, d0
 800793a:	eeb4 7b46 	vcmp.f64	d7, d6
 800793e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007942:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007946:	dd24      	ble.n	8007992 <_printf_float+0xa2>
 8007948:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800794c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007950:	d502      	bpl.n	8007958 <_printf_float+0x68>
 8007952:	232d      	movs	r3, #45	@ 0x2d
 8007954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007958:	498f      	ldr	r1, [pc, #572]	@ (8007b98 <_printf_float+0x2a8>)
 800795a:	4b90      	ldr	r3, [pc, #576]	@ (8007b9c <_printf_float+0x2ac>)
 800795c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007960:	bf8c      	ite	hi
 8007962:	4688      	movhi	r8, r1
 8007964:	4698      	movls	r8, r3
 8007966:	f022 0204 	bic.w	r2, r2, #4
 800796a:	2303      	movs	r3, #3
 800796c:	6123      	str	r3, [r4, #16]
 800796e:	6022      	str	r2, [r4, #0]
 8007970:	f04f 0a00 	mov.w	sl, #0
 8007974:	9700      	str	r7, [sp, #0]
 8007976:	4633      	mov	r3, r6
 8007978:	aa0b      	add	r2, sp, #44	@ 0x2c
 800797a:	4621      	mov	r1, r4
 800797c:	4628      	mov	r0, r5
 800797e:	f000 f9d1 	bl	8007d24 <_printf_common>
 8007982:	3001      	adds	r0, #1
 8007984:	f040 8089 	bne.w	8007a9a <_printf_float+0x1aa>
 8007988:	f04f 30ff 	mov.w	r0, #4294967295
 800798c:	b00d      	add	sp, #52	@ 0x34
 800798e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007992:	eeb4 0b40 	vcmp.f64	d0, d0
 8007996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800799a:	d709      	bvc.n	80079b0 <_printf_float+0xc0>
 800799c:	ee10 3a90 	vmov	r3, s1
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bfbc      	itt	lt
 80079a4:	232d      	movlt	r3, #45	@ 0x2d
 80079a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80079aa:	497d      	ldr	r1, [pc, #500]	@ (8007ba0 <_printf_float+0x2b0>)
 80079ac:	4b7d      	ldr	r3, [pc, #500]	@ (8007ba4 <_printf_float+0x2b4>)
 80079ae:	e7d5      	b.n	800795c <_printf_float+0x6c>
 80079b0:	6863      	ldr	r3, [r4, #4]
 80079b2:	1c59      	adds	r1, r3, #1
 80079b4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80079b8:	d139      	bne.n	8007a2e <_printf_float+0x13e>
 80079ba:	2306      	movs	r3, #6
 80079bc:	6063      	str	r3, [r4, #4]
 80079be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80079c2:	2300      	movs	r3, #0
 80079c4:	6022      	str	r2, [r4, #0]
 80079c6:	9303      	str	r3, [sp, #12]
 80079c8:	ab0a      	add	r3, sp, #40	@ 0x28
 80079ca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80079ce:	ab09      	add	r3, sp, #36	@ 0x24
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	6861      	ldr	r1, [r4, #4]
 80079d4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80079d8:	4628      	mov	r0, r5
 80079da:	f7ff fefb 	bl	80077d4 <__cvt>
 80079de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079e4:	4680      	mov	r8, r0
 80079e6:	d129      	bne.n	8007a3c <_printf_float+0x14c>
 80079e8:	1cc8      	adds	r0, r1, #3
 80079ea:	db02      	blt.n	80079f2 <_printf_float+0x102>
 80079ec:	6863      	ldr	r3, [r4, #4]
 80079ee:	4299      	cmp	r1, r3
 80079f0:	dd41      	ble.n	8007a76 <_printf_float+0x186>
 80079f2:	f1a9 0902 	sub.w	r9, r9, #2
 80079f6:	fa5f f989 	uxtb.w	r9, r9
 80079fa:	3901      	subs	r1, #1
 80079fc:	464a      	mov	r2, r9
 80079fe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007a02:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a04:	f7ff ff3a 	bl	800787c <__exponent>
 8007a08:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a0a:	1813      	adds	r3, r2, r0
 8007a0c:	2a01      	cmp	r2, #1
 8007a0e:	4682      	mov	sl, r0
 8007a10:	6123      	str	r3, [r4, #16]
 8007a12:	dc02      	bgt.n	8007a1a <_printf_float+0x12a>
 8007a14:	6822      	ldr	r2, [r4, #0]
 8007a16:	07d2      	lsls	r2, r2, #31
 8007a18:	d501      	bpl.n	8007a1e <_printf_float+0x12e>
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	6123      	str	r3, [r4, #16]
 8007a1e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d0a6      	beq.n	8007974 <_printf_float+0x84>
 8007a26:	232d      	movs	r3, #45	@ 0x2d
 8007a28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a2c:	e7a2      	b.n	8007974 <_printf_float+0x84>
 8007a2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a32:	d1c4      	bne.n	80079be <_printf_float+0xce>
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1c2      	bne.n	80079be <_printf_float+0xce>
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e7bf      	b.n	80079bc <_printf_float+0xcc>
 8007a3c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007a40:	d9db      	bls.n	80079fa <_printf_float+0x10a>
 8007a42:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007a46:	d118      	bne.n	8007a7a <_printf_float+0x18a>
 8007a48:	2900      	cmp	r1, #0
 8007a4a:	6863      	ldr	r3, [r4, #4]
 8007a4c:	dd0b      	ble.n	8007a66 <_printf_float+0x176>
 8007a4e:	6121      	str	r1, [r4, #16]
 8007a50:	b913      	cbnz	r3, 8007a58 <_printf_float+0x168>
 8007a52:	6822      	ldr	r2, [r4, #0]
 8007a54:	07d0      	lsls	r0, r2, #31
 8007a56:	d502      	bpl.n	8007a5e <_printf_float+0x16e>
 8007a58:	3301      	adds	r3, #1
 8007a5a:	440b      	add	r3, r1
 8007a5c:	6123      	str	r3, [r4, #16]
 8007a5e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007a60:	f04f 0a00 	mov.w	sl, #0
 8007a64:	e7db      	b.n	8007a1e <_printf_float+0x12e>
 8007a66:	b913      	cbnz	r3, 8007a6e <_printf_float+0x17e>
 8007a68:	6822      	ldr	r2, [r4, #0]
 8007a6a:	07d2      	lsls	r2, r2, #31
 8007a6c:	d501      	bpl.n	8007a72 <_printf_float+0x182>
 8007a6e:	3302      	adds	r3, #2
 8007a70:	e7f4      	b.n	8007a5c <_printf_float+0x16c>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e7f2      	b.n	8007a5c <_printf_float+0x16c>
 8007a76:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a7c:	4299      	cmp	r1, r3
 8007a7e:	db05      	blt.n	8007a8c <_printf_float+0x19c>
 8007a80:	6823      	ldr	r3, [r4, #0]
 8007a82:	6121      	str	r1, [r4, #16]
 8007a84:	07d8      	lsls	r0, r3, #31
 8007a86:	d5ea      	bpl.n	8007a5e <_printf_float+0x16e>
 8007a88:	1c4b      	adds	r3, r1, #1
 8007a8a:	e7e7      	b.n	8007a5c <_printf_float+0x16c>
 8007a8c:	2900      	cmp	r1, #0
 8007a8e:	bfd4      	ite	le
 8007a90:	f1c1 0202 	rsble	r2, r1, #2
 8007a94:	2201      	movgt	r2, #1
 8007a96:	4413      	add	r3, r2
 8007a98:	e7e0      	b.n	8007a5c <_printf_float+0x16c>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	055a      	lsls	r2, r3, #21
 8007a9e:	d407      	bmi.n	8007ab0 <_printf_float+0x1c0>
 8007aa0:	6923      	ldr	r3, [r4, #16]
 8007aa2:	4642      	mov	r2, r8
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b8      	blx	r7
 8007aaa:	3001      	adds	r0, #1
 8007aac:	d12a      	bne.n	8007b04 <_printf_float+0x214>
 8007aae:	e76b      	b.n	8007988 <_printf_float+0x98>
 8007ab0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007ab4:	f240 80e0 	bls.w	8007c78 <_printf_float+0x388>
 8007ab8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007abc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ac4:	d133      	bne.n	8007b2e <_printf_float+0x23e>
 8007ac6:	4a38      	ldr	r2, [pc, #224]	@ (8007ba8 <_printf_float+0x2b8>)
 8007ac8:	2301      	movs	r3, #1
 8007aca:	4631      	mov	r1, r6
 8007acc:	4628      	mov	r0, r5
 8007ace:	47b8      	blx	r7
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	f43f af59 	beq.w	8007988 <_printf_float+0x98>
 8007ad6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007ada:	4543      	cmp	r3, r8
 8007adc:	db02      	blt.n	8007ae4 <_printf_float+0x1f4>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	07d8      	lsls	r0, r3, #31
 8007ae2:	d50f      	bpl.n	8007b04 <_printf_float+0x214>
 8007ae4:	9b05      	ldr	r3, [sp, #20]
 8007ae6:	465a      	mov	r2, fp
 8007ae8:	4631      	mov	r1, r6
 8007aea:	4628      	mov	r0, r5
 8007aec:	47b8      	blx	r7
 8007aee:	3001      	adds	r0, #1
 8007af0:	f43f af4a 	beq.w	8007988 <_printf_float+0x98>
 8007af4:	f04f 0900 	mov.w	r9, #0
 8007af8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007afc:	f104 0a1a 	add.w	sl, r4, #26
 8007b00:	45c8      	cmp	r8, r9
 8007b02:	dc09      	bgt.n	8007b18 <_printf_float+0x228>
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	079b      	lsls	r3, r3, #30
 8007b08:	f100 8107 	bmi.w	8007d1a <_printf_float+0x42a>
 8007b0c:	68e0      	ldr	r0, [r4, #12]
 8007b0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b10:	4298      	cmp	r0, r3
 8007b12:	bfb8      	it	lt
 8007b14:	4618      	movlt	r0, r3
 8007b16:	e739      	b.n	800798c <_printf_float+0x9c>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	4652      	mov	r2, sl
 8007b1c:	4631      	mov	r1, r6
 8007b1e:	4628      	mov	r0, r5
 8007b20:	47b8      	blx	r7
 8007b22:	3001      	adds	r0, #1
 8007b24:	f43f af30 	beq.w	8007988 <_printf_float+0x98>
 8007b28:	f109 0901 	add.w	r9, r9, #1
 8007b2c:	e7e8      	b.n	8007b00 <_printf_float+0x210>
 8007b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	dc3b      	bgt.n	8007bac <_printf_float+0x2bc>
 8007b34:	4a1c      	ldr	r2, [pc, #112]	@ (8007ba8 <_printf_float+0x2b8>)
 8007b36:	2301      	movs	r3, #1
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b8      	blx	r7
 8007b3e:	3001      	adds	r0, #1
 8007b40:	f43f af22 	beq.w	8007988 <_printf_float+0x98>
 8007b44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007b48:	ea59 0303 	orrs.w	r3, r9, r3
 8007b4c:	d102      	bne.n	8007b54 <_printf_float+0x264>
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	07d9      	lsls	r1, r3, #31
 8007b52:	d5d7      	bpl.n	8007b04 <_printf_float+0x214>
 8007b54:	9b05      	ldr	r3, [sp, #20]
 8007b56:	465a      	mov	r2, fp
 8007b58:	4631      	mov	r1, r6
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	47b8      	blx	r7
 8007b5e:	3001      	adds	r0, #1
 8007b60:	f43f af12 	beq.w	8007988 <_printf_float+0x98>
 8007b64:	f04f 0a00 	mov.w	sl, #0
 8007b68:	f104 0b1a 	add.w	fp, r4, #26
 8007b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b6e:	425b      	negs	r3, r3
 8007b70:	4553      	cmp	r3, sl
 8007b72:	dc01      	bgt.n	8007b78 <_printf_float+0x288>
 8007b74:	464b      	mov	r3, r9
 8007b76:	e794      	b.n	8007aa2 <_printf_float+0x1b2>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	465a      	mov	r2, fp
 8007b7c:	4631      	mov	r1, r6
 8007b7e:	4628      	mov	r0, r5
 8007b80:	47b8      	blx	r7
 8007b82:	3001      	adds	r0, #1
 8007b84:	f43f af00 	beq.w	8007988 <_printf_float+0x98>
 8007b88:	f10a 0a01 	add.w	sl, sl, #1
 8007b8c:	e7ee      	b.n	8007b6c <_printf_float+0x27c>
 8007b8e:	bf00      	nop
 8007b90:	ffffffff 	.word	0xffffffff
 8007b94:	7fefffff 	.word	0x7fefffff
 8007b98:	0800a350 	.word	0x0800a350
 8007b9c:	0800a34c 	.word	0x0800a34c
 8007ba0:	0800a358 	.word	0x0800a358
 8007ba4:	0800a354 	.word	0x0800a354
 8007ba8:	0800a35c 	.word	0x0800a35c
 8007bac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007bae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007bb2:	4553      	cmp	r3, sl
 8007bb4:	bfa8      	it	ge
 8007bb6:	4653      	movge	r3, sl
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	4699      	mov	r9, r3
 8007bbc:	dc37      	bgt.n	8007c2e <_printf_float+0x33e>
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	9307      	str	r3, [sp, #28]
 8007bc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bc6:	f104 021a 	add.w	r2, r4, #26
 8007bca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007bcc:	9907      	ldr	r1, [sp, #28]
 8007bce:	9306      	str	r3, [sp, #24]
 8007bd0:	eba3 0309 	sub.w	r3, r3, r9
 8007bd4:	428b      	cmp	r3, r1
 8007bd6:	dc31      	bgt.n	8007c3c <_printf_float+0x34c>
 8007bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bda:	459a      	cmp	sl, r3
 8007bdc:	dc3b      	bgt.n	8007c56 <_printf_float+0x366>
 8007bde:	6823      	ldr	r3, [r4, #0]
 8007be0:	07da      	lsls	r2, r3, #31
 8007be2:	d438      	bmi.n	8007c56 <_printf_float+0x366>
 8007be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be6:	ebaa 0903 	sub.w	r9, sl, r3
 8007bea:	9b06      	ldr	r3, [sp, #24]
 8007bec:	ebaa 0303 	sub.w	r3, sl, r3
 8007bf0:	4599      	cmp	r9, r3
 8007bf2:	bfa8      	it	ge
 8007bf4:	4699      	movge	r9, r3
 8007bf6:	f1b9 0f00 	cmp.w	r9, #0
 8007bfa:	dc34      	bgt.n	8007c66 <_printf_float+0x376>
 8007bfc:	f04f 0800 	mov.w	r8, #0
 8007c00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c04:	f104 0b1a 	add.w	fp, r4, #26
 8007c08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0a:	ebaa 0303 	sub.w	r3, sl, r3
 8007c0e:	eba3 0309 	sub.w	r3, r3, r9
 8007c12:	4543      	cmp	r3, r8
 8007c14:	f77f af76 	ble.w	8007b04 <_printf_float+0x214>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	465a      	mov	r2, fp
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4628      	mov	r0, r5
 8007c20:	47b8      	blx	r7
 8007c22:	3001      	adds	r0, #1
 8007c24:	f43f aeb0 	beq.w	8007988 <_printf_float+0x98>
 8007c28:	f108 0801 	add.w	r8, r8, #1
 8007c2c:	e7ec      	b.n	8007c08 <_printf_float+0x318>
 8007c2e:	4642      	mov	r2, r8
 8007c30:	4631      	mov	r1, r6
 8007c32:	4628      	mov	r0, r5
 8007c34:	47b8      	blx	r7
 8007c36:	3001      	adds	r0, #1
 8007c38:	d1c1      	bne.n	8007bbe <_printf_float+0x2ce>
 8007c3a:	e6a5      	b.n	8007988 <_printf_float+0x98>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	4631      	mov	r1, r6
 8007c40:	4628      	mov	r0, r5
 8007c42:	9206      	str	r2, [sp, #24]
 8007c44:	47b8      	blx	r7
 8007c46:	3001      	adds	r0, #1
 8007c48:	f43f ae9e 	beq.w	8007988 <_printf_float+0x98>
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	9a06      	ldr	r2, [sp, #24]
 8007c50:	3301      	adds	r3, #1
 8007c52:	9307      	str	r3, [sp, #28]
 8007c54:	e7b9      	b.n	8007bca <_printf_float+0x2da>
 8007c56:	9b05      	ldr	r3, [sp, #20]
 8007c58:	465a      	mov	r2, fp
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b8      	blx	r7
 8007c60:	3001      	adds	r0, #1
 8007c62:	d1bf      	bne.n	8007be4 <_printf_float+0x2f4>
 8007c64:	e690      	b.n	8007988 <_printf_float+0x98>
 8007c66:	9a06      	ldr	r2, [sp, #24]
 8007c68:	464b      	mov	r3, r9
 8007c6a:	4442      	add	r2, r8
 8007c6c:	4631      	mov	r1, r6
 8007c6e:	4628      	mov	r0, r5
 8007c70:	47b8      	blx	r7
 8007c72:	3001      	adds	r0, #1
 8007c74:	d1c2      	bne.n	8007bfc <_printf_float+0x30c>
 8007c76:	e687      	b.n	8007988 <_printf_float+0x98>
 8007c78:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007c7c:	f1b9 0f01 	cmp.w	r9, #1
 8007c80:	dc01      	bgt.n	8007c86 <_printf_float+0x396>
 8007c82:	07db      	lsls	r3, r3, #31
 8007c84:	d536      	bpl.n	8007cf4 <_printf_float+0x404>
 8007c86:	2301      	movs	r3, #1
 8007c88:	4642      	mov	r2, r8
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b8      	blx	r7
 8007c90:	3001      	adds	r0, #1
 8007c92:	f43f ae79 	beq.w	8007988 <_printf_float+0x98>
 8007c96:	9b05      	ldr	r3, [sp, #20]
 8007c98:	465a      	mov	r2, fp
 8007c9a:	4631      	mov	r1, r6
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	47b8      	blx	r7
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	f43f ae71 	beq.w	8007988 <_printf_float+0x98>
 8007ca6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007caa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cb2:	f109 39ff 	add.w	r9, r9, #4294967295
 8007cb6:	d018      	beq.n	8007cea <_printf_float+0x3fa>
 8007cb8:	464b      	mov	r3, r9
 8007cba:	f108 0201 	add.w	r2, r8, #1
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	d10c      	bne.n	8007ce2 <_printf_float+0x3f2>
 8007cc8:	e65e      	b.n	8007988 <_printf_float+0x98>
 8007cca:	2301      	movs	r3, #1
 8007ccc:	465a      	mov	r2, fp
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	47b8      	blx	r7
 8007cd4:	3001      	adds	r0, #1
 8007cd6:	f43f ae57 	beq.w	8007988 <_printf_float+0x98>
 8007cda:	f108 0801 	add.w	r8, r8, #1
 8007cde:	45c8      	cmp	r8, r9
 8007ce0:	dbf3      	blt.n	8007cca <_printf_float+0x3da>
 8007ce2:	4653      	mov	r3, sl
 8007ce4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ce8:	e6dc      	b.n	8007aa4 <_printf_float+0x1b4>
 8007cea:	f04f 0800 	mov.w	r8, #0
 8007cee:	f104 0b1a 	add.w	fp, r4, #26
 8007cf2:	e7f4      	b.n	8007cde <_printf_float+0x3ee>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4642      	mov	r2, r8
 8007cf8:	e7e1      	b.n	8007cbe <_printf_float+0x3ce>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	464a      	mov	r2, r9
 8007cfe:	4631      	mov	r1, r6
 8007d00:	4628      	mov	r0, r5
 8007d02:	47b8      	blx	r7
 8007d04:	3001      	adds	r0, #1
 8007d06:	f43f ae3f 	beq.w	8007988 <_printf_float+0x98>
 8007d0a:	f108 0801 	add.w	r8, r8, #1
 8007d0e:	68e3      	ldr	r3, [r4, #12]
 8007d10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d12:	1a5b      	subs	r3, r3, r1
 8007d14:	4543      	cmp	r3, r8
 8007d16:	dcf0      	bgt.n	8007cfa <_printf_float+0x40a>
 8007d18:	e6f8      	b.n	8007b0c <_printf_float+0x21c>
 8007d1a:	f04f 0800 	mov.w	r8, #0
 8007d1e:	f104 0919 	add.w	r9, r4, #25
 8007d22:	e7f4      	b.n	8007d0e <_printf_float+0x41e>

08007d24 <_printf_common>:
 8007d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d28:	4616      	mov	r6, r2
 8007d2a:	4698      	mov	r8, r3
 8007d2c:	688a      	ldr	r2, [r1, #8]
 8007d2e:	690b      	ldr	r3, [r1, #16]
 8007d30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d34:	4293      	cmp	r3, r2
 8007d36:	bfb8      	it	lt
 8007d38:	4613      	movlt	r3, r2
 8007d3a:	6033      	str	r3, [r6, #0]
 8007d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d40:	4607      	mov	r7, r0
 8007d42:	460c      	mov	r4, r1
 8007d44:	b10a      	cbz	r2, 8007d4a <_printf_common+0x26>
 8007d46:	3301      	adds	r3, #1
 8007d48:	6033      	str	r3, [r6, #0]
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	0699      	lsls	r1, r3, #26
 8007d4e:	bf42      	ittt	mi
 8007d50:	6833      	ldrmi	r3, [r6, #0]
 8007d52:	3302      	addmi	r3, #2
 8007d54:	6033      	strmi	r3, [r6, #0]
 8007d56:	6825      	ldr	r5, [r4, #0]
 8007d58:	f015 0506 	ands.w	r5, r5, #6
 8007d5c:	d106      	bne.n	8007d6c <_printf_common+0x48>
 8007d5e:	f104 0a19 	add.w	sl, r4, #25
 8007d62:	68e3      	ldr	r3, [r4, #12]
 8007d64:	6832      	ldr	r2, [r6, #0]
 8007d66:	1a9b      	subs	r3, r3, r2
 8007d68:	42ab      	cmp	r3, r5
 8007d6a:	dc26      	bgt.n	8007dba <_printf_common+0x96>
 8007d6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d70:	6822      	ldr	r2, [r4, #0]
 8007d72:	3b00      	subs	r3, #0
 8007d74:	bf18      	it	ne
 8007d76:	2301      	movne	r3, #1
 8007d78:	0692      	lsls	r2, r2, #26
 8007d7a:	d42b      	bmi.n	8007dd4 <_printf_common+0xb0>
 8007d7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d80:	4641      	mov	r1, r8
 8007d82:	4638      	mov	r0, r7
 8007d84:	47c8      	blx	r9
 8007d86:	3001      	adds	r0, #1
 8007d88:	d01e      	beq.n	8007dc8 <_printf_common+0xa4>
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	6922      	ldr	r2, [r4, #16]
 8007d8e:	f003 0306 	and.w	r3, r3, #6
 8007d92:	2b04      	cmp	r3, #4
 8007d94:	bf02      	ittt	eq
 8007d96:	68e5      	ldreq	r5, [r4, #12]
 8007d98:	6833      	ldreq	r3, [r6, #0]
 8007d9a:	1aed      	subeq	r5, r5, r3
 8007d9c:	68a3      	ldr	r3, [r4, #8]
 8007d9e:	bf0c      	ite	eq
 8007da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007da4:	2500      	movne	r5, #0
 8007da6:	4293      	cmp	r3, r2
 8007da8:	bfc4      	itt	gt
 8007daa:	1a9b      	subgt	r3, r3, r2
 8007dac:	18ed      	addgt	r5, r5, r3
 8007dae:	2600      	movs	r6, #0
 8007db0:	341a      	adds	r4, #26
 8007db2:	42b5      	cmp	r5, r6
 8007db4:	d11a      	bne.n	8007dec <_printf_common+0xc8>
 8007db6:	2000      	movs	r0, #0
 8007db8:	e008      	b.n	8007dcc <_printf_common+0xa8>
 8007dba:	2301      	movs	r3, #1
 8007dbc:	4652      	mov	r2, sl
 8007dbe:	4641      	mov	r1, r8
 8007dc0:	4638      	mov	r0, r7
 8007dc2:	47c8      	blx	r9
 8007dc4:	3001      	adds	r0, #1
 8007dc6:	d103      	bne.n	8007dd0 <_printf_common+0xac>
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd0:	3501      	adds	r5, #1
 8007dd2:	e7c6      	b.n	8007d62 <_printf_common+0x3e>
 8007dd4:	18e1      	adds	r1, r4, r3
 8007dd6:	1c5a      	adds	r2, r3, #1
 8007dd8:	2030      	movs	r0, #48	@ 0x30
 8007dda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007dde:	4422      	add	r2, r4
 8007de0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007de4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007de8:	3302      	adds	r3, #2
 8007dea:	e7c7      	b.n	8007d7c <_printf_common+0x58>
 8007dec:	2301      	movs	r3, #1
 8007dee:	4622      	mov	r2, r4
 8007df0:	4641      	mov	r1, r8
 8007df2:	4638      	mov	r0, r7
 8007df4:	47c8      	blx	r9
 8007df6:	3001      	adds	r0, #1
 8007df8:	d0e6      	beq.n	8007dc8 <_printf_common+0xa4>
 8007dfa:	3601      	adds	r6, #1
 8007dfc:	e7d9      	b.n	8007db2 <_printf_common+0x8e>
	...

08007e00 <_printf_i>:
 8007e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e04:	7e0f      	ldrb	r7, [r1, #24]
 8007e06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e08:	2f78      	cmp	r7, #120	@ 0x78
 8007e0a:	4691      	mov	r9, r2
 8007e0c:	4680      	mov	r8, r0
 8007e0e:	460c      	mov	r4, r1
 8007e10:	469a      	mov	sl, r3
 8007e12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e16:	d807      	bhi.n	8007e28 <_printf_i+0x28>
 8007e18:	2f62      	cmp	r7, #98	@ 0x62
 8007e1a:	d80a      	bhi.n	8007e32 <_printf_i+0x32>
 8007e1c:	2f00      	cmp	r7, #0
 8007e1e:	f000 80d1 	beq.w	8007fc4 <_printf_i+0x1c4>
 8007e22:	2f58      	cmp	r7, #88	@ 0x58
 8007e24:	f000 80b8 	beq.w	8007f98 <_printf_i+0x198>
 8007e28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e30:	e03a      	b.n	8007ea8 <_printf_i+0xa8>
 8007e32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e36:	2b15      	cmp	r3, #21
 8007e38:	d8f6      	bhi.n	8007e28 <_printf_i+0x28>
 8007e3a:	a101      	add	r1, pc, #4	@ (adr r1, 8007e40 <_printf_i+0x40>)
 8007e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e40:	08007e99 	.word	0x08007e99
 8007e44:	08007ead 	.word	0x08007ead
 8007e48:	08007e29 	.word	0x08007e29
 8007e4c:	08007e29 	.word	0x08007e29
 8007e50:	08007e29 	.word	0x08007e29
 8007e54:	08007e29 	.word	0x08007e29
 8007e58:	08007ead 	.word	0x08007ead
 8007e5c:	08007e29 	.word	0x08007e29
 8007e60:	08007e29 	.word	0x08007e29
 8007e64:	08007e29 	.word	0x08007e29
 8007e68:	08007e29 	.word	0x08007e29
 8007e6c:	08007fab 	.word	0x08007fab
 8007e70:	08007ed7 	.word	0x08007ed7
 8007e74:	08007f65 	.word	0x08007f65
 8007e78:	08007e29 	.word	0x08007e29
 8007e7c:	08007e29 	.word	0x08007e29
 8007e80:	08007fcd 	.word	0x08007fcd
 8007e84:	08007e29 	.word	0x08007e29
 8007e88:	08007ed7 	.word	0x08007ed7
 8007e8c:	08007e29 	.word	0x08007e29
 8007e90:	08007e29 	.word	0x08007e29
 8007e94:	08007f6d 	.word	0x08007f6d
 8007e98:	6833      	ldr	r3, [r6, #0]
 8007e9a:	1d1a      	adds	r2, r3, #4
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	6032      	str	r2, [r6, #0]
 8007ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ea4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e09c      	b.n	8007fe6 <_printf_i+0x1e6>
 8007eac:	6833      	ldr	r3, [r6, #0]
 8007eae:	6820      	ldr	r0, [r4, #0]
 8007eb0:	1d19      	adds	r1, r3, #4
 8007eb2:	6031      	str	r1, [r6, #0]
 8007eb4:	0606      	lsls	r6, r0, #24
 8007eb6:	d501      	bpl.n	8007ebc <_printf_i+0xbc>
 8007eb8:	681d      	ldr	r5, [r3, #0]
 8007eba:	e003      	b.n	8007ec4 <_printf_i+0xc4>
 8007ebc:	0645      	lsls	r5, r0, #25
 8007ebe:	d5fb      	bpl.n	8007eb8 <_printf_i+0xb8>
 8007ec0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ec4:	2d00      	cmp	r5, #0
 8007ec6:	da03      	bge.n	8007ed0 <_printf_i+0xd0>
 8007ec8:	232d      	movs	r3, #45	@ 0x2d
 8007eca:	426d      	negs	r5, r5
 8007ecc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ed0:	4858      	ldr	r0, [pc, #352]	@ (8008034 <_printf_i+0x234>)
 8007ed2:	230a      	movs	r3, #10
 8007ed4:	e011      	b.n	8007efa <_printf_i+0xfa>
 8007ed6:	6821      	ldr	r1, [r4, #0]
 8007ed8:	6833      	ldr	r3, [r6, #0]
 8007eda:	0608      	lsls	r0, r1, #24
 8007edc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ee0:	d402      	bmi.n	8007ee8 <_printf_i+0xe8>
 8007ee2:	0649      	lsls	r1, r1, #25
 8007ee4:	bf48      	it	mi
 8007ee6:	b2ad      	uxthmi	r5, r5
 8007ee8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007eea:	4852      	ldr	r0, [pc, #328]	@ (8008034 <_printf_i+0x234>)
 8007eec:	6033      	str	r3, [r6, #0]
 8007eee:	bf14      	ite	ne
 8007ef0:	230a      	movne	r3, #10
 8007ef2:	2308      	moveq	r3, #8
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007efa:	6866      	ldr	r6, [r4, #4]
 8007efc:	60a6      	str	r6, [r4, #8]
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	db05      	blt.n	8007f0e <_printf_i+0x10e>
 8007f02:	6821      	ldr	r1, [r4, #0]
 8007f04:	432e      	orrs	r6, r5
 8007f06:	f021 0104 	bic.w	r1, r1, #4
 8007f0a:	6021      	str	r1, [r4, #0]
 8007f0c:	d04b      	beq.n	8007fa6 <_printf_i+0x1a6>
 8007f0e:	4616      	mov	r6, r2
 8007f10:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f14:	fb03 5711 	mls	r7, r3, r1, r5
 8007f18:	5dc7      	ldrb	r7, [r0, r7]
 8007f1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f1e:	462f      	mov	r7, r5
 8007f20:	42bb      	cmp	r3, r7
 8007f22:	460d      	mov	r5, r1
 8007f24:	d9f4      	bls.n	8007f10 <_printf_i+0x110>
 8007f26:	2b08      	cmp	r3, #8
 8007f28:	d10b      	bne.n	8007f42 <_printf_i+0x142>
 8007f2a:	6823      	ldr	r3, [r4, #0]
 8007f2c:	07df      	lsls	r7, r3, #31
 8007f2e:	d508      	bpl.n	8007f42 <_printf_i+0x142>
 8007f30:	6923      	ldr	r3, [r4, #16]
 8007f32:	6861      	ldr	r1, [r4, #4]
 8007f34:	4299      	cmp	r1, r3
 8007f36:	bfde      	ittt	le
 8007f38:	2330      	movle	r3, #48	@ 0x30
 8007f3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f42:	1b92      	subs	r2, r2, r6
 8007f44:	6122      	str	r2, [r4, #16]
 8007f46:	f8cd a000 	str.w	sl, [sp]
 8007f4a:	464b      	mov	r3, r9
 8007f4c:	aa03      	add	r2, sp, #12
 8007f4e:	4621      	mov	r1, r4
 8007f50:	4640      	mov	r0, r8
 8007f52:	f7ff fee7 	bl	8007d24 <_printf_common>
 8007f56:	3001      	adds	r0, #1
 8007f58:	d14a      	bne.n	8007ff0 <_printf_i+0x1f0>
 8007f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5e:	b004      	add	sp, #16
 8007f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	f043 0320 	orr.w	r3, r3, #32
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	4832      	ldr	r0, [pc, #200]	@ (8008038 <_printf_i+0x238>)
 8007f6e:	2778      	movs	r7, #120	@ 0x78
 8007f70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f74:	6823      	ldr	r3, [r4, #0]
 8007f76:	6831      	ldr	r1, [r6, #0]
 8007f78:	061f      	lsls	r7, r3, #24
 8007f7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f7e:	d402      	bmi.n	8007f86 <_printf_i+0x186>
 8007f80:	065f      	lsls	r7, r3, #25
 8007f82:	bf48      	it	mi
 8007f84:	b2ad      	uxthmi	r5, r5
 8007f86:	6031      	str	r1, [r6, #0]
 8007f88:	07d9      	lsls	r1, r3, #31
 8007f8a:	bf44      	itt	mi
 8007f8c:	f043 0320 	orrmi.w	r3, r3, #32
 8007f90:	6023      	strmi	r3, [r4, #0]
 8007f92:	b11d      	cbz	r5, 8007f9c <_printf_i+0x19c>
 8007f94:	2310      	movs	r3, #16
 8007f96:	e7ad      	b.n	8007ef4 <_printf_i+0xf4>
 8007f98:	4826      	ldr	r0, [pc, #152]	@ (8008034 <_printf_i+0x234>)
 8007f9a:	e7e9      	b.n	8007f70 <_printf_i+0x170>
 8007f9c:	6823      	ldr	r3, [r4, #0]
 8007f9e:	f023 0320 	bic.w	r3, r3, #32
 8007fa2:	6023      	str	r3, [r4, #0]
 8007fa4:	e7f6      	b.n	8007f94 <_printf_i+0x194>
 8007fa6:	4616      	mov	r6, r2
 8007fa8:	e7bd      	b.n	8007f26 <_printf_i+0x126>
 8007faa:	6833      	ldr	r3, [r6, #0]
 8007fac:	6825      	ldr	r5, [r4, #0]
 8007fae:	6961      	ldr	r1, [r4, #20]
 8007fb0:	1d18      	adds	r0, r3, #4
 8007fb2:	6030      	str	r0, [r6, #0]
 8007fb4:	062e      	lsls	r6, r5, #24
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	d501      	bpl.n	8007fbe <_printf_i+0x1be>
 8007fba:	6019      	str	r1, [r3, #0]
 8007fbc:	e002      	b.n	8007fc4 <_printf_i+0x1c4>
 8007fbe:	0668      	lsls	r0, r5, #25
 8007fc0:	d5fb      	bpl.n	8007fba <_printf_i+0x1ba>
 8007fc2:	8019      	strh	r1, [r3, #0]
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	6123      	str	r3, [r4, #16]
 8007fc8:	4616      	mov	r6, r2
 8007fca:	e7bc      	b.n	8007f46 <_printf_i+0x146>
 8007fcc:	6833      	ldr	r3, [r6, #0]
 8007fce:	1d1a      	adds	r2, r3, #4
 8007fd0:	6032      	str	r2, [r6, #0]
 8007fd2:	681e      	ldr	r6, [r3, #0]
 8007fd4:	6862      	ldr	r2, [r4, #4]
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f7f8 f981 	bl	80002e0 <memchr>
 8007fde:	b108      	cbz	r0, 8007fe4 <_printf_i+0x1e4>
 8007fe0:	1b80      	subs	r0, r0, r6
 8007fe2:	6060      	str	r0, [r4, #4]
 8007fe4:	6863      	ldr	r3, [r4, #4]
 8007fe6:	6123      	str	r3, [r4, #16]
 8007fe8:	2300      	movs	r3, #0
 8007fea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fee:	e7aa      	b.n	8007f46 <_printf_i+0x146>
 8007ff0:	6923      	ldr	r3, [r4, #16]
 8007ff2:	4632      	mov	r2, r6
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	47d0      	blx	sl
 8007ffa:	3001      	adds	r0, #1
 8007ffc:	d0ad      	beq.n	8007f5a <_printf_i+0x15a>
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	079b      	lsls	r3, r3, #30
 8008002:	d413      	bmi.n	800802c <_printf_i+0x22c>
 8008004:	68e0      	ldr	r0, [r4, #12]
 8008006:	9b03      	ldr	r3, [sp, #12]
 8008008:	4298      	cmp	r0, r3
 800800a:	bfb8      	it	lt
 800800c:	4618      	movlt	r0, r3
 800800e:	e7a6      	b.n	8007f5e <_printf_i+0x15e>
 8008010:	2301      	movs	r3, #1
 8008012:	4632      	mov	r2, r6
 8008014:	4649      	mov	r1, r9
 8008016:	4640      	mov	r0, r8
 8008018:	47d0      	blx	sl
 800801a:	3001      	adds	r0, #1
 800801c:	d09d      	beq.n	8007f5a <_printf_i+0x15a>
 800801e:	3501      	adds	r5, #1
 8008020:	68e3      	ldr	r3, [r4, #12]
 8008022:	9903      	ldr	r1, [sp, #12]
 8008024:	1a5b      	subs	r3, r3, r1
 8008026:	42ab      	cmp	r3, r5
 8008028:	dcf2      	bgt.n	8008010 <_printf_i+0x210>
 800802a:	e7eb      	b.n	8008004 <_printf_i+0x204>
 800802c:	2500      	movs	r5, #0
 800802e:	f104 0619 	add.w	r6, r4, #25
 8008032:	e7f5      	b.n	8008020 <_printf_i+0x220>
 8008034:	0800a35e 	.word	0x0800a35e
 8008038:	0800a36f 	.word	0x0800a36f

0800803c <std>:
 800803c:	2300      	movs	r3, #0
 800803e:	b510      	push	{r4, lr}
 8008040:	4604      	mov	r4, r0
 8008042:	e9c0 3300 	strd	r3, r3, [r0]
 8008046:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800804a:	6083      	str	r3, [r0, #8]
 800804c:	8181      	strh	r1, [r0, #12]
 800804e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008050:	81c2      	strh	r2, [r0, #14]
 8008052:	6183      	str	r3, [r0, #24]
 8008054:	4619      	mov	r1, r3
 8008056:	2208      	movs	r2, #8
 8008058:	305c      	adds	r0, #92	@ 0x5c
 800805a:	f000 f906 	bl	800826a <memset>
 800805e:	4b0d      	ldr	r3, [pc, #52]	@ (8008094 <std+0x58>)
 8008060:	6263      	str	r3, [r4, #36]	@ 0x24
 8008062:	4b0d      	ldr	r3, [pc, #52]	@ (8008098 <std+0x5c>)
 8008064:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008066:	4b0d      	ldr	r3, [pc, #52]	@ (800809c <std+0x60>)
 8008068:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800806a:	4b0d      	ldr	r3, [pc, #52]	@ (80080a0 <std+0x64>)
 800806c:	6323      	str	r3, [r4, #48]	@ 0x30
 800806e:	4b0d      	ldr	r3, [pc, #52]	@ (80080a4 <std+0x68>)
 8008070:	6224      	str	r4, [r4, #32]
 8008072:	429c      	cmp	r4, r3
 8008074:	d006      	beq.n	8008084 <std+0x48>
 8008076:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800807a:	4294      	cmp	r4, r2
 800807c:	d002      	beq.n	8008084 <std+0x48>
 800807e:	33d0      	adds	r3, #208	@ 0xd0
 8008080:	429c      	cmp	r4, r3
 8008082:	d105      	bne.n	8008090 <std+0x54>
 8008084:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800808c:	f000 b96a 	b.w	8008364 <__retarget_lock_init_recursive>
 8008090:	bd10      	pop	{r4, pc}
 8008092:	bf00      	nop
 8008094:	080081e5 	.word	0x080081e5
 8008098:	08008207 	.word	0x08008207
 800809c:	0800823f 	.word	0x0800823f
 80080a0:	08008263 	.word	0x08008263
 80080a4:	24000410 	.word	0x24000410

080080a8 <stdio_exit_handler>:
 80080a8:	4a02      	ldr	r2, [pc, #8]	@ (80080b4 <stdio_exit_handler+0xc>)
 80080aa:	4903      	ldr	r1, [pc, #12]	@ (80080b8 <stdio_exit_handler+0x10>)
 80080ac:	4803      	ldr	r0, [pc, #12]	@ (80080bc <stdio_exit_handler+0x14>)
 80080ae:	f000 b869 	b.w	8008184 <_fwalk_sglue>
 80080b2:	bf00      	nop
 80080b4:	24000010 	.word	0x24000010
 80080b8:	08009bd5 	.word	0x08009bd5
 80080bc:	24000020 	.word	0x24000020

080080c0 <cleanup_stdio>:
 80080c0:	6841      	ldr	r1, [r0, #4]
 80080c2:	4b0c      	ldr	r3, [pc, #48]	@ (80080f4 <cleanup_stdio+0x34>)
 80080c4:	4299      	cmp	r1, r3
 80080c6:	b510      	push	{r4, lr}
 80080c8:	4604      	mov	r4, r0
 80080ca:	d001      	beq.n	80080d0 <cleanup_stdio+0x10>
 80080cc:	f001 fd82 	bl	8009bd4 <_fflush_r>
 80080d0:	68a1      	ldr	r1, [r4, #8]
 80080d2:	4b09      	ldr	r3, [pc, #36]	@ (80080f8 <cleanup_stdio+0x38>)
 80080d4:	4299      	cmp	r1, r3
 80080d6:	d002      	beq.n	80080de <cleanup_stdio+0x1e>
 80080d8:	4620      	mov	r0, r4
 80080da:	f001 fd7b 	bl	8009bd4 <_fflush_r>
 80080de:	68e1      	ldr	r1, [r4, #12]
 80080e0:	4b06      	ldr	r3, [pc, #24]	@ (80080fc <cleanup_stdio+0x3c>)
 80080e2:	4299      	cmp	r1, r3
 80080e4:	d004      	beq.n	80080f0 <cleanup_stdio+0x30>
 80080e6:	4620      	mov	r0, r4
 80080e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ec:	f001 bd72 	b.w	8009bd4 <_fflush_r>
 80080f0:	bd10      	pop	{r4, pc}
 80080f2:	bf00      	nop
 80080f4:	24000410 	.word	0x24000410
 80080f8:	24000478 	.word	0x24000478
 80080fc:	240004e0 	.word	0x240004e0

08008100 <global_stdio_init.part.0>:
 8008100:	b510      	push	{r4, lr}
 8008102:	4b0b      	ldr	r3, [pc, #44]	@ (8008130 <global_stdio_init.part.0+0x30>)
 8008104:	4c0b      	ldr	r4, [pc, #44]	@ (8008134 <global_stdio_init.part.0+0x34>)
 8008106:	4a0c      	ldr	r2, [pc, #48]	@ (8008138 <global_stdio_init.part.0+0x38>)
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	4620      	mov	r0, r4
 800810c:	2200      	movs	r2, #0
 800810e:	2104      	movs	r1, #4
 8008110:	f7ff ff94 	bl	800803c <std>
 8008114:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008118:	2201      	movs	r2, #1
 800811a:	2109      	movs	r1, #9
 800811c:	f7ff ff8e 	bl	800803c <std>
 8008120:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008124:	2202      	movs	r2, #2
 8008126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800812a:	2112      	movs	r1, #18
 800812c:	f7ff bf86 	b.w	800803c <std>
 8008130:	24000548 	.word	0x24000548
 8008134:	24000410 	.word	0x24000410
 8008138:	080080a9 	.word	0x080080a9

0800813c <__sfp_lock_acquire>:
 800813c:	4801      	ldr	r0, [pc, #4]	@ (8008144 <__sfp_lock_acquire+0x8>)
 800813e:	f000 b912 	b.w	8008366 <__retarget_lock_acquire_recursive>
 8008142:	bf00      	nop
 8008144:	24000551 	.word	0x24000551

08008148 <__sfp_lock_release>:
 8008148:	4801      	ldr	r0, [pc, #4]	@ (8008150 <__sfp_lock_release+0x8>)
 800814a:	f000 b90d 	b.w	8008368 <__retarget_lock_release_recursive>
 800814e:	bf00      	nop
 8008150:	24000551 	.word	0x24000551

08008154 <__sinit>:
 8008154:	b510      	push	{r4, lr}
 8008156:	4604      	mov	r4, r0
 8008158:	f7ff fff0 	bl	800813c <__sfp_lock_acquire>
 800815c:	6a23      	ldr	r3, [r4, #32]
 800815e:	b11b      	cbz	r3, 8008168 <__sinit+0x14>
 8008160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008164:	f7ff bff0 	b.w	8008148 <__sfp_lock_release>
 8008168:	4b04      	ldr	r3, [pc, #16]	@ (800817c <__sinit+0x28>)
 800816a:	6223      	str	r3, [r4, #32]
 800816c:	4b04      	ldr	r3, [pc, #16]	@ (8008180 <__sinit+0x2c>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1f5      	bne.n	8008160 <__sinit+0xc>
 8008174:	f7ff ffc4 	bl	8008100 <global_stdio_init.part.0>
 8008178:	e7f2      	b.n	8008160 <__sinit+0xc>
 800817a:	bf00      	nop
 800817c:	080080c1 	.word	0x080080c1
 8008180:	24000548 	.word	0x24000548

08008184 <_fwalk_sglue>:
 8008184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008188:	4607      	mov	r7, r0
 800818a:	4688      	mov	r8, r1
 800818c:	4614      	mov	r4, r2
 800818e:	2600      	movs	r6, #0
 8008190:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008194:	f1b9 0901 	subs.w	r9, r9, #1
 8008198:	d505      	bpl.n	80081a6 <_fwalk_sglue+0x22>
 800819a:	6824      	ldr	r4, [r4, #0]
 800819c:	2c00      	cmp	r4, #0
 800819e:	d1f7      	bne.n	8008190 <_fwalk_sglue+0xc>
 80081a0:	4630      	mov	r0, r6
 80081a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a6:	89ab      	ldrh	r3, [r5, #12]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d907      	bls.n	80081bc <_fwalk_sglue+0x38>
 80081ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081b0:	3301      	adds	r3, #1
 80081b2:	d003      	beq.n	80081bc <_fwalk_sglue+0x38>
 80081b4:	4629      	mov	r1, r5
 80081b6:	4638      	mov	r0, r7
 80081b8:	47c0      	blx	r8
 80081ba:	4306      	orrs	r6, r0
 80081bc:	3568      	adds	r5, #104	@ 0x68
 80081be:	e7e9      	b.n	8008194 <_fwalk_sglue+0x10>

080081c0 <iprintf>:
 80081c0:	b40f      	push	{r0, r1, r2, r3}
 80081c2:	b507      	push	{r0, r1, r2, lr}
 80081c4:	4906      	ldr	r1, [pc, #24]	@ (80081e0 <iprintf+0x20>)
 80081c6:	ab04      	add	r3, sp, #16
 80081c8:	6808      	ldr	r0, [r1, #0]
 80081ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ce:	6881      	ldr	r1, [r0, #8]
 80081d0:	9301      	str	r3, [sp, #4]
 80081d2:	f001 fb63 	bl	800989c <_vfiprintf_r>
 80081d6:	b003      	add	sp, #12
 80081d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081dc:	b004      	add	sp, #16
 80081de:	4770      	bx	lr
 80081e0:	2400001c 	.word	0x2400001c

080081e4 <__sread>:
 80081e4:	b510      	push	{r4, lr}
 80081e6:	460c      	mov	r4, r1
 80081e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081ec:	f000 f86c 	bl	80082c8 <_read_r>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	bfab      	itete	ge
 80081f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081f6:	89a3      	ldrhlt	r3, [r4, #12]
 80081f8:	181b      	addge	r3, r3, r0
 80081fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081fe:	bfac      	ite	ge
 8008200:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008202:	81a3      	strhlt	r3, [r4, #12]
 8008204:	bd10      	pop	{r4, pc}

08008206 <__swrite>:
 8008206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800820a:	461f      	mov	r7, r3
 800820c:	898b      	ldrh	r3, [r1, #12]
 800820e:	05db      	lsls	r3, r3, #23
 8008210:	4605      	mov	r5, r0
 8008212:	460c      	mov	r4, r1
 8008214:	4616      	mov	r6, r2
 8008216:	d505      	bpl.n	8008224 <__swrite+0x1e>
 8008218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800821c:	2302      	movs	r3, #2
 800821e:	2200      	movs	r2, #0
 8008220:	f000 f840 	bl	80082a4 <_lseek_r>
 8008224:	89a3      	ldrh	r3, [r4, #12]
 8008226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800822a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800822e:	81a3      	strh	r3, [r4, #12]
 8008230:	4632      	mov	r2, r6
 8008232:	463b      	mov	r3, r7
 8008234:	4628      	mov	r0, r5
 8008236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800823a:	f000 b857 	b.w	80082ec <_write_r>

0800823e <__sseek>:
 800823e:	b510      	push	{r4, lr}
 8008240:	460c      	mov	r4, r1
 8008242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008246:	f000 f82d 	bl	80082a4 <_lseek_r>
 800824a:	1c43      	adds	r3, r0, #1
 800824c:	89a3      	ldrh	r3, [r4, #12]
 800824e:	bf15      	itete	ne
 8008250:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008252:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008256:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800825a:	81a3      	strheq	r3, [r4, #12]
 800825c:	bf18      	it	ne
 800825e:	81a3      	strhne	r3, [r4, #12]
 8008260:	bd10      	pop	{r4, pc}

08008262 <__sclose>:
 8008262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008266:	f000 b80d 	b.w	8008284 <_close_r>

0800826a <memset>:
 800826a:	4402      	add	r2, r0
 800826c:	4603      	mov	r3, r0
 800826e:	4293      	cmp	r3, r2
 8008270:	d100      	bne.n	8008274 <memset+0xa>
 8008272:	4770      	bx	lr
 8008274:	f803 1b01 	strb.w	r1, [r3], #1
 8008278:	e7f9      	b.n	800826e <memset+0x4>
	...

0800827c <_localeconv_r>:
 800827c:	4800      	ldr	r0, [pc, #0]	@ (8008280 <_localeconv_r+0x4>)
 800827e:	4770      	bx	lr
 8008280:	2400015c 	.word	0x2400015c

08008284 <_close_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	4d06      	ldr	r5, [pc, #24]	@ (80082a0 <_close_r+0x1c>)
 8008288:	2300      	movs	r3, #0
 800828a:	4604      	mov	r4, r0
 800828c:	4608      	mov	r0, r1
 800828e:	602b      	str	r3, [r5, #0]
 8008290:	f7f9 fa07 	bl	80016a2 <_close>
 8008294:	1c43      	adds	r3, r0, #1
 8008296:	d102      	bne.n	800829e <_close_r+0x1a>
 8008298:	682b      	ldr	r3, [r5, #0]
 800829a:	b103      	cbz	r3, 800829e <_close_r+0x1a>
 800829c:	6023      	str	r3, [r4, #0]
 800829e:	bd38      	pop	{r3, r4, r5, pc}
 80082a0:	2400054c 	.word	0x2400054c

080082a4 <_lseek_r>:
 80082a4:	b538      	push	{r3, r4, r5, lr}
 80082a6:	4d07      	ldr	r5, [pc, #28]	@ (80082c4 <_lseek_r+0x20>)
 80082a8:	4604      	mov	r4, r0
 80082aa:	4608      	mov	r0, r1
 80082ac:	4611      	mov	r1, r2
 80082ae:	2200      	movs	r2, #0
 80082b0:	602a      	str	r2, [r5, #0]
 80082b2:	461a      	mov	r2, r3
 80082b4:	f7f9 fa1c 	bl	80016f0 <_lseek>
 80082b8:	1c43      	adds	r3, r0, #1
 80082ba:	d102      	bne.n	80082c2 <_lseek_r+0x1e>
 80082bc:	682b      	ldr	r3, [r5, #0]
 80082be:	b103      	cbz	r3, 80082c2 <_lseek_r+0x1e>
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	bd38      	pop	{r3, r4, r5, pc}
 80082c4:	2400054c 	.word	0x2400054c

080082c8 <_read_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	4d07      	ldr	r5, [pc, #28]	@ (80082e8 <_read_r+0x20>)
 80082cc:	4604      	mov	r4, r0
 80082ce:	4608      	mov	r0, r1
 80082d0:	4611      	mov	r1, r2
 80082d2:	2200      	movs	r2, #0
 80082d4:	602a      	str	r2, [r5, #0]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f7f9 f9aa 	bl	8001630 <_read>
 80082dc:	1c43      	adds	r3, r0, #1
 80082de:	d102      	bne.n	80082e6 <_read_r+0x1e>
 80082e0:	682b      	ldr	r3, [r5, #0]
 80082e2:	b103      	cbz	r3, 80082e6 <_read_r+0x1e>
 80082e4:	6023      	str	r3, [r4, #0]
 80082e6:	bd38      	pop	{r3, r4, r5, pc}
 80082e8:	2400054c 	.word	0x2400054c

080082ec <_write_r>:
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4d07      	ldr	r5, [pc, #28]	@ (800830c <_write_r+0x20>)
 80082f0:	4604      	mov	r4, r0
 80082f2:	4608      	mov	r0, r1
 80082f4:	4611      	mov	r1, r2
 80082f6:	2200      	movs	r2, #0
 80082f8:	602a      	str	r2, [r5, #0]
 80082fa:	461a      	mov	r2, r3
 80082fc:	f7f9 f9b5 	bl	800166a <_write>
 8008300:	1c43      	adds	r3, r0, #1
 8008302:	d102      	bne.n	800830a <_write_r+0x1e>
 8008304:	682b      	ldr	r3, [r5, #0]
 8008306:	b103      	cbz	r3, 800830a <_write_r+0x1e>
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	bd38      	pop	{r3, r4, r5, pc}
 800830c:	2400054c 	.word	0x2400054c

08008310 <__errno>:
 8008310:	4b01      	ldr	r3, [pc, #4]	@ (8008318 <__errno+0x8>)
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	2400001c 	.word	0x2400001c

0800831c <__libc_init_array>:
 800831c:	b570      	push	{r4, r5, r6, lr}
 800831e:	4d0d      	ldr	r5, [pc, #52]	@ (8008354 <__libc_init_array+0x38>)
 8008320:	4c0d      	ldr	r4, [pc, #52]	@ (8008358 <__libc_init_array+0x3c>)
 8008322:	1b64      	subs	r4, r4, r5
 8008324:	10a4      	asrs	r4, r4, #2
 8008326:	2600      	movs	r6, #0
 8008328:	42a6      	cmp	r6, r4
 800832a:	d109      	bne.n	8008340 <__libc_init_array+0x24>
 800832c:	4d0b      	ldr	r5, [pc, #44]	@ (800835c <__libc_init_array+0x40>)
 800832e:	4c0c      	ldr	r4, [pc, #48]	@ (8008360 <__libc_init_array+0x44>)
 8008330:	f001 fe7e 	bl	800a030 <_init>
 8008334:	1b64      	subs	r4, r4, r5
 8008336:	10a4      	asrs	r4, r4, #2
 8008338:	2600      	movs	r6, #0
 800833a:	42a6      	cmp	r6, r4
 800833c:	d105      	bne.n	800834a <__libc_init_array+0x2e>
 800833e:	bd70      	pop	{r4, r5, r6, pc}
 8008340:	f855 3b04 	ldr.w	r3, [r5], #4
 8008344:	4798      	blx	r3
 8008346:	3601      	adds	r6, #1
 8008348:	e7ee      	b.n	8008328 <__libc_init_array+0xc>
 800834a:	f855 3b04 	ldr.w	r3, [r5], #4
 800834e:	4798      	blx	r3
 8008350:	3601      	adds	r6, #1
 8008352:	e7f2      	b.n	800833a <__libc_init_array+0x1e>
 8008354:	0800a6cc 	.word	0x0800a6cc
 8008358:	0800a6cc 	.word	0x0800a6cc
 800835c:	0800a6cc 	.word	0x0800a6cc
 8008360:	0800a6d0 	.word	0x0800a6d0

08008364 <__retarget_lock_init_recursive>:
 8008364:	4770      	bx	lr

08008366 <__retarget_lock_acquire_recursive>:
 8008366:	4770      	bx	lr

08008368 <__retarget_lock_release_recursive>:
 8008368:	4770      	bx	lr

0800836a <memcpy>:
 800836a:	440a      	add	r2, r1
 800836c:	4291      	cmp	r1, r2
 800836e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008372:	d100      	bne.n	8008376 <memcpy+0xc>
 8008374:	4770      	bx	lr
 8008376:	b510      	push	{r4, lr}
 8008378:	f811 4b01 	ldrb.w	r4, [r1], #1
 800837c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008380:	4291      	cmp	r1, r2
 8008382:	d1f9      	bne.n	8008378 <memcpy+0xe>
 8008384:	bd10      	pop	{r4, pc}

08008386 <quorem>:
 8008386:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838a:	6903      	ldr	r3, [r0, #16]
 800838c:	690c      	ldr	r4, [r1, #16]
 800838e:	42a3      	cmp	r3, r4
 8008390:	4607      	mov	r7, r0
 8008392:	db7e      	blt.n	8008492 <quorem+0x10c>
 8008394:	3c01      	subs	r4, #1
 8008396:	f101 0814 	add.w	r8, r1, #20
 800839a:	00a3      	lsls	r3, r4, #2
 800839c:	f100 0514 	add.w	r5, r0, #20
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083a6:	9301      	str	r3, [sp, #4]
 80083a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80083ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083b0:	3301      	adds	r3, #1
 80083b2:	429a      	cmp	r2, r3
 80083b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80083b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80083bc:	d32e      	bcc.n	800841c <quorem+0x96>
 80083be:	f04f 0a00 	mov.w	sl, #0
 80083c2:	46c4      	mov	ip, r8
 80083c4:	46ae      	mov	lr, r5
 80083c6:	46d3      	mov	fp, sl
 80083c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80083cc:	b298      	uxth	r0, r3
 80083ce:	fb06 a000 	mla	r0, r6, r0, sl
 80083d2:	0c02      	lsrs	r2, r0, #16
 80083d4:	0c1b      	lsrs	r3, r3, #16
 80083d6:	fb06 2303 	mla	r3, r6, r3, r2
 80083da:	f8de 2000 	ldr.w	r2, [lr]
 80083de:	b280      	uxth	r0, r0
 80083e0:	b292      	uxth	r2, r2
 80083e2:	1a12      	subs	r2, r2, r0
 80083e4:	445a      	add	r2, fp
 80083e6:	f8de 0000 	ldr.w	r0, [lr]
 80083ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80083f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80083f8:	b292      	uxth	r2, r2
 80083fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083fe:	45e1      	cmp	r9, ip
 8008400:	f84e 2b04 	str.w	r2, [lr], #4
 8008404:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008408:	d2de      	bcs.n	80083c8 <quorem+0x42>
 800840a:	9b00      	ldr	r3, [sp, #0]
 800840c:	58eb      	ldr	r3, [r5, r3]
 800840e:	b92b      	cbnz	r3, 800841c <quorem+0x96>
 8008410:	9b01      	ldr	r3, [sp, #4]
 8008412:	3b04      	subs	r3, #4
 8008414:	429d      	cmp	r5, r3
 8008416:	461a      	mov	r2, r3
 8008418:	d32f      	bcc.n	800847a <quorem+0xf4>
 800841a:	613c      	str	r4, [r7, #16]
 800841c:	4638      	mov	r0, r7
 800841e:	f001 f90b 	bl	8009638 <__mcmp>
 8008422:	2800      	cmp	r0, #0
 8008424:	db25      	blt.n	8008472 <quorem+0xec>
 8008426:	4629      	mov	r1, r5
 8008428:	2000      	movs	r0, #0
 800842a:	f858 2b04 	ldr.w	r2, [r8], #4
 800842e:	f8d1 c000 	ldr.w	ip, [r1]
 8008432:	fa1f fe82 	uxth.w	lr, r2
 8008436:	fa1f f38c 	uxth.w	r3, ip
 800843a:	eba3 030e 	sub.w	r3, r3, lr
 800843e:	4403      	add	r3, r0
 8008440:	0c12      	lsrs	r2, r2, #16
 8008442:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008446:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800844a:	b29b      	uxth	r3, r3
 800844c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008450:	45c1      	cmp	r9, r8
 8008452:	f841 3b04 	str.w	r3, [r1], #4
 8008456:	ea4f 4022 	mov.w	r0, r2, asr #16
 800845a:	d2e6      	bcs.n	800842a <quorem+0xa4>
 800845c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008460:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008464:	b922      	cbnz	r2, 8008470 <quorem+0xea>
 8008466:	3b04      	subs	r3, #4
 8008468:	429d      	cmp	r5, r3
 800846a:	461a      	mov	r2, r3
 800846c:	d30b      	bcc.n	8008486 <quorem+0x100>
 800846e:	613c      	str	r4, [r7, #16]
 8008470:	3601      	adds	r6, #1
 8008472:	4630      	mov	r0, r6
 8008474:	b003      	add	sp, #12
 8008476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800847a:	6812      	ldr	r2, [r2, #0]
 800847c:	3b04      	subs	r3, #4
 800847e:	2a00      	cmp	r2, #0
 8008480:	d1cb      	bne.n	800841a <quorem+0x94>
 8008482:	3c01      	subs	r4, #1
 8008484:	e7c6      	b.n	8008414 <quorem+0x8e>
 8008486:	6812      	ldr	r2, [r2, #0]
 8008488:	3b04      	subs	r3, #4
 800848a:	2a00      	cmp	r2, #0
 800848c:	d1ef      	bne.n	800846e <quorem+0xe8>
 800848e:	3c01      	subs	r4, #1
 8008490:	e7ea      	b.n	8008468 <quorem+0xe2>
 8008492:	2000      	movs	r0, #0
 8008494:	e7ee      	b.n	8008474 <quorem+0xee>
	...

08008498 <_dtoa_r>:
 8008498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	ed2d 8b02 	vpush	{d8}
 80084a0:	69c7      	ldr	r7, [r0, #28]
 80084a2:	b091      	sub	sp, #68	@ 0x44
 80084a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80084a8:	ec55 4b10 	vmov	r4, r5, d0
 80084ac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80084ae:	9107      	str	r1, [sp, #28]
 80084b0:	4681      	mov	r9, r0
 80084b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084b4:	930d      	str	r3, [sp, #52]	@ 0x34
 80084b6:	b97f      	cbnz	r7, 80084d8 <_dtoa_r+0x40>
 80084b8:	2010      	movs	r0, #16
 80084ba:	f000 fd95 	bl	8008fe8 <malloc>
 80084be:	4602      	mov	r2, r0
 80084c0:	f8c9 001c 	str.w	r0, [r9, #28]
 80084c4:	b920      	cbnz	r0, 80084d0 <_dtoa_r+0x38>
 80084c6:	4ba0      	ldr	r3, [pc, #640]	@ (8008748 <_dtoa_r+0x2b0>)
 80084c8:	21ef      	movs	r1, #239	@ 0xef
 80084ca:	48a0      	ldr	r0, [pc, #640]	@ (800874c <_dtoa_r+0x2b4>)
 80084cc:	f001 fc4e 	bl	8009d6c <__assert_func>
 80084d0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80084d4:	6007      	str	r7, [r0, #0]
 80084d6:	60c7      	str	r7, [r0, #12]
 80084d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80084dc:	6819      	ldr	r1, [r3, #0]
 80084de:	b159      	cbz	r1, 80084f8 <_dtoa_r+0x60>
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	604a      	str	r2, [r1, #4]
 80084e4:	2301      	movs	r3, #1
 80084e6:	4093      	lsls	r3, r2
 80084e8:	608b      	str	r3, [r1, #8]
 80084ea:	4648      	mov	r0, r9
 80084ec:	f000 fe72 	bl	80091d4 <_Bfree>
 80084f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80084f4:	2200      	movs	r2, #0
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	1e2b      	subs	r3, r5, #0
 80084fa:	bfbb      	ittet	lt
 80084fc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008500:	9303      	strlt	r3, [sp, #12]
 8008502:	2300      	movge	r3, #0
 8008504:	2201      	movlt	r2, #1
 8008506:	bfac      	ite	ge
 8008508:	6033      	strge	r3, [r6, #0]
 800850a:	6032      	strlt	r2, [r6, #0]
 800850c:	4b90      	ldr	r3, [pc, #576]	@ (8008750 <_dtoa_r+0x2b8>)
 800850e:	9e03      	ldr	r6, [sp, #12]
 8008510:	43b3      	bics	r3, r6
 8008512:	d110      	bne.n	8008536 <_dtoa_r+0x9e>
 8008514:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008516:	f242 730f 	movw	r3, #9999	@ 0x270f
 800851a:	6013      	str	r3, [r2, #0]
 800851c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008520:	4323      	orrs	r3, r4
 8008522:	f000 84e6 	beq.w	8008ef2 <_dtoa_r+0xa5a>
 8008526:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008528:	4f8a      	ldr	r7, [pc, #552]	@ (8008754 <_dtoa_r+0x2bc>)
 800852a:	2b00      	cmp	r3, #0
 800852c:	f000 84e8 	beq.w	8008f00 <_dtoa_r+0xa68>
 8008530:	1cfb      	adds	r3, r7, #3
 8008532:	f000 bce3 	b.w	8008efc <_dtoa_r+0xa64>
 8008536:	ed9d 8b02 	vldr	d8, [sp, #8]
 800853a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800853e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008542:	d10a      	bne.n	800855a <_dtoa_r+0xc2>
 8008544:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008546:	2301      	movs	r3, #1
 8008548:	6013      	str	r3, [r2, #0]
 800854a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800854c:	b113      	cbz	r3, 8008554 <_dtoa_r+0xbc>
 800854e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008550:	4b81      	ldr	r3, [pc, #516]	@ (8008758 <_dtoa_r+0x2c0>)
 8008552:	6013      	str	r3, [r2, #0]
 8008554:	4f81      	ldr	r7, [pc, #516]	@ (800875c <_dtoa_r+0x2c4>)
 8008556:	f000 bcd3 	b.w	8008f00 <_dtoa_r+0xa68>
 800855a:	aa0e      	add	r2, sp, #56	@ 0x38
 800855c:	a90f      	add	r1, sp, #60	@ 0x3c
 800855e:	4648      	mov	r0, r9
 8008560:	eeb0 0b48 	vmov.f64	d0, d8
 8008564:	f001 f918 	bl	8009798 <__d2b>
 8008568:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800856c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800856e:	9001      	str	r0, [sp, #4]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d045      	beq.n	8008600 <_dtoa_r+0x168>
 8008574:	eeb0 7b48 	vmov.f64	d7, d8
 8008578:	ee18 1a90 	vmov	r1, s17
 800857c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008580:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008584:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008588:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800858c:	2500      	movs	r5, #0
 800858e:	ee07 1a90 	vmov	s15, r1
 8008592:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008596:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008730 <_dtoa_r+0x298>
 800859a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800859e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008738 <_dtoa_r+0x2a0>
 80085a2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80085a6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008740 <_dtoa_r+0x2a8>
 80085aa:	ee07 3a90 	vmov	s15, r3
 80085ae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80085b2:	eeb0 7b46 	vmov.f64	d7, d6
 80085b6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80085ba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80085be:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80085c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085c6:	ee16 8a90 	vmov	r8, s13
 80085ca:	d508      	bpl.n	80085de <_dtoa_r+0x146>
 80085cc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80085d0:	eeb4 6b47 	vcmp.f64	d6, d7
 80085d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d8:	bf18      	it	ne
 80085da:	f108 38ff 	addne.w	r8, r8, #4294967295
 80085de:	f1b8 0f16 	cmp.w	r8, #22
 80085e2:	d82b      	bhi.n	800863c <_dtoa_r+0x1a4>
 80085e4:	495e      	ldr	r1, [pc, #376]	@ (8008760 <_dtoa_r+0x2c8>)
 80085e6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80085ea:	ed91 7b00 	vldr	d7, [r1]
 80085ee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80085f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085f6:	d501      	bpl.n	80085fc <_dtoa_r+0x164>
 80085f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80085fc:	2100      	movs	r1, #0
 80085fe:	e01e      	b.n	800863e <_dtoa_r+0x1a6>
 8008600:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008602:	4413      	add	r3, r2
 8008604:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008608:	2920      	cmp	r1, #32
 800860a:	bfc1      	itttt	gt
 800860c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008610:	408e      	lslgt	r6, r1
 8008612:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008616:	fa24 f101 	lsrgt.w	r1, r4, r1
 800861a:	bfd6      	itet	le
 800861c:	f1c1 0120 	rsble	r1, r1, #32
 8008620:	4331      	orrgt	r1, r6
 8008622:	fa04 f101 	lslle.w	r1, r4, r1
 8008626:	ee07 1a90 	vmov	s15, r1
 800862a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800862e:	3b01      	subs	r3, #1
 8008630:	ee17 1a90 	vmov	r1, s15
 8008634:	2501      	movs	r5, #1
 8008636:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800863a:	e7a8      	b.n	800858e <_dtoa_r+0xf6>
 800863c:	2101      	movs	r1, #1
 800863e:	1ad2      	subs	r2, r2, r3
 8008640:	1e53      	subs	r3, r2, #1
 8008642:	9306      	str	r3, [sp, #24]
 8008644:	bf45      	ittet	mi
 8008646:	f1c2 0301 	rsbmi	r3, r2, #1
 800864a:	9304      	strmi	r3, [sp, #16]
 800864c:	2300      	movpl	r3, #0
 800864e:	2300      	movmi	r3, #0
 8008650:	bf4c      	ite	mi
 8008652:	9306      	strmi	r3, [sp, #24]
 8008654:	9304      	strpl	r3, [sp, #16]
 8008656:	f1b8 0f00 	cmp.w	r8, #0
 800865a:	910c      	str	r1, [sp, #48]	@ 0x30
 800865c:	db18      	blt.n	8008690 <_dtoa_r+0x1f8>
 800865e:	9b06      	ldr	r3, [sp, #24]
 8008660:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008664:	4443      	add	r3, r8
 8008666:	9306      	str	r3, [sp, #24]
 8008668:	2300      	movs	r3, #0
 800866a:	9a07      	ldr	r2, [sp, #28]
 800866c:	2a09      	cmp	r2, #9
 800866e:	d845      	bhi.n	80086fc <_dtoa_r+0x264>
 8008670:	2a05      	cmp	r2, #5
 8008672:	bfc4      	itt	gt
 8008674:	3a04      	subgt	r2, #4
 8008676:	9207      	strgt	r2, [sp, #28]
 8008678:	9a07      	ldr	r2, [sp, #28]
 800867a:	f1a2 0202 	sub.w	r2, r2, #2
 800867e:	bfcc      	ite	gt
 8008680:	2400      	movgt	r4, #0
 8008682:	2401      	movle	r4, #1
 8008684:	2a03      	cmp	r2, #3
 8008686:	d844      	bhi.n	8008712 <_dtoa_r+0x27a>
 8008688:	e8df f002 	tbb	[pc, r2]
 800868c:	0b173634 	.word	0x0b173634
 8008690:	9b04      	ldr	r3, [sp, #16]
 8008692:	2200      	movs	r2, #0
 8008694:	eba3 0308 	sub.w	r3, r3, r8
 8008698:	9304      	str	r3, [sp, #16]
 800869a:	920a      	str	r2, [sp, #40]	@ 0x28
 800869c:	f1c8 0300 	rsb	r3, r8, #0
 80086a0:	e7e3      	b.n	800866a <_dtoa_r+0x1d2>
 80086a2:	2201      	movs	r2, #1
 80086a4:	9208      	str	r2, [sp, #32]
 80086a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086a8:	eb08 0b02 	add.w	fp, r8, r2
 80086ac:	f10b 0a01 	add.w	sl, fp, #1
 80086b0:	4652      	mov	r2, sl
 80086b2:	2a01      	cmp	r2, #1
 80086b4:	bfb8      	it	lt
 80086b6:	2201      	movlt	r2, #1
 80086b8:	e006      	b.n	80086c8 <_dtoa_r+0x230>
 80086ba:	2201      	movs	r2, #1
 80086bc:	9208      	str	r2, [sp, #32]
 80086be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086c0:	2a00      	cmp	r2, #0
 80086c2:	dd29      	ble.n	8008718 <_dtoa_r+0x280>
 80086c4:	4693      	mov	fp, r2
 80086c6:	4692      	mov	sl, r2
 80086c8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80086cc:	2100      	movs	r1, #0
 80086ce:	2004      	movs	r0, #4
 80086d0:	f100 0614 	add.w	r6, r0, #20
 80086d4:	4296      	cmp	r6, r2
 80086d6:	d926      	bls.n	8008726 <_dtoa_r+0x28e>
 80086d8:	6079      	str	r1, [r7, #4]
 80086da:	4648      	mov	r0, r9
 80086dc:	9305      	str	r3, [sp, #20]
 80086de:	f000 fd39 	bl	8009154 <_Balloc>
 80086e2:	9b05      	ldr	r3, [sp, #20]
 80086e4:	4607      	mov	r7, r0
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d13e      	bne.n	8008768 <_dtoa_r+0x2d0>
 80086ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008764 <_dtoa_r+0x2cc>)
 80086ec:	4602      	mov	r2, r0
 80086ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80086f2:	e6ea      	b.n	80084ca <_dtoa_r+0x32>
 80086f4:	2200      	movs	r2, #0
 80086f6:	e7e1      	b.n	80086bc <_dtoa_r+0x224>
 80086f8:	2200      	movs	r2, #0
 80086fa:	e7d3      	b.n	80086a4 <_dtoa_r+0x20c>
 80086fc:	2401      	movs	r4, #1
 80086fe:	2200      	movs	r2, #0
 8008700:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008704:	f04f 3bff 	mov.w	fp, #4294967295
 8008708:	2100      	movs	r1, #0
 800870a:	46da      	mov	sl, fp
 800870c:	2212      	movs	r2, #18
 800870e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008710:	e7da      	b.n	80086c8 <_dtoa_r+0x230>
 8008712:	2201      	movs	r2, #1
 8008714:	9208      	str	r2, [sp, #32]
 8008716:	e7f5      	b.n	8008704 <_dtoa_r+0x26c>
 8008718:	f04f 0b01 	mov.w	fp, #1
 800871c:	46da      	mov	sl, fp
 800871e:	465a      	mov	r2, fp
 8008720:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008724:	e7d0      	b.n	80086c8 <_dtoa_r+0x230>
 8008726:	3101      	adds	r1, #1
 8008728:	0040      	lsls	r0, r0, #1
 800872a:	e7d1      	b.n	80086d0 <_dtoa_r+0x238>
 800872c:	f3af 8000 	nop.w
 8008730:	636f4361 	.word	0x636f4361
 8008734:	3fd287a7 	.word	0x3fd287a7
 8008738:	8b60c8b3 	.word	0x8b60c8b3
 800873c:	3fc68a28 	.word	0x3fc68a28
 8008740:	509f79fb 	.word	0x509f79fb
 8008744:	3fd34413 	.word	0x3fd34413
 8008748:	0800a38d 	.word	0x0800a38d
 800874c:	0800a3a4 	.word	0x0800a3a4
 8008750:	7ff00000 	.word	0x7ff00000
 8008754:	0800a389 	.word	0x0800a389
 8008758:	0800a35d 	.word	0x0800a35d
 800875c:	0800a35c 	.word	0x0800a35c
 8008760:	0800a4f8 	.word	0x0800a4f8
 8008764:	0800a3fc 	.word	0x0800a3fc
 8008768:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800876c:	f1ba 0f0e 	cmp.w	sl, #14
 8008770:	6010      	str	r0, [r2, #0]
 8008772:	d86e      	bhi.n	8008852 <_dtoa_r+0x3ba>
 8008774:	2c00      	cmp	r4, #0
 8008776:	d06c      	beq.n	8008852 <_dtoa_r+0x3ba>
 8008778:	f1b8 0f00 	cmp.w	r8, #0
 800877c:	f340 80b4 	ble.w	80088e8 <_dtoa_r+0x450>
 8008780:	4ac8      	ldr	r2, [pc, #800]	@ (8008aa4 <_dtoa_r+0x60c>)
 8008782:	f008 010f 	and.w	r1, r8, #15
 8008786:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800878a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800878e:	ed92 7b00 	vldr	d7, [r2]
 8008792:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008796:	f000 809b 	beq.w	80088d0 <_dtoa_r+0x438>
 800879a:	4ac3      	ldr	r2, [pc, #780]	@ (8008aa8 <_dtoa_r+0x610>)
 800879c:	ed92 6b08 	vldr	d6, [r2, #32]
 80087a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80087a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80087a8:	f001 010f 	and.w	r1, r1, #15
 80087ac:	2203      	movs	r2, #3
 80087ae:	48be      	ldr	r0, [pc, #760]	@ (8008aa8 <_dtoa_r+0x610>)
 80087b0:	2900      	cmp	r1, #0
 80087b2:	f040 808f 	bne.w	80088d4 <_dtoa_r+0x43c>
 80087b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80087be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80087c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087c8:	2900      	cmp	r1, #0
 80087ca:	f000 80b3 	beq.w	8008934 <_dtoa_r+0x49c>
 80087ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80087d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80087d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087da:	f140 80ab 	bpl.w	8008934 <_dtoa_r+0x49c>
 80087de:	f1ba 0f00 	cmp.w	sl, #0
 80087e2:	f000 80a7 	beq.w	8008934 <_dtoa_r+0x49c>
 80087e6:	f1bb 0f00 	cmp.w	fp, #0
 80087ea:	dd30      	ble.n	800884e <_dtoa_r+0x3b6>
 80087ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80087f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80087f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087f8:	f108 31ff 	add.w	r1, r8, #4294967295
 80087fc:	9105      	str	r1, [sp, #20]
 80087fe:	3201      	adds	r2, #1
 8008800:	465c      	mov	r4, fp
 8008802:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008806:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800880a:	ee07 2a90 	vmov	s15, r2
 800880e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008812:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008816:	ee15 2a90 	vmov	r2, s11
 800881a:	ec51 0b15 	vmov	r0, r1, d5
 800881e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008822:	2c00      	cmp	r4, #0
 8008824:	f040 808a 	bne.w	800893c <_dtoa_r+0x4a4>
 8008828:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800882c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008830:	ec41 0b17 	vmov	d7, r0, r1
 8008834:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800883c:	f300 826a 	bgt.w	8008d14 <_dtoa_r+0x87c>
 8008840:	eeb1 7b47 	vneg.f64	d7, d7
 8008844:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800884c:	d423      	bmi.n	8008896 <_dtoa_r+0x3fe>
 800884e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008852:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008854:	2a00      	cmp	r2, #0
 8008856:	f2c0 8129 	blt.w	8008aac <_dtoa_r+0x614>
 800885a:	f1b8 0f0e 	cmp.w	r8, #14
 800885e:	f300 8125 	bgt.w	8008aac <_dtoa_r+0x614>
 8008862:	4b90      	ldr	r3, [pc, #576]	@ (8008aa4 <_dtoa_r+0x60c>)
 8008864:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008868:	ed93 6b00 	vldr	d6, [r3]
 800886c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886e:	2b00      	cmp	r3, #0
 8008870:	f280 80c8 	bge.w	8008a04 <_dtoa_r+0x56c>
 8008874:	f1ba 0f00 	cmp.w	sl, #0
 8008878:	f300 80c4 	bgt.w	8008a04 <_dtoa_r+0x56c>
 800887c:	d10b      	bne.n	8008896 <_dtoa_r+0x3fe>
 800887e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008882:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008886:	ed9d 7b02 	vldr	d7, [sp, #8]
 800888a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800888e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008892:	f2c0 823c 	blt.w	8008d0e <_dtoa_r+0x876>
 8008896:	2400      	movs	r4, #0
 8008898:	4625      	mov	r5, r4
 800889a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889c:	43db      	mvns	r3, r3
 800889e:	9305      	str	r3, [sp, #20]
 80088a0:	463e      	mov	r6, r7
 80088a2:	f04f 0800 	mov.w	r8, #0
 80088a6:	4621      	mov	r1, r4
 80088a8:	4648      	mov	r0, r9
 80088aa:	f000 fc93 	bl	80091d4 <_Bfree>
 80088ae:	2d00      	cmp	r5, #0
 80088b0:	f000 80a2 	beq.w	80089f8 <_dtoa_r+0x560>
 80088b4:	f1b8 0f00 	cmp.w	r8, #0
 80088b8:	d005      	beq.n	80088c6 <_dtoa_r+0x42e>
 80088ba:	45a8      	cmp	r8, r5
 80088bc:	d003      	beq.n	80088c6 <_dtoa_r+0x42e>
 80088be:	4641      	mov	r1, r8
 80088c0:	4648      	mov	r0, r9
 80088c2:	f000 fc87 	bl	80091d4 <_Bfree>
 80088c6:	4629      	mov	r1, r5
 80088c8:	4648      	mov	r0, r9
 80088ca:	f000 fc83 	bl	80091d4 <_Bfree>
 80088ce:	e093      	b.n	80089f8 <_dtoa_r+0x560>
 80088d0:	2202      	movs	r2, #2
 80088d2:	e76c      	b.n	80087ae <_dtoa_r+0x316>
 80088d4:	07cc      	lsls	r4, r1, #31
 80088d6:	d504      	bpl.n	80088e2 <_dtoa_r+0x44a>
 80088d8:	ed90 6b00 	vldr	d6, [r0]
 80088dc:	3201      	adds	r2, #1
 80088de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088e2:	1049      	asrs	r1, r1, #1
 80088e4:	3008      	adds	r0, #8
 80088e6:	e763      	b.n	80087b0 <_dtoa_r+0x318>
 80088e8:	d022      	beq.n	8008930 <_dtoa_r+0x498>
 80088ea:	f1c8 0100 	rsb	r1, r8, #0
 80088ee:	4a6d      	ldr	r2, [pc, #436]	@ (8008aa4 <_dtoa_r+0x60c>)
 80088f0:	f001 000f 	and.w	r0, r1, #15
 80088f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80088f8:	ed92 7b00 	vldr	d7, [r2]
 80088fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008900:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008904:	4868      	ldr	r0, [pc, #416]	@ (8008aa8 <_dtoa_r+0x610>)
 8008906:	1109      	asrs	r1, r1, #4
 8008908:	2400      	movs	r4, #0
 800890a:	2202      	movs	r2, #2
 800890c:	b929      	cbnz	r1, 800891a <_dtoa_r+0x482>
 800890e:	2c00      	cmp	r4, #0
 8008910:	f43f af57 	beq.w	80087c2 <_dtoa_r+0x32a>
 8008914:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008918:	e753      	b.n	80087c2 <_dtoa_r+0x32a>
 800891a:	07ce      	lsls	r6, r1, #31
 800891c:	d505      	bpl.n	800892a <_dtoa_r+0x492>
 800891e:	ed90 6b00 	vldr	d6, [r0]
 8008922:	3201      	adds	r2, #1
 8008924:	2401      	movs	r4, #1
 8008926:	ee27 7b06 	vmul.f64	d7, d7, d6
 800892a:	1049      	asrs	r1, r1, #1
 800892c:	3008      	adds	r0, #8
 800892e:	e7ed      	b.n	800890c <_dtoa_r+0x474>
 8008930:	2202      	movs	r2, #2
 8008932:	e746      	b.n	80087c2 <_dtoa_r+0x32a>
 8008934:	f8cd 8014 	str.w	r8, [sp, #20]
 8008938:	4654      	mov	r4, sl
 800893a:	e762      	b.n	8008802 <_dtoa_r+0x36a>
 800893c:	4a59      	ldr	r2, [pc, #356]	@ (8008aa4 <_dtoa_r+0x60c>)
 800893e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008942:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008946:	9a08      	ldr	r2, [sp, #32]
 8008948:	ec41 0b17 	vmov	d7, r0, r1
 800894c:	443c      	add	r4, r7
 800894e:	b34a      	cbz	r2, 80089a4 <_dtoa_r+0x50c>
 8008950:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008954:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008958:	463e      	mov	r6, r7
 800895a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800895e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008962:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008966:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800896a:	ee14 2a90 	vmov	r2, s9
 800896e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008972:	3230      	adds	r2, #48	@ 0x30
 8008974:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008978:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800897c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008980:	f806 2b01 	strb.w	r2, [r6], #1
 8008984:	d438      	bmi.n	80089f8 <_dtoa_r+0x560>
 8008986:	ee32 5b46 	vsub.f64	d5, d2, d6
 800898a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800898e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008992:	d46e      	bmi.n	8008a72 <_dtoa_r+0x5da>
 8008994:	42a6      	cmp	r6, r4
 8008996:	f43f af5a 	beq.w	800884e <_dtoa_r+0x3b6>
 800899a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800899e:	ee26 6b03 	vmul.f64	d6, d6, d3
 80089a2:	e7e0      	b.n	8008966 <_dtoa_r+0x4ce>
 80089a4:	4621      	mov	r1, r4
 80089a6:	463e      	mov	r6, r7
 80089a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80089ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80089b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80089b4:	ee14 2a90 	vmov	r2, s9
 80089b8:	3230      	adds	r2, #48	@ 0x30
 80089ba:	f806 2b01 	strb.w	r2, [r6], #1
 80089be:	42a6      	cmp	r6, r4
 80089c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80089c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80089c8:	d119      	bne.n	80089fe <_dtoa_r+0x566>
 80089ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80089ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 80089d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80089d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089da:	dc4a      	bgt.n	8008a72 <_dtoa_r+0x5da>
 80089dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 80089e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80089e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089e8:	f57f af31 	bpl.w	800884e <_dtoa_r+0x3b6>
 80089ec:	460e      	mov	r6, r1
 80089ee:	3901      	subs	r1, #1
 80089f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089f4:	2b30      	cmp	r3, #48	@ 0x30
 80089f6:	d0f9      	beq.n	80089ec <_dtoa_r+0x554>
 80089f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80089fc:	e027      	b.n	8008a4e <_dtoa_r+0x5b6>
 80089fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008a02:	e7d5      	b.n	80089b0 <_dtoa_r+0x518>
 8008a04:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a08:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008a0c:	463e      	mov	r6, r7
 8008a0e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008a12:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008a16:	ee15 3a10 	vmov	r3, s10
 8008a1a:	3330      	adds	r3, #48	@ 0x30
 8008a1c:	f806 3b01 	strb.w	r3, [r6], #1
 8008a20:	1bf3      	subs	r3, r6, r7
 8008a22:	459a      	cmp	sl, r3
 8008a24:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008a28:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008a2c:	d132      	bne.n	8008a94 <_dtoa_r+0x5fc>
 8008a2e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008a32:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a3a:	dc18      	bgt.n	8008a6e <_dtoa_r+0x5d6>
 8008a3c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a44:	d103      	bne.n	8008a4e <_dtoa_r+0x5b6>
 8008a46:	ee15 3a10 	vmov	r3, s10
 8008a4a:	07db      	lsls	r3, r3, #31
 8008a4c:	d40f      	bmi.n	8008a6e <_dtoa_r+0x5d6>
 8008a4e:	9901      	ldr	r1, [sp, #4]
 8008a50:	4648      	mov	r0, r9
 8008a52:	f000 fbbf 	bl	80091d4 <_Bfree>
 8008a56:	2300      	movs	r3, #0
 8008a58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a5a:	7033      	strb	r3, [r6, #0]
 8008a5c:	f108 0301 	add.w	r3, r8, #1
 8008a60:	6013      	str	r3, [r2, #0]
 8008a62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 824b 	beq.w	8008f00 <_dtoa_r+0xa68>
 8008a6a:	601e      	str	r6, [r3, #0]
 8008a6c:	e248      	b.n	8008f00 <_dtoa_r+0xa68>
 8008a6e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008a72:	4633      	mov	r3, r6
 8008a74:	461e      	mov	r6, r3
 8008a76:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a7a:	2a39      	cmp	r2, #57	@ 0x39
 8008a7c:	d106      	bne.n	8008a8c <_dtoa_r+0x5f4>
 8008a7e:	429f      	cmp	r7, r3
 8008a80:	d1f8      	bne.n	8008a74 <_dtoa_r+0x5dc>
 8008a82:	9a05      	ldr	r2, [sp, #20]
 8008a84:	3201      	adds	r2, #1
 8008a86:	9205      	str	r2, [sp, #20]
 8008a88:	2230      	movs	r2, #48	@ 0x30
 8008a8a:	703a      	strb	r2, [r7, #0]
 8008a8c:	781a      	ldrb	r2, [r3, #0]
 8008a8e:	3201      	adds	r2, #1
 8008a90:	701a      	strb	r2, [r3, #0]
 8008a92:	e7b1      	b.n	80089f8 <_dtoa_r+0x560>
 8008a94:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008a98:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aa0:	d1b5      	bne.n	8008a0e <_dtoa_r+0x576>
 8008aa2:	e7d4      	b.n	8008a4e <_dtoa_r+0x5b6>
 8008aa4:	0800a4f8 	.word	0x0800a4f8
 8008aa8:	0800a4d0 	.word	0x0800a4d0
 8008aac:	9908      	ldr	r1, [sp, #32]
 8008aae:	2900      	cmp	r1, #0
 8008ab0:	f000 80e9 	beq.w	8008c86 <_dtoa_r+0x7ee>
 8008ab4:	9907      	ldr	r1, [sp, #28]
 8008ab6:	2901      	cmp	r1, #1
 8008ab8:	f300 80cb 	bgt.w	8008c52 <_dtoa_r+0x7ba>
 8008abc:	2d00      	cmp	r5, #0
 8008abe:	f000 80c4 	beq.w	8008c4a <_dtoa_r+0x7b2>
 8008ac2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ac6:	9e04      	ldr	r6, [sp, #16]
 8008ac8:	461c      	mov	r4, r3
 8008aca:	9305      	str	r3, [sp, #20]
 8008acc:	9b04      	ldr	r3, [sp, #16]
 8008ace:	4413      	add	r3, r2
 8008ad0:	9304      	str	r3, [sp, #16]
 8008ad2:	9b06      	ldr	r3, [sp, #24]
 8008ad4:	2101      	movs	r1, #1
 8008ad6:	4413      	add	r3, r2
 8008ad8:	4648      	mov	r0, r9
 8008ada:	9306      	str	r3, [sp, #24]
 8008adc:	f000 fc2e 	bl	800933c <__i2b>
 8008ae0:	9b05      	ldr	r3, [sp, #20]
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	b166      	cbz	r6, 8008b00 <_dtoa_r+0x668>
 8008ae6:	9a06      	ldr	r2, [sp, #24]
 8008ae8:	2a00      	cmp	r2, #0
 8008aea:	dd09      	ble.n	8008b00 <_dtoa_r+0x668>
 8008aec:	42b2      	cmp	r2, r6
 8008aee:	9904      	ldr	r1, [sp, #16]
 8008af0:	bfa8      	it	ge
 8008af2:	4632      	movge	r2, r6
 8008af4:	1a89      	subs	r1, r1, r2
 8008af6:	9104      	str	r1, [sp, #16]
 8008af8:	9906      	ldr	r1, [sp, #24]
 8008afa:	1ab6      	subs	r6, r6, r2
 8008afc:	1a8a      	subs	r2, r1, r2
 8008afe:	9206      	str	r2, [sp, #24]
 8008b00:	b30b      	cbz	r3, 8008b46 <_dtoa_r+0x6ae>
 8008b02:	9a08      	ldr	r2, [sp, #32]
 8008b04:	2a00      	cmp	r2, #0
 8008b06:	f000 80c5 	beq.w	8008c94 <_dtoa_r+0x7fc>
 8008b0a:	2c00      	cmp	r4, #0
 8008b0c:	f000 80bf 	beq.w	8008c8e <_dtoa_r+0x7f6>
 8008b10:	4629      	mov	r1, r5
 8008b12:	4622      	mov	r2, r4
 8008b14:	4648      	mov	r0, r9
 8008b16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b18:	f000 fcc8 	bl	80094ac <__pow5mult>
 8008b1c:	9a01      	ldr	r2, [sp, #4]
 8008b1e:	4601      	mov	r1, r0
 8008b20:	4605      	mov	r5, r0
 8008b22:	4648      	mov	r0, r9
 8008b24:	f000 fc20 	bl	8009368 <__multiply>
 8008b28:	9901      	ldr	r1, [sp, #4]
 8008b2a:	9005      	str	r0, [sp, #20]
 8008b2c:	4648      	mov	r0, r9
 8008b2e:	f000 fb51 	bl	80091d4 <_Bfree>
 8008b32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b34:	1b1b      	subs	r3, r3, r4
 8008b36:	f000 80b0 	beq.w	8008c9a <_dtoa_r+0x802>
 8008b3a:	9905      	ldr	r1, [sp, #20]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	4648      	mov	r0, r9
 8008b40:	f000 fcb4 	bl	80094ac <__pow5mult>
 8008b44:	9001      	str	r0, [sp, #4]
 8008b46:	2101      	movs	r1, #1
 8008b48:	4648      	mov	r0, r9
 8008b4a:	f000 fbf7 	bl	800933c <__i2b>
 8008b4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b50:	4604      	mov	r4, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f000 81da 	beq.w	8008f0c <_dtoa_r+0xa74>
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4601      	mov	r1, r0
 8008b5c:	4648      	mov	r0, r9
 8008b5e:	f000 fca5 	bl	80094ac <__pow5mult>
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	4604      	mov	r4, r0
 8008b68:	f300 80a0 	bgt.w	8008cac <_dtoa_r+0x814>
 8008b6c:	9b02      	ldr	r3, [sp, #8]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f040 8096 	bne.w	8008ca0 <_dtoa_r+0x808>
 8008b74:	9b03      	ldr	r3, [sp, #12]
 8008b76:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008b7a:	2a00      	cmp	r2, #0
 8008b7c:	f040 8092 	bne.w	8008ca4 <_dtoa_r+0x80c>
 8008b80:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008b84:	0d12      	lsrs	r2, r2, #20
 8008b86:	0512      	lsls	r2, r2, #20
 8008b88:	2a00      	cmp	r2, #0
 8008b8a:	f000 808d 	beq.w	8008ca8 <_dtoa_r+0x810>
 8008b8e:	9b04      	ldr	r3, [sp, #16]
 8008b90:	3301      	adds	r3, #1
 8008b92:	9304      	str	r3, [sp, #16]
 8008b94:	9b06      	ldr	r3, [sp, #24]
 8008b96:	3301      	adds	r3, #1
 8008b98:	9306      	str	r3, [sp, #24]
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f000 81b9 	beq.w	8008f18 <_dtoa_r+0xa80>
 8008ba6:	6922      	ldr	r2, [r4, #16]
 8008ba8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008bac:	6910      	ldr	r0, [r2, #16]
 8008bae:	f000 fb79 	bl	80092a4 <__hi0bits>
 8008bb2:	f1c0 0020 	rsb	r0, r0, #32
 8008bb6:	9b06      	ldr	r3, [sp, #24]
 8008bb8:	4418      	add	r0, r3
 8008bba:	f010 001f 	ands.w	r0, r0, #31
 8008bbe:	f000 8081 	beq.w	8008cc4 <_dtoa_r+0x82c>
 8008bc2:	f1c0 0220 	rsb	r2, r0, #32
 8008bc6:	2a04      	cmp	r2, #4
 8008bc8:	dd73      	ble.n	8008cb2 <_dtoa_r+0x81a>
 8008bca:	9b04      	ldr	r3, [sp, #16]
 8008bcc:	f1c0 001c 	rsb	r0, r0, #28
 8008bd0:	4403      	add	r3, r0
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	9b06      	ldr	r3, [sp, #24]
 8008bd6:	4406      	add	r6, r0
 8008bd8:	4403      	add	r3, r0
 8008bda:	9306      	str	r3, [sp, #24]
 8008bdc:	9b04      	ldr	r3, [sp, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	dd05      	ble.n	8008bee <_dtoa_r+0x756>
 8008be2:	9901      	ldr	r1, [sp, #4]
 8008be4:	461a      	mov	r2, r3
 8008be6:	4648      	mov	r0, r9
 8008be8:	f000 fcba 	bl	8009560 <__lshift>
 8008bec:	9001      	str	r0, [sp, #4]
 8008bee:	9b06      	ldr	r3, [sp, #24]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	dd05      	ble.n	8008c00 <_dtoa_r+0x768>
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	4648      	mov	r0, r9
 8008bfa:	f000 fcb1 	bl	8009560 <__lshift>
 8008bfe:	4604      	mov	r4, r0
 8008c00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d060      	beq.n	8008cc8 <_dtoa_r+0x830>
 8008c06:	9801      	ldr	r0, [sp, #4]
 8008c08:	4621      	mov	r1, r4
 8008c0a:	f000 fd15 	bl	8009638 <__mcmp>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	da5a      	bge.n	8008cc8 <_dtoa_r+0x830>
 8008c12:	f108 33ff 	add.w	r3, r8, #4294967295
 8008c16:	9305      	str	r3, [sp, #20]
 8008c18:	9901      	ldr	r1, [sp, #4]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	220a      	movs	r2, #10
 8008c1e:	4648      	mov	r0, r9
 8008c20:	f000 fafa 	bl	8009218 <__multadd>
 8008c24:	9b08      	ldr	r3, [sp, #32]
 8008c26:	9001      	str	r0, [sp, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f000 8177 	beq.w	8008f1c <_dtoa_r+0xa84>
 8008c2e:	4629      	mov	r1, r5
 8008c30:	2300      	movs	r3, #0
 8008c32:	220a      	movs	r2, #10
 8008c34:	4648      	mov	r0, r9
 8008c36:	f000 faef 	bl	8009218 <__multadd>
 8008c3a:	f1bb 0f00 	cmp.w	fp, #0
 8008c3e:	4605      	mov	r5, r0
 8008c40:	dc6e      	bgt.n	8008d20 <_dtoa_r+0x888>
 8008c42:	9b07      	ldr	r3, [sp, #28]
 8008c44:	2b02      	cmp	r3, #2
 8008c46:	dc48      	bgt.n	8008cda <_dtoa_r+0x842>
 8008c48:	e06a      	b.n	8008d20 <_dtoa_r+0x888>
 8008c4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c4c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c50:	e739      	b.n	8008ac6 <_dtoa_r+0x62e>
 8008c52:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008c56:	42a3      	cmp	r3, r4
 8008c58:	db07      	blt.n	8008c6a <_dtoa_r+0x7d2>
 8008c5a:	f1ba 0f00 	cmp.w	sl, #0
 8008c5e:	eba3 0404 	sub.w	r4, r3, r4
 8008c62:	db0b      	blt.n	8008c7c <_dtoa_r+0x7e4>
 8008c64:	9e04      	ldr	r6, [sp, #16]
 8008c66:	4652      	mov	r2, sl
 8008c68:	e72f      	b.n	8008aca <_dtoa_r+0x632>
 8008c6a:	1ae2      	subs	r2, r4, r3
 8008c6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c6e:	9e04      	ldr	r6, [sp, #16]
 8008c70:	4413      	add	r3, r2
 8008c72:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c74:	4652      	mov	r2, sl
 8008c76:	4623      	mov	r3, r4
 8008c78:	2400      	movs	r4, #0
 8008c7a:	e726      	b.n	8008aca <_dtoa_r+0x632>
 8008c7c:	9a04      	ldr	r2, [sp, #16]
 8008c7e:	eba2 060a 	sub.w	r6, r2, sl
 8008c82:	2200      	movs	r2, #0
 8008c84:	e721      	b.n	8008aca <_dtoa_r+0x632>
 8008c86:	9e04      	ldr	r6, [sp, #16]
 8008c88:	9d08      	ldr	r5, [sp, #32]
 8008c8a:	461c      	mov	r4, r3
 8008c8c:	e72a      	b.n	8008ae4 <_dtoa_r+0x64c>
 8008c8e:	9a01      	ldr	r2, [sp, #4]
 8008c90:	9205      	str	r2, [sp, #20]
 8008c92:	e752      	b.n	8008b3a <_dtoa_r+0x6a2>
 8008c94:	9901      	ldr	r1, [sp, #4]
 8008c96:	461a      	mov	r2, r3
 8008c98:	e751      	b.n	8008b3e <_dtoa_r+0x6a6>
 8008c9a:	9b05      	ldr	r3, [sp, #20]
 8008c9c:	9301      	str	r3, [sp, #4]
 8008c9e:	e752      	b.n	8008b46 <_dtoa_r+0x6ae>
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e77b      	b.n	8008b9c <_dtoa_r+0x704>
 8008ca4:	9b02      	ldr	r3, [sp, #8]
 8008ca6:	e779      	b.n	8008b9c <_dtoa_r+0x704>
 8008ca8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008caa:	e778      	b.n	8008b9e <_dtoa_r+0x706>
 8008cac:	2300      	movs	r3, #0
 8008cae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cb0:	e779      	b.n	8008ba6 <_dtoa_r+0x70e>
 8008cb2:	d093      	beq.n	8008bdc <_dtoa_r+0x744>
 8008cb4:	9b04      	ldr	r3, [sp, #16]
 8008cb6:	321c      	adds	r2, #28
 8008cb8:	4413      	add	r3, r2
 8008cba:	9304      	str	r3, [sp, #16]
 8008cbc:	9b06      	ldr	r3, [sp, #24]
 8008cbe:	4416      	add	r6, r2
 8008cc0:	4413      	add	r3, r2
 8008cc2:	e78a      	b.n	8008bda <_dtoa_r+0x742>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	e7f5      	b.n	8008cb4 <_dtoa_r+0x81c>
 8008cc8:	f1ba 0f00 	cmp.w	sl, #0
 8008ccc:	f8cd 8014 	str.w	r8, [sp, #20]
 8008cd0:	46d3      	mov	fp, sl
 8008cd2:	dc21      	bgt.n	8008d18 <_dtoa_r+0x880>
 8008cd4:	9b07      	ldr	r3, [sp, #28]
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	dd1e      	ble.n	8008d18 <_dtoa_r+0x880>
 8008cda:	f1bb 0f00 	cmp.w	fp, #0
 8008cde:	f47f addc 	bne.w	800889a <_dtoa_r+0x402>
 8008ce2:	4621      	mov	r1, r4
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	2205      	movs	r2, #5
 8008ce8:	4648      	mov	r0, r9
 8008cea:	f000 fa95 	bl	8009218 <__multadd>
 8008cee:	4601      	mov	r1, r0
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	9801      	ldr	r0, [sp, #4]
 8008cf4:	f000 fca0 	bl	8009638 <__mcmp>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	f77f adce 	ble.w	800889a <_dtoa_r+0x402>
 8008cfe:	463e      	mov	r6, r7
 8008d00:	2331      	movs	r3, #49	@ 0x31
 8008d02:	f806 3b01 	strb.w	r3, [r6], #1
 8008d06:	9b05      	ldr	r3, [sp, #20]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	9305      	str	r3, [sp, #20]
 8008d0c:	e5c9      	b.n	80088a2 <_dtoa_r+0x40a>
 8008d0e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008d12:	4654      	mov	r4, sl
 8008d14:	4625      	mov	r5, r4
 8008d16:	e7f2      	b.n	8008cfe <_dtoa_r+0x866>
 8008d18:	9b08      	ldr	r3, [sp, #32]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 8102 	beq.w	8008f24 <_dtoa_r+0xa8c>
 8008d20:	2e00      	cmp	r6, #0
 8008d22:	dd05      	ble.n	8008d30 <_dtoa_r+0x898>
 8008d24:	4629      	mov	r1, r5
 8008d26:	4632      	mov	r2, r6
 8008d28:	4648      	mov	r0, r9
 8008d2a:	f000 fc19 	bl	8009560 <__lshift>
 8008d2e:	4605      	mov	r5, r0
 8008d30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d058      	beq.n	8008de8 <_dtoa_r+0x950>
 8008d36:	6869      	ldr	r1, [r5, #4]
 8008d38:	4648      	mov	r0, r9
 8008d3a:	f000 fa0b 	bl	8009154 <_Balloc>
 8008d3e:	4606      	mov	r6, r0
 8008d40:	b928      	cbnz	r0, 8008d4e <_dtoa_r+0x8b6>
 8008d42:	4b82      	ldr	r3, [pc, #520]	@ (8008f4c <_dtoa_r+0xab4>)
 8008d44:	4602      	mov	r2, r0
 8008d46:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d4a:	f7ff bbbe 	b.w	80084ca <_dtoa_r+0x32>
 8008d4e:	692a      	ldr	r2, [r5, #16]
 8008d50:	3202      	adds	r2, #2
 8008d52:	0092      	lsls	r2, r2, #2
 8008d54:	f105 010c 	add.w	r1, r5, #12
 8008d58:	300c      	adds	r0, #12
 8008d5a:	f7ff fb06 	bl	800836a <memcpy>
 8008d5e:	2201      	movs	r2, #1
 8008d60:	4631      	mov	r1, r6
 8008d62:	4648      	mov	r0, r9
 8008d64:	f000 fbfc 	bl	8009560 <__lshift>
 8008d68:	1c7b      	adds	r3, r7, #1
 8008d6a:	9304      	str	r3, [sp, #16]
 8008d6c:	eb07 030b 	add.w	r3, r7, fp
 8008d70:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d72:	9b02      	ldr	r3, [sp, #8]
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	46a8      	mov	r8, r5
 8008d7a:	9308      	str	r3, [sp, #32]
 8008d7c:	4605      	mov	r5, r0
 8008d7e:	9b04      	ldr	r3, [sp, #16]
 8008d80:	9801      	ldr	r0, [sp, #4]
 8008d82:	4621      	mov	r1, r4
 8008d84:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d88:	f7ff fafd 	bl	8008386 <quorem>
 8008d8c:	4641      	mov	r1, r8
 8008d8e:	9002      	str	r0, [sp, #8]
 8008d90:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008d94:	9801      	ldr	r0, [sp, #4]
 8008d96:	f000 fc4f 	bl	8009638 <__mcmp>
 8008d9a:	462a      	mov	r2, r5
 8008d9c:	9006      	str	r0, [sp, #24]
 8008d9e:	4621      	mov	r1, r4
 8008da0:	4648      	mov	r0, r9
 8008da2:	f000 fc65 	bl	8009670 <__mdiff>
 8008da6:	68c2      	ldr	r2, [r0, #12]
 8008da8:	4606      	mov	r6, r0
 8008daa:	b9fa      	cbnz	r2, 8008dec <_dtoa_r+0x954>
 8008dac:	4601      	mov	r1, r0
 8008dae:	9801      	ldr	r0, [sp, #4]
 8008db0:	f000 fc42 	bl	8009638 <__mcmp>
 8008db4:	4602      	mov	r2, r0
 8008db6:	4631      	mov	r1, r6
 8008db8:	4648      	mov	r0, r9
 8008dba:	920a      	str	r2, [sp, #40]	@ 0x28
 8008dbc:	f000 fa0a 	bl	80091d4 <_Bfree>
 8008dc0:	9b07      	ldr	r3, [sp, #28]
 8008dc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dc4:	9e04      	ldr	r6, [sp, #16]
 8008dc6:	ea42 0103 	orr.w	r1, r2, r3
 8008dca:	9b08      	ldr	r3, [sp, #32]
 8008dcc:	4319      	orrs	r1, r3
 8008dce:	d10f      	bne.n	8008df0 <_dtoa_r+0x958>
 8008dd0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008dd4:	d028      	beq.n	8008e28 <_dtoa_r+0x990>
 8008dd6:	9b06      	ldr	r3, [sp, #24]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	dd02      	ble.n	8008de2 <_dtoa_r+0x94a>
 8008ddc:	9b02      	ldr	r3, [sp, #8]
 8008dde:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008de2:	f88b a000 	strb.w	sl, [fp]
 8008de6:	e55e      	b.n	80088a6 <_dtoa_r+0x40e>
 8008de8:	4628      	mov	r0, r5
 8008dea:	e7bd      	b.n	8008d68 <_dtoa_r+0x8d0>
 8008dec:	2201      	movs	r2, #1
 8008dee:	e7e2      	b.n	8008db6 <_dtoa_r+0x91e>
 8008df0:	9b06      	ldr	r3, [sp, #24]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	db04      	blt.n	8008e00 <_dtoa_r+0x968>
 8008df6:	9907      	ldr	r1, [sp, #28]
 8008df8:	430b      	orrs	r3, r1
 8008dfa:	9908      	ldr	r1, [sp, #32]
 8008dfc:	430b      	orrs	r3, r1
 8008dfe:	d120      	bne.n	8008e42 <_dtoa_r+0x9aa>
 8008e00:	2a00      	cmp	r2, #0
 8008e02:	ddee      	ble.n	8008de2 <_dtoa_r+0x94a>
 8008e04:	9901      	ldr	r1, [sp, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	4648      	mov	r0, r9
 8008e0a:	f000 fba9 	bl	8009560 <__lshift>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	9001      	str	r0, [sp, #4]
 8008e12:	f000 fc11 	bl	8009638 <__mcmp>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	dc03      	bgt.n	8008e22 <_dtoa_r+0x98a>
 8008e1a:	d1e2      	bne.n	8008de2 <_dtoa_r+0x94a>
 8008e1c:	f01a 0f01 	tst.w	sl, #1
 8008e20:	d0df      	beq.n	8008de2 <_dtoa_r+0x94a>
 8008e22:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008e26:	d1d9      	bne.n	8008ddc <_dtoa_r+0x944>
 8008e28:	2339      	movs	r3, #57	@ 0x39
 8008e2a:	f88b 3000 	strb.w	r3, [fp]
 8008e2e:	4633      	mov	r3, r6
 8008e30:	461e      	mov	r6, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e38:	2a39      	cmp	r2, #57	@ 0x39
 8008e3a:	d052      	beq.n	8008ee2 <_dtoa_r+0xa4a>
 8008e3c:	3201      	adds	r2, #1
 8008e3e:	701a      	strb	r2, [r3, #0]
 8008e40:	e531      	b.n	80088a6 <_dtoa_r+0x40e>
 8008e42:	2a00      	cmp	r2, #0
 8008e44:	dd07      	ble.n	8008e56 <_dtoa_r+0x9be>
 8008e46:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008e4a:	d0ed      	beq.n	8008e28 <_dtoa_r+0x990>
 8008e4c:	f10a 0301 	add.w	r3, sl, #1
 8008e50:	f88b 3000 	strb.w	r3, [fp]
 8008e54:	e527      	b.n	80088a6 <_dtoa_r+0x40e>
 8008e56:	9b04      	ldr	r3, [sp, #16]
 8008e58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e5a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d029      	beq.n	8008eb6 <_dtoa_r+0xa1e>
 8008e62:	9901      	ldr	r1, [sp, #4]
 8008e64:	2300      	movs	r3, #0
 8008e66:	220a      	movs	r2, #10
 8008e68:	4648      	mov	r0, r9
 8008e6a:	f000 f9d5 	bl	8009218 <__multadd>
 8008e6e:	45a8      	cmp	r8, r5
 8008e70:	9001      	str	r0, [sp, #4]
 8008e72:	f04f 0300 	mov.w	r3, #0
 8008e76:	f04f 020a 	mov.w	r2, #10
 8008e7a:	4641      	mov	r1, r8
 8008e7c:	4648      	mov	r0, r9
 8008e7e:	d107      	bne.n	8008e90 <_dtoa_r+0x9f8>
 8008e80:	f000 f9ca 	bl	8009218 <__multadd>
 8008e84:	4680      	mov	r8, r0
 8008e86:	4605      	mov	r5, r0
 8008e88:	9b04      	ldr	r3, [sp, #16]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	9304      	str	r3, [sp, #16]
 8008e8e:	e776      	b.n	8008d7e <_dtoa_r+0x8e6>
 8008e90:	f000 f9c2 	bl	8009218 <__multadd>
 8008e94:	4629      	mov	r1, r5
 8008e96:	4680      	mov	r8, r0
 8008e98:	2300      	movs	r3, #0
 8008e9a:	220a      	movs	r2, #10
 8008e9c:	4648      	mov	r0, r9
 8008e9e:	f000 f9bb 	bl	8009218 <__multadd>
 8008ea2:	4605      	mov	r5, r0
 8008ea4:	e7f0      	b.n	8008e88 <_dtoa_r+0x9f0>
 8008ea6:	f1bb 0f00 	cmp.w	fp, #0
 8008eaa:	bfcc      	ite	gt
 8008eac:	465e      	movgt	r6, fp
 8008eae:	2601      	movle	r6, #1
 8008eb0:	443e      	add	r6, r7
 8008eb2:	f04f 0800 	mov.w	r8, #0
 8008eb6:	9901      	ldr	r1, [sp, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	4648      	mov	r0, r9
 8008ebc:	f000 fb50 	bl	8009560 <__lshift>
 8008ec0:	4621      	mov	r1, r4
 8008ec2:	9001      	str	r0, [sp, #4]
 8008ec4:	f000 fbb8 	bl	8009638 <__mcmp>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	dcb0      	bgt.n	8008e2e <_dtoa_r+0x996>
 8008ecc:	d102      	bne.n	8008ed4 <_dtoa_r+0xa3c>
 8008ece:	f01a 0f01 	tst.w	sl, #1
 8008ed2:	d1ac      	bne.n	8008e2e <_dtoa_r+0x996>
 8008ed4:	4633      	mov	r3, r6
 8008ed6:	461e      	mov	r6, r3
 8008ed8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008edc:	2a30      	cmp	r2, #48	@ 0x30
 8008ede:	d0fa      	beq.n	8008ed6 <_dtoa_r+0xa3e>
 8008ee0:	e4e1      	b.n	80088a6 <_dtoa_r+0x40e>
 8008ee2:	429f      	cmp	r7, r3
 8008ee4:	d1a4      	bne.n	8008e30 <_dtoa_r+0x998>
 8008ee6:	9b05      	ldr	r3, [sp, #20]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	9305      	str	r3, [sp, #20]
 8008eec:	2331      	movs	r3, #49	@ 0x31
 8008eee:	703b      	strb	r3, [r7, #0]
 8008ef0:	e4d9      	b.n	80088a6 <_dtoa_r+0x40e>
 8008ef2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ef4:	4f16      	ldr	r7, [pc, #88]	@ (8008f50 <_dtoa_r+0xab8>)
 8008ef6:	b11b      	cbz	r3, 8008f00 <_dtoa_r+0xa68>
 8008ef8:	f107 0308 	add.w	r3, r7, #8
 8008efc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008efe:	6013      	str	r3, [r2, #0]
 8008f00:	4638      	mov	r0, r7
 8008f02:	b011      	add	sp, #68	@ 0x44
 8008f04:	ecbd 8b02 	vpop	{d8}
 8008f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f0c:	9b07      	ldr	r3, [sp, #28]
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	f77f ae2c 	ble.w	8008b6c <_dtoa_r+0x6d4>
 8008f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f18:	2001      	movs	r0, #1
 8008f1a:	e64c      	b.n	8008bb6 <_dtoa_r+0x71e>
 8008f1c:	f1bb 0f00 	cmp.w	fp, #0
 8008f20:	f77f aed8 	ble.w	8008cd4 <_dtoa_r+0x83c>
 8008f24:	463e      	mov	r6, r7
 8008f26:	9801      	ldr	r0, [sp, #4]
 8008f28:	4621      	mov	r1, r4
 8008f2a:	f7ff fa2c 	bl	8008386 <quorem>
 8008f2e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008f32:	f806 ab01 	strb.w	sl, [r6], #1
 8008f36:	1bf2      	subs	r2, r6, r7
 8008f38:	4593      	cmp	fp, r2
 8008f3a:	ddb4      	ble.n	8008ea6 <_dtoa_r+0xa0e>
 8008f3c:	9901      	ldr	r1, [sp, #4]
 8008f3e:	2300      	movs	r3, #0
 8008f40:	220a      	movs	r2, #10
 8008f42:	4648      	mov	r0, r9
 8008f44:	f000 f968 	bl	8009218 <__multadd>
 8008f48:	9001      	str	r0, [sp, #4]
 8008f4a:	e7ec      	b.n	8008f26 <_dtoa_r+0xa8e>
 8008f4c:	0800a3fc 	.word	0x0800a3fc
 8008f50:	0800a380 	.word	0x0800a380

08008f54 <_free_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4605      	mov	r5, r0
 8008f58:	2900      	cmp	r1, #0
 8008f5a:	d041      	beq.n	8008fe0 <_free_r+0x8c>
 8008f5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f60:	1f0c      	subs	r4, r1, #4
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	bfb8      	it	lt
 8008f66:	18e4      	addlt	r4, r4, r3
 8008f68:	f000 f8e8 	bl	800913c <__malloc_lock>
 8008f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fe4 <_free_r+0x90>)
 8008f6e:	6813      	ldr	r3, [r2, #0]
 8008f70:	b933      	cbnz	r3, 8008f80 <_free_r+0x2c>
 8008f72:	6063      	str	r3, [r4, #4]
 8008f74:	6014      	str	r4, [r2, #0]
 8008f76:	4628      	mov	r0, r5
 8008f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f7c:	f000 b8e4 	b.w	8009148 <__malloc_unlock>
 8008f80:	42a3      	cmp	r3, r4
 8008f82:	d908      	bls.n	8008f96 <_free_r+0x42>
 8008f84:	6820      	ldr	r0, [r4, #0]
 8008f86:	1821      	adds	r1, r4, r0
 8008f88:	428b      	cmp	r3, r1
 8008f8a:	bf01      	itttt	eq
 8008f8c:	6819      	ldreq	r1, [r3, #0]
 8008f8e:	685b      	ldreq	r3, [r3, #4]
 8008f90:	1809      	addeq	r1, r1, r0
 8008f92:	6021      	streq	r1, [r4, #0]
 8008f94:	e7ed      	b.n	8008f72 <_free_r+0x1e>
 8008f96:	461a      	mov	r2, r3
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	b10b      	cbz	r3, 8008fa0 <_free_r+0x4c>
 8008f9c:	42a3      	cmp	r3, r4
 8008f9e:	d9fa      	bls.n	8008f96 <_free_r+0x42>
 8008fa0:	6811      	ldr	r1, [r2, #0]
 8008fa2:	1850      	adds	r0, r2, r1
 8008fa4:	42a0      	cmp	r0, r4
 8008fa6:	d10b      	bne.n	8008fc0 <_free_r+0x6c>
 8008fa8:	6820      	ldr	r0, [r4, #0]
 8008faa:	4401      	add	r1, r0
 8008fac:	1850      	adds	r0, r2, r1
 8008fae:	4283      	cmp	r3, r0
 8008fb0:	6011      	str	r1, [r2, #0]
 8008fb2:	d1e0      	bne.n	8008f76 <_free_r+0x22>
 8008fb4:	6818      	ldr	r0, [r3, #0]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	6053      	str	r3, [r2, #4]
 8008fba:	4408      	add	r0, r1
 8008fbc:	6010      	str	r0, [r2, #0]
 8008fbe:	e7da      	b.n	8008f76 <_free_r+0x22>
 8008fc0:	d902      	bls.n	8008fc8 <_free_r+0x74>
 8008fc2:	230c      	movs	r3, #12
 8008fc4:	602b      	str	r3, [r5, #0]
 8008fc6:	e7d6      	b.n	8008f76 <_free_r+0x22>
 8008fc8:	6820      	ldr	r0, [r4, #0]
 8008fca:	1821      	adds	r1, r4, r0
 8008fcc:	428b      	cmp	r3, r1
 8008fce:	bf04      	itt	eq
 8008fd0:	6819      	ldreq	r1, [r3, #0]
 8008fd2:	685b      	ldreq	r3, [r3, #4]
 8008fd4:	6063      	str	r3, [r4, #4]
 8008fd6:	bf04      	itt	eq
 8008fd8:	1809      	addeq	r1, r1, r0
 8008fda:	6021      	streq	r1, [r4, #0]
 8008fdc:	6054      	str	r4, [r2, #4]
 8008fde:	e7ca      	b.n	8008f76 <_free_r+0x22>
 8008fe0:	bd38      	pop	{r3, r4, r5, pc}
 8008fe2:	bf00      	nop
 8008fe4:	24000558 	.word	0x24000558

08008fe8 <malloc>:
 8008fe8:	4b02      	ldr	r3, [pc, #8]	@ (8008ff4 <malloc+0xc>)
 8008fea:	4601      	mov	r1, r0
 8008fec:	6818      	ldr	r0, [r3, #0]
 8008fee:	f000 b825 	b.w	800903c <_malloc_r>
 8008ff2:	bf00      	nop
 8008ff4:	2400001c 	.word	0x2400001c

08008ff8 <sbrk_aligned>:
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	4e0f      	ldr	r6, [pc, #60]	@ (8009038 <sbrk_aligned+0x40>)
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	6831      	ldr	r1, [r6, #0]
 8009000:	4605      	mov	r5, r0
 8009002:	b911      	cbnz	r1, 800900a <sbrk_aligned+0x12>
 8009004:	f000 fea2 	bl	8009d4c <_sbrk_r>
 8009008:	6030      	str	r0, [r6, #0]
 800900a:	4621      	mov	r1, r4
 800900c:	4628      	mov	r0, r5
 800900e:	f000 fe9d 	bl	8009d4c <_sbrk_r>
 8009012:	1c43      	adds	r3, r0, #1
 8009014:	d103      	bne.n	800901e <sbrk_aligned+0x26>
 8009016:	f04f 34ff 	mov.w	r4, #4294967295
 800901a:	4620      	mov	r0, r4
 800901c:	bd70      	pop	{r4, r5, r6, pc}
 800901e:	1cc4      	adds	r4, r0, #3
 8009020:	f024 0403 	bic.w	r4, r4, #3
 8009024:	42a0      	cmp	r0, r4
 8009026:	d0f8      	beq.n	800901a <sbrk_aligned+0x22>
 8009028:	1a21      	subs	r1, r4, r0
 800902a:	4628      	mov	r0, r5
 800902c:	f000 fe8e 	bl	8009d4c <_sbrk_r>
 8009030:	3001      	adds	r0, #1
 8009032:	d1f2      	bne.n	800901a <sbrk_aligned+0x22>
 8009034:	e7ef      	b.n	8009016 <sbrk_aligned+0x1e>
 8009036:	bf00      	nop
 8009038:	24000554 	.word	0x24000554

0800903c <_malloc_r>:
 800903c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009040:	1ccd      	adds	r5, r1, #3
 8009042:	f025 0503 	bic.w	r5, r5, #3
 8009046:	3508      	adds	r5, #8
 8009048:	2d0c      	cmp	r5, #12
 800904a:	bf38      	it	cc
 800904c:	250c      	movcc	r5, #12
 800904e:	2d00      	cmp	r5, #0
 8009050:	4606      	mov	r6, r0
 8009052:	db01      	blt.n	8009058 <_malloc_r+0x1c>
 8009054:	42a9      	cmp	r1, r5
 8009056:	d904      	bls.n	8009062 <_malloc_r+0x26>
 8009058:	230c      	movs	r3, #12
 800905a:	6033      	str	r3, [r6, #0]
 800905c:	2000      	movs	r0, #0
 800905e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009062:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009138 <_malloc_r+0xfc>
 8009066:	f000 f869 	bl	800913c <__malloc_lock>
 800906a:	f8d8 3000 	ldr.w	r3, [r8]
 800906e:	461c      	mov	r4, r3
 8009070:	bb44      	cbnz	r4, 80090c4 <_malloc_r+0x88>
 8009072:	4629      	mov	r1, r5
 8009074:	4630      	mov	r0, r6
 8009076:	f7ff ffbf 	bl	8008ff8 <sbrk_aligned>
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	4604      	mov	r4, r0
 800907e:	d158      	bne.n	8009132 <_malloc_r+0xf6>
 8009080:	f8d8 4000 	ldr.w	r4, [r8]
 8009084:	4627      	mov	r7, r4
 8009086:	2f00      	cmp	r7, #0
 8009088:	d143      	bne.n	8009112 <_malloc_r+0xd6>
 800908a:	2c00      	cmp	r4, #0
 800908c:	d04b      	beq.n	8009126 <_malloc_r+0xea>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	4639      	mov	r1, r7
 8009092:	4630      	mov	r0, r6
 8009094:	eb04 0903 	add.w	r9, r4, r3
 8009098:	f000 fe58 	bl	8009d4c <_sbrk_r>
 800909c:	4581      	cmp	r9, r0
 800909e:	d142      	bne.n	8009126 <_malloc_r+0xea>
 80090a0:	6821      	ldr	r1, [r4, #0]
 80090a2:	1a6d      	subs	r5, r5, r1
 80090a4:	4629      	mov	r1, r5
 80090a6:	4630      	mov	r0, r6
 80090a8:	f7ff ffa6 	bl	8008ff8 <sbrk_aligned>
 80090ac:	3001      	adds	r0, #1
 80090ae:	d03a      	beq.n	8009126 <_malloc_r+0xea>
 80090b0:	6823      	ldr	r3, [r4, #0]
 80090b2:	442b      	add	r3, r5
 80090b4:	6023      	str	r3, [r4, #0]
 80090b6:	f8d8 3000 	ldr.w	r3, [r8]
 80090ba:	685a      	ldr	r2, [r3, #4]
 80090bc:	bb62      	cbnz	r2, 8009118 <_malloc_r+0xdc>
 80090be:	f8c8 7000 	str.w	r7, [r8]
 80090c2:	e00f      	b.n	80090e4 <_malloc_r+0xa8>
 80090c4:	6822      	ldr	r2, [r4, #0]
 80090c6:	1b52      	subs	r2, r2, r5
 80090c8:	d420      	bmi.n	800910c <_malloc_r+0xd0>
 80090ca:	2a0b      	cmp	r2, #11
 80090cc:	d917      	bls.n	80090fe <_malloc_r+0xc2>
 80090ce:	1961      	adds	r1, r4, r5
 80090d0:	42a3      	cmp	r3, r4
 80090d2:	6025      	str	r5, [r4, #0]
 80090d4:	bf18      	it	ne
 80090d6:	6059      	strne	r1, [r3, #4]
 80090d8:	6863      	ldr	r3, [r4, #4]
 80090da:	bf08      	it	eq
 80090dc:	f8c8 1000 	streq.w	r1, [r8]
 80090e0:	5162      	str	r2, [r4, r5]
 80090e2:	604b      	str	r3, [r1, #4]
 80090e4:	4630      	mov	r0, r6
 80090e6:	f000 f82f 	bl	8009148 <__malloc_unlock>
 80090ea:	f104 000b 	add.w	r0, r4, #11
 80090ee:	1d23      	adds	r3, r4, #4
 80090f0:	f020 0007 	bic.w	r0, r0, #7
 80090f4:	1ac2      	subs	r2, r0, r3
 80090f6:	bf1c      	itt	ne
 80090f8:	1a1b      	subne	r3, r3, r0
 80090fa:	50a3      	strne	r3, [r4, r2]
 80090fc:	e7af      	b.n	800905e <_malloc_r+0x22>
 80090fe:	6862      	ldr	r2, [r4, #4]
 8009100:	42a3      	cmp	r3, r4
 8009102:	bf0c      	ite	eq
 8009104:	f8c8 2000 	streq.w	r2, [r8]
 8009108:	605a      	strne	r2, [r3, #4]
 800910a:	e7eb      	b.n	80090e4 <_malloc_r+0xa8>
 800910c:	4623      	mov	r3, r4
 800910e:	6864      	ldr	r4, [r4, #4]
 8009110:	e7ae      	b.n	8009070 <_malloc_r+0x34>
 8009112:	463c      	mov	r4, r7
 8009114:	687f      	ldr	r7, [r7, #4]
 8009116:	e7b6      	b.n	8009086 <_malloc_r+0x4a>
 8009118:	461a      	mov	r2, r3
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	42a3      	cmp	r3, r4
 800911e:	d1fb      	bne.n	8009118 <_malloc_r+0xdc>
 8009120:	2300      	movs	r3, #0
 8009122:	6053      	str	r3, [r2, #4]
 8009124:	e7de      	b.n	80090e4 <_malloc_r+0xa8>
 8009126:	230c      	movs	r3, #12
 8009128:	6033      	str	r3, [r6, #0]
 800912a:	4630      	mov	r0, r6
 800912c:	f000 f80c 	bl	8009148 <__malloc_unlock>
 8009130:	e794      	b.n	800905c <_malloc_r+0x20>
 8009132:	6005      	str	r5, [r0, #0]
 8009134:	e7d6      	b.n	80090e4 <_malloc_r+0xa8>
 8009136:	bf00      	nop
 8009138:	24000558 	.word	0x24000558

0800913c <__malloc_lock>:
 800913c:	4801      	ldr	r0, [pc, #4]	@ (8009144 <__malloc_lock+0x8>)
 800913e:	f7ff b912 	b.w	8008366 <__retarget_lock_acquire_recursive>
 8009142:	bf00      	nop
 8009144:	24000550 	.word	0x24000550

08009148 <__malloc_unlock>:
 8009148:	4801      	ldr	r0, [pc, #4]	@ (8009150 <__malloc_unlock+0x8>)
 800914a:	f7ff b90d 	b.w	8008368 <__retarget_lock_release_recursive>
 800914e:	bf00      	nop
 8009150:	24000550 	.word	0x24000550

08009154 <_Balloc>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	69c6      	ldr	r6, [r0, #28]
 8009158:	4604      	mov	r4, r0
 800915a:	460d      	mov	r5, r1
 800915c:	b976      	cbnz	r6, 800917c <_Balloc+0x28>
 800915e:	2010      	movs	r0, #16
 8009160:	f7ff ff42 	bl	8008fe8 <malloc>
 8009164:	4602      	mov	r2, r0
 8009166:	61e0      	str	r0, [r4, #28]
 8009168:	b920      	cbnz	r0, 8009174 <_Balloc+0x20>
 800916a:	4b18      	ldr	r3, [pc, #96]	@ (80091cc <_Balloc+0x78>)
 800916c:	4818      	ldr	r0, [pc, #96]	@ (80091d0 <_Balloc+0x7c>)
 800916e:	216b      	movs	r1, #107	@ 0x6b
 8009170:	f000 fdfc 	bl	8009d6c <__assert_func>
 8009174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009178:	6006      	str	r6, [r0, #0]
 800917a:	60c6      	str	r6, [r0, #12]
 800917c:	69e6      	ldr	r6, [r4, #28]
 800917e:	68f3      	ldr	r3, [r6, #12]
 8009180:	b183      	cbz	r3, 80091a4 <_Balloc+0x50>
 8009182:	69e3      	ldr	r3, [r4, #28]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800918a:	b9b8      	cbnz	r0, 80091bc <_Balloc+0x68>
 800918c:	2101      	movs	r1, #1
 800918e:	fa01 f605 	lsl.w	r6, r1, r5
 8009192:	1d72      	adds	r2, r6, #5
 8009194:	0092      	lsls	r2, r2, #2
 8009196:	4620      	mov	r0, r4
 8009198:	f000 fe06 	bl	8009da8 <_calloc_r>
 800919c:	b160      	cbz	r0, 80091b8 <_Balloc+0x64>
 800919e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091a2:	e00e      	b.n	80091c2 <_Balloc+0x6e>
 80091a4:	2221      	movs	r2, #33	@ 0x21
 80091a6:	2104      	movs	r1, #4
 80091a8:	4620      	mov	r0, r4
 80091aa:	f000 fdfd 	bl	8009da8 <_calloc_r>
 80091ae:	69e3      	ldr	r3, [r4, #28]
 80091b0:	60f0      	str	r0, [r6, #12]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1e4      	bne.n	8009182 <_Balloc+0x2e>
 80091b8:	2000      	movs	r0, #0
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	6802      	ldr	r2, [r0, #0]
 80091be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091c2:	2300      	movs	r3, #0
 80091c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091c8:	e7f7      	b.n	80091ba <_Balloc+0x66>
 80091ca:	bf00      	nop
 80091cc:	0800a38d 	.word	0x0800a38d
 80091d0:	0800a40d 	.word	0x0800a40d

080091d4 <_Bfree>:
 80091d4:	b570      	push	{r4, r5, r6, lr}
 80091d6:	69c6      	ldr	r6, [r0, #28]
 80091d8:	4605      	mov	r5, r0
 80091da:	460c      	mov	r4, r1
 80091dc:	b976      	cbnz	r6, 80091fc <_Bfree+0x28>
 80091de:	2010      	movs	r0, #16
 80091e0:	f7ff ff02 	bl	8008fe8 <malloc>
 80091e4:	4602      	mov	r2, r0
 80091e6:	61e8      	str	r0, [r5, #28]
 80091e8:	b920      	cbnz	r0, 80091f4 <_Bfree+0x20>
 80091ea:	4b09      	ldr	r3, [pc, #36]	@ (8009210 <_Bfree+0x3c>)
 80091ec:	4809      	ldr	r0, [pc, #36]	@ (8009214 <_Bfree+0x40>)
 80091ee:	218f      	movs	r1, #143	@ 0x8f
 80091f0:	f000 fdbc 	bl	8009d6c <__assert_func>
 80091f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091f8:	6006      	str	r6, [r0, #0]
 80091fa:	60c6      	str	r6, [r0, #12]
 80091fc:	b13c      	cbz	r4, 800920e <_Bfree+0x3a>
 80091fe:	69eb      	ldr	r3, [r5, #28]
 8009200:	6862      	ldr	r2, [r4, #4]
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009208:	6021      	str	r1, [r4, #0]
 800920a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800920e:	bd70      	pop	{r4, r5, r6, pc}
 8009210:	0800a38d 	.word	0x0800a38d
 8009214:	0800a40d 	.word	0x0800a40d

08009218 <__multadd>:
 8009218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800921c:	690d      	ldr	r5, [r1, #16]
 800921e:	4607      	mov	r7, r0
 8009220:	460c      	mov	r4, r1
 8009222:	461e      	mov	r6, r3
 8009224:	f101 0c14 	add.w	ip, r1, #20
 8009228:	2000      	movs	r0, #0
 800922a:	f8dc 3000 	ldr.w	r3, [ip]
 800922e:	b299      	uxth	r1, r3
 8009230:	fb02 6101 	mla	r1, r2, r1, r6
 8009234:	0c1e      	lsrs	r6, r3, #16
 8009236:	0c0b      	lsrs	r3, r1, #16
 8009238:	fb02 3306 	mla	r3, r2, r6, r3
 800923c:	b289      	uxth	r1, r1
 800923e:	3001      	adds	r0, #1
 8009240:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009244:	4285      	cmp	r5, r0
 8009246:	f84c 1b04 	str.w	r1, [ip], #4
 800924a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800924e:	dcec      	bgt.n	800922a <__multadd+0x12>
 8009250:	b30e      	cbz	r6, 8009296 <__multadd+0x7e>
 8009252:	68a3      	ldr	r3, [r4, #8]
 8009254:	42ab      	cmp	r3, r5
 8009256:	dc19      	bgt.n	800928c <__multadd+0x74>
 8009258:	6861      	ldr	r1, [r4, #4]
 800925a:	4638      	mov	r0, r7
 800925c:	3101      	adds	r1, #1
 800925e:	f7ff ff79 	bl	8009154 <_Balloc>
 8009262:	4680      	mov	r8, r0
 8009264:	b928      	cbnz	r0, 8009272 <__multadd+0x5a>
 8009266:	4602      	mov	r2, r0
 8009268:	4b0c      	ldr	r3, [pc, #48]	@ (800929c <__multadd+0x84>)
 800926a:	480d      	ldr	r0, [pc, #52]	@ (80092a0 <__multadd+0x88>)
 800926c:	21ba      	movs	r1, #186	@ 0xba
 800926e:	f000 fd7d 	bl	8009d6c <__assert_func>
 8009272:	6922      	ldr	r2, [r4, #16]
 8009274:	3202      	adds	r2, #2
 8009276:	f104 010c 	add.w	r1, r4, #12
 800927a:	0092      	lsls	r2, r2, #2
 800927c:	300c      	adds	r0, #12
 800927e:	f7ff f874 	bl	800836a <memcpy>
 8009282:	4621      	mov	r1, r4
 8009284:	4638      	mov	r0, r7
 8009286:	f7ff ffa5 	bl	80091d4 <_Bfree>
 800928a:	4644      	mov	r4, r8
 800928c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009290:	3501      	adds	r5, #1
 8009292:	615e      	str	r6, [r3, #20]
 8009294:	6125      	str	r5, [r4, #16]
 8009296:	4620      	mov	r0, r4
 8009298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800929c:	0800a3fc 	.word	0x0800a3fc
 80092a0:	0800a40d 	.word	0x0800a40d

080092a4 <__hi0bits>:
 80092a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80092a8:	4603      	mov	r3, r0
 80092aa:	bf36      	itet	cc
 80092ac:	0403      	lslcc	r3, r0, #16
 80092ae:	2000      	movcs	r0, #0
 80092b0:	2010      	movcc	r0, #16
 80092b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092b6:	bf3c      	itt	cc
 80092b8:	021b      	lslcc	r3, r3, #8
 80092ba:	3008      	addcc	r0, #8
 80092bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092c0:	bf3c      	itt	cc
 80092c2:	011b      	lslcc	r3, r3, #4
 80092c4:	3004      	addcc	r0, #4
 80092c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092ca:	bf3c      	itt	cc
 80092cc:	009b      	lslcc	r3, r3, #2
 80092ce:	3002      	addcc	r0, #2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	db05      	blt.n	80092e0 <__hi0bits+0x3c>
 80092d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092d8:	f100 0001 	add.w	r0, r0, #1
 80092dc:	bf08      	it	eq
 80092de:	2020      	moveq	r0, #32
 80092e0:	4770      	bx	lr

080092e2 <__lo0bits>:
 80092e2:	6803      	ldr	r3, [r0, #0]
 80092e4:	4602      	mov	r2, r0
 80092e6:	f013 0007 	ands.w	r0, r3, #7
 80092ea:	d00b      	beq.n	8009304 <__lo0bits+0x22>
 80092ec:	07d9      	lsls	r1, r3, #31
 80092ee:	d421      	bmi.n	8009334 <__lo0bits+0x52>
 80092f0:	0798      	lsls	r0, r3, #30
 80092f2:	bf49      	itett	mi
 80092f4:	085b      	lsrmi	r3, r3, #1
 80092f6:	089b      	lsrpl	r3, r3, #2
 80092f8:	2001      	movmi	r0, #1
 80092fa:	6013      	strmi	r3, [r2, #0]
 80092fc:	bf5c      	itt	pl
 80092fe:	6013      	strpl	r3, [r2, #0]
 8009300:	2002      	movpl	r0, #2
 8009302:	4770      	bx	lr
 8009304:	b299      	uxth	r1, r3
 8009306:	b909      	cbnz	r1, 800930c <__lo0bits+0x2a>
 8009308:	0c1b      	lsrs	r3, r3, #16
 800930a:	2010      	movs	r0, #16
 800930c:	b2d9      	uxtb	r1, r3
 800930e:	b909      	cbnz	r1, 8009314 <__lo0bits+0x32>
 8009310:	3008      	adds	r0, #8
 8009312:	0a1b      	lsrs	r3, r3, #8
 8009314:	0719      	lsls	r1, r3, #28
 8009316:	bf04      	itt	eq
 8009318:	091b      	lsreq	r3, r3, #4
 800931a:	3004      	addeq	r0, #4
 800931c:	0799      	lsls	r1, r3, #30
 800931e:	bf04      	itt	eq
 8009320:	089b      	lsreq	r3, r3, #2
 8009322:	3002      	addeq	r0, #2
 8009324:	07d9      	lsls	r1, r3, #31
 8009326:	d403      	bmi.n	8009330 <__lo0bits+0x4e>
 8009328:	085b      	lsrs	r3, r3, #1
 800932a:	f100 0001 	add.w	r0, r0, #1
 800932e:	d003      	beq.n	8009338 <__lo0bits+0x56>
 8009330:	6013      	str	r3, [r2, #0]
 8009332:	4770      	bx	lr
 8009334:	2000      	movs	r0, #0
 8009336:	4770      	bx	lr
 8009338:	2020      	movs	r0, #32
 800933a:	4770      	bx	lr

0800933c <__i2b>:
 800933c:	b510      	push	{r4, lr}
 800933e:	460c      	mov	r4, r1
 8009340:	2101      	movs	r1, #1
 8009342:	f7ff ff07 	bl	8009154 <_Balloc>
 8009346:	4602      	mov	r2, r0
 8009348:	b928      	cbnz	r0, 8009356 <__i2b+0x1a>
 800934a:	4b05      	ldr	r3, [pc, #20]	@ (8009360 <__i2b+0x24>)
 800934c:	4805      	ldr	r0, [pc, #20]	@ (8009364 <__i2b+0x28>)
 800934e:	f240 1145 	movw	r1, #325	@ 0x145
 8009352:	f000 fd0b 	bl	8009d6c <__assert_func>
 8009356:	2301      	movs	r3, #1
 8009358:	6144      	str	r4, [r0, #20]
 800935a:	6103      	str	r3, [r0, #16]
 800935c:	bd10      	pop	{r4, pc}
 800935e:	bf00      	nop
 8009360:	0800a3fc 	.word	0x0800a3fc
 8009364:	0800a40d 	.word	0x0800a40d

08009368 <__multiply>:
 8009368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936c:	4617      	mov	r7, r2
 800936e:	690a      	ldr	r2, [r1, #16]
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	429a      	cmp	r2, r3
 8009374:	bfa8      	it	ge
 8009376:	463b      	movge	r3, r7
 8009378:	4689      	mov	r9, r1
 800937a:	bfa4      	itt	ge
 800937c:	460f      	movge	r7, r1
 800937e:	4699      	movge	r9, r3
 8009380:	693d      	ldr	r5, [r7, #16]
 8009382:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	6879      	ldr	r1, [r7, #4]
 800938a:	eb05 060a 	add.w	r6, r5, sl
 800938e:	42b3      	cmp	r3, r6
 8009390:	b085      	sub	sp, #20
 8009392:	bfb8      	it	lt
 8009394:	3101      	addlt	r1, #1
 8009396:	f7ff fedd 	bl	8009154 <_Balloc>
 800939a:	b930      	cbnz	r0, 80093aa <__multiply+0x42>
 800939c:	4602      	mov	r2, r0
 800939e:	4b41      	ldr	r3, [pc, #260]	@ (80094a4 <__multiply+0x13c>)
 80093a0:	4841      	ldr	r0, [pc, #260]	@ (80094a8 <__multiply+0x140>)
 80093a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80093a6:	f000 fce1 	bl	8009d6c <__assert_func>
 80093aa:	f100 0414 	add.w	r4, r0, #20
 80093ae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80093b2:	4623      	mov	r3, r4
 80093b4:	2200      	movs	r2, #0
 80093b6:	4573      	cmp	r3, lr
 80093b8:	d320      	bcc.n	80093fc <__multiply+0x94>
 80093ba:	f107 0814 	add.w	r8, r7, #20
 80093be:	f109 0114 	add.w	r1, r9, #20
 80093c2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80093c6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80093ca:	9302      	str	r3, [sp, #8]
 80093cc:	1beb      	subs	r3, r5, r7
 80093ce:	3b15      	subs	r3, #21
 80093d0:	f023 0303 	bic.w	r3, r3, #3
 80093d4:	3304      	adds	r3, #4
 80093d6:	3715      	adds	r7, #21
 80093d8:	42bd      	cmp	r5, r7
 80093da:	bf38      	it	cc
 80093dc:	2304      	movcc	r3, #4
 80093de:	9301      	str	r3, [sp, #4]
 80093e0:	9b02      	ldr	r3, [sp, #8]
 80093e2:	9103      	str	r1, [sp, #12]
 80093e4:	428b      	cmp	r3, r1
 80093e6:	d80c      	bhi.n	8009402 <__multiply+0x9a>
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	dd03      	ble.n	80093f4 <__multiply+0x8c>
 80093ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d055      	beq.n	80094a0 <__multiply+0x138>
 80093f4:	6106      	str	r6, [r0, #16]
 80093f6:	b005      	add	sp, #20
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	f843 2b04 	str.w	r2, [r3], #4
 8009400:	e7d9      	b.n	80093b6 <__multiply+0x4e>
 8009402:	f8b1 a000 	ldrh.w	sl, [r1]
 8009406:	f1ba 0f00 	cmp.w	sl, #0
 800940a:	d01f      	beq.n	800944c <__multiply+0xe4>
 800940c:	46c4      	mov	ip, r8
 800940e:	46a1      	mov	r9, r4
 8009410:	2700      	movs	r7, #0
 8009412:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009416:	f8d9 3000 	ldr.w	r3, [r9]
 800941a:	fa1f fb82 	uxth.w	fp, r2
 800941e:	b29b      	uxth	r3, r3
 8009420:	fb0a 330b 	mla	r3, sl, fp, r3
 8009424:	443b      	add	r3, r7
 8009426:	f8d9 7000 	ldr.w	r7, [r9]
 800942a:	0c12      	lsrs	r2, r2, #16
 800942c:	0c3f      	lsrs	r7, r7, #16
 800942e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009432:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009436:	b29b      	uxth	r3, r3
 8009438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800943c:	4565      	cmp	r5, ip
 800943e:	f849 3b04 	str.w	r3, [r9], #4
 8009442:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009446:	d8e4      	bhi.n	8009412 <__multiply+0xaa>
 8009448:	9b01      	ldr	r3, [sp, #4]
 800944a:	50e7      	str	r7, [r4, r3]
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009452:	3104      	adds	r1, #4
 8009454:	f1b9 0f00 	cmp.w	r9, #0
 8009458:	d020      	beq.n	800949c <__multiply+0x134>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	4647      	mov	r7, r8
 800945e:	46a4      	mov	ip, r4
 8009460:	f04f 0a00 	mov.w	sl, #0
 8009464:	f8b7 b000 	ldrh.w	fp, [r7]
 8009468:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800946c:	fb09 220b 	mla	r2, r9, fp, r2
 8009470:	4452      	add	r2, sl
 8009472:	b29b      	uxth	r3, r3
 8009474:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009478:	f84c 3b04 	str.w	r3, [ip], #4
 800947c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009484:	f8bc 3000 	ldrh.w	r3, [ip]
 8009488:	fb09 330a 	mla	r3, r9, sl, r3
 800948c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009490:	42bd      	cmp	r5, r7
 8009492:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009496:	d8e5      	bhi.n	8009464 <__multiply+0xfc>
 8009498:	9a01      	ldr	r2, [sp, #4]
 800949a:	50a3      	str	r3, [r4, r2]
 800949c:	3404      	adds	r4, #4
 800949e:	e79f      	b.n	80093e0 <__multiply+0x78>
 80094a0:	3e01      	subs	r6, #1
 80094a2:	e7a1      	b.n	80093e8 <__multiply+0x80>
 80094a4:	0800a3fc 	.word	0x0800a3fc
 80094a8:	0800a40d 	.word	0x0800a40d

080094ac <__pow5mult>:
 80094ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094b0:	4615      	mov	r5, r2
 80094b2:	f012 0203 	ands.w	r2, r2, #3
 80094b6:	4607      	mov	r7, r0
 80094b8:	460e      	mov	r6, r1
 80094ba:	d007      	beq.n	80094cc <__pow5mult+0x20>
 80094bc:	4c25      	ldr	r4, [pc, #148]	@ (8009554 <__pow5mult+0xa8>)
 80094be:	3a01      	subs	r2, #1
 80094c0:	2300      	movs	r3, #0
 80094c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094c6:	f7ff fea7 	bl	8009218 <__multadd>
 80094ca:	4606      	mov	r6, r0
 80094cc:	10ad      	asrs	r5, r5, #2
 80094ce:	d03d      	beq.n	800954c <__pow5mult+0xa0>
 80094d0:	69fc      	ldr	r4, [r7, #28]
 80094d2:	b97c      	cbnz	r4, 80094f4 <__pow5mult+0x48>
 80094d4:	2010      	movs	r0, #16
 80094d6:	f7ff fd87 	bl	8008fe8 <malloc>
 80094da:	4602      	mov	r2, r0
 80094dc:	61f8      	str	r0, [r7, #28]
 80094de:	b928      	cbnz	r0, 80094ec <__pow5mult+0x40>
 80094e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009558 <__pow5mult+0xac>)
 80094e2:	481e      	ldr	r0, [pc, #120]	@ (800955c <__pow5mult+0xb0>)
 80094e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094e8:	f000 fc40 	bl	8009d6c <__assert_func>
 80094ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094f0:	6004      	str	r4, [r0, #0]
 80094f2:	60c4      	str	r4, [r0, #12]
 80094f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094fc:	b94c      	cbnz	r4, 8009512 <__pow5mult+0x66>
 80094fe:	f240 2171 	movw	r1, #625	@ 0x271
 8009502:	4638      	mov	r0, r7
 8009504:	f7ff ff1a 	bl	800933c <__i2b>
 8009508:	2300      	movs	r3, #0
 800950a:	f8c8 0008 	str.w	r0, [r8, #8]
 800950e:	4604      	mov	r4, r0
 8009510:	6003      	str	r3, [r0, #0]
 8009512:	f04f 0900 	mov.w	r9, #0
 8009516:	07eb      	lsls	r3, r5, #31
 8009518:	d50a      	bpl.n	8009530 <__pow5mult+0x84>
 800951a:	4631      	mov	r1, r6
 800951c:	4622      	mov	r2, r4
 800951e:	4638      	mov	r0, r7
 8009520:	f7ff ff22 	bl	8009368 <__multiply>
 8009524:	4631      	mov	r1, r6
 8009526:	4680      	mov	r8, r0
 8009528:	4638      	mov	r0, r7
 800952a:	f7ff fe53 	bl	80091d4 <_Bfree>
 800952e:	4646      	mov	r6, r8
 8009530:	106d      	asrs	r5, r5, #1
 8009532:	d00b      	beq.n	800954c <__pow5mult+0xa0>
 8009534:	6820      	ldr	r0, [r4, #0]
 8009536:	b938      	cbnz	r0, 8009548 <__pow5mult+0x9c>
 8009538:	4622      	mov	r2, r4
 800953a:	4621      	mov	r1, r4
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff ff13 	bl	8009368 <__multiply>
 8009542:	6020      	str	r0, [r4, #0]
 8009544:	f8c0 9000 	str.w	r9, [r0]
 8009548:	4604      	mov	r4, r0
 800954a:	e7e4      	b.n	8009516 <__pow5mult+0x6a>
 800954c:	4630      	mov	r0, r6
 800954e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009552:	bf00      	nop
 8009554:	0800a4c0 	.word	0x0800a4c0
 8009558:	0800a38d 	.word	0x0800a38d
 800955c:	0800a40d 	.word	0x0800a40d

08009560 <__lshift>:
 8009560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009564:	460c      	mov	r4, r1
 8009566:	6849      	ldr	r1, [r1, #4]
 8009568:	6923      	ldr	r3, [r4, #16]
 800956a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	4607      	mov	r7, r0
 8009572:	4691      	mov	r9, r2
 8009574:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009578:	f108 0601 	add.w	r6, r8, #1
 800957c:	42b3      	cmp	r3, r6
 800957e:	db0b      	blt.n	8009598 <__lshift+0x38>
 8009580:	4638      	mov	r0, r7
 8009582:	f7ff fde7 	bl	8009154 <_Balloc>
 8009586:	4605      	mov	r5, r0
 8009588:	b948      	cbnz	r0, 800959e <__lshift+0x3e>
 800958a:	4602      	mov	r2, r0
 800958c:	4b28      	ldr	r3, [pc, #160]	@ (8009630 <__lshift+0xd0>)
 800958e:	4829      	ldr	r0, [pc, #164]	@ (8009634 <__lshift+0xd4>)
 8009590:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009594:	f000 fbea 	bl	8009d6c <__assert_func>
 8009598:	3101      	adds	r1, #1
 800959a:	005b      	lsls	r3, r3, #1
 800959c:	e7ee      	b.n	800957c <__lshift+0x1c>
 800959e:	2300      	movs	r3, #0
 80095a0:	f100 0114 	add.w	r1, r0, #20
 80095a4:	f100 0210 	add.w	r2, r0, #16
 80095a8:	4618      	mov	r0, r3
 80095aa:	4553      	cmp	r3, sl
 80095ac:	db33      	blt.n	8009616 <__lshift+0xb6>
 80095ae:	6920      	ldr	r0, [r4, #16]
 80095b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095b4:	f104 0314 	add.w	r3, r4, #20
 80095b8:	f019 091f 	ands.w	r9, r9, #31
 80095bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095c4:	d02b      	beq.n	800961e <__lshift+0xbe>
 80095c6:	f1c9 0e20 	rsb	lr, r9, #32
 80095ca:	468a      	mov	sl, r1
 80095cc:	2200      	movs	r2, #0
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	fa00 f009 	lsl.w	r0, r0, r9
 80095d4:	4310      	orrs	r0, r2
 80095d6:	f84a 0b04 	str.w	r0, [sl], #4
 80095da:	f853 2b04 	ldr.w	r2, [r3], #4
 80095de:	459c      	cmp	ip, r3
 80095e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80095e4:	d8f3      	bhi.n	80095ce <__lshift+0x6e>
 80095e6:	ebac 0304 	sub.w	r3, ip, r4
 80095ea:	3b15      	subs	r3, #21
 80095ec:	f023 0303 	bic.w	r3, r3, #3
 80095f0:	3304      	adds	r3, #4
 80095f2:	f104 0015 	add.w	r0, r4, #21
 80095f6:	4560      	cmp	r0, ip
 80095f8:	bf88      	it	hi
 80095fa:	2304      	movhi	r3, #4
 80095fc:	50ca      	str	r2, [r1, r3]
 80095fe:	b10a      	cbz	r2, 8009604 <__lshift+0xa4>
 8009600:	f108 0602 	add.w	r6, r8, #2
 8009604:	3e01      	subs	r6, #1
 8009606:	4638      	mov	r0, r7
 8009608:	612e      	str	r6, [r5, #16]
 800960a:	4621      	mov	r1, r4
 800960c:	f7ff fde2 	bl	80091d4 <_Bfree>
 8009610:	4628      	mov	r0, r5
 8009612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009616:	f842 0f04 	str.w	r0, [r2, #4]!
 800961a:	3301      	adds	r3, #1
 800961c:	e7c5      	b.n	80095aa <__lshift+0x4a>
 800961e:	3904      	subs	r1, #4
 8009620:	f853 2b04 	ldr.w	r2, [r3], #4
 8009624:	f841 2f04 	str.w	r2, [r1, #4]!
 8009628:	459c      	cmp	ip, r3
 800962a:	d8f9      	bhi.n	8009620 <__lshift+0xc0>
 800962c:	e7ea      	b.n	8009604 <__lshift+0xa4>
 800962e:	bf00      	nop
 8009630:	0800a3fc 	.word	0x0800a3fc
 8009634:	0800a40d 	.word	0x0800a40d

08009638 <__mcmp>:
 8009638:	690a      	ldr	r2, [r1, #16]
 800963a:	4603      	mov	r3, r0
 800963c:	6900      	ldr	r0, [r0, #16]
 800963e:	1a80      	subs	r0, r0, r2
 8009640:	b530      	push	{r4, r5, lr}
 8009642:	d10e      	bne.n	8009662 <__mcmp+0x2a>
 8009644:	3314      	adds	r3, #20
 8009646:	3114      	adds	r1, #20
 8009648:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800964c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009650:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009654:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009658:	4295      	cmp	r5, r2
 800965a:	d003      	beq.n	8009664 <__mcmp+0x2c>
 800965c:	d205      	bcs.n	800966a <__mcmp+0x32>
 800965e:	f04f 30ff 	mov.w	r0, #4294967295
 8009662:	bd30      	pop	{r4, r5, pc}
 8009664:	42a3      	cmp	r3, r4
 8009666:	d3f3      	bcc.n	8009650 <__mcmp+0x18>
 8009668:	e7fb      	b.n	8009662 <__mcmp+0x2a>
 800966a:	2001      	movs	r0, #1
 800966c:	e7f9      	b.n	8009662 <__mcmp+0x2a>
	...

08009670 <__mdiff>:
 8009670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009674:	4689      	mov	r9, r1
 8009676:	4606      	mov	r6, r0
 8009678:	4611      	mov	r1, r2
 800967a:	4648      	mov	r0, r9
 800967c:	4614      	mov	r4, r2
 800967e:	f7ff ffdb 	bl	8009638 <__mcmp>
 8009682:	1e05      	subs	r5, r0, #0
 8009684:	d112      	bne.n	80096ac <__mdiff+0x3c>
 8009686:	4629      	mov	r1, r5
 8009688:	4630      	mov	r0, r6
 800968a:	f7ff fd63 	bl	8009154 <_Balloc>
 800968e:	4602      	mov	r2, r0
 8009690:	b928      	cbnz	r0, 800969e <__mdiff+0x2e>
 8009692:	4b3f      	ldr	r3, [pc, #252]	@ (8009790 <__mdiff+0x120>)
 8009694:	f240 2137 	movw	r1, #567	@ 0x237
 8009698:	483e      	ldr	r0, [pc, #248]	@ (8009794 <__mdiff+0x124>)
 800969a:	f000 fb67 	bl	8009d6c <__assert_func>
 800969e:	2301      	movs	r3, #1
 80096a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096a4:	4610      	mov	r0, r2
 80096a6:	b003      	add	sp, #12
 80096a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ac:	bfbc      	itt	lt
 80096ae:	464b      	movlt	r3, r9
 80096b0:	46a1      	movlt	r9, r4
 80096b2:	4630      	mov	r0, r6
 80096b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80096b8:	bfba      	itte	lt
 80096ba:	461c      	movlt	r4, r3
 80096bc:	2501      	movlt	r5, #1
 80096be:	2500      	movge	r5, #0
 80096c0:	f7ff fd48 	bl	8009154 <_Balloc>
 80096c4:	4602      	mov	r2, r0
 80096c6:	b918      	cbnz	r0, 80096d0 <__mdiff+0x60>
 80096c8:	4b31      	ldr	r3, [pc, #196]	@ (8009790 <__mdiff+0x120>)
 80096ca:	f240 2145 	movw	r1, #581	@ 0x245
 80096ce:	e7e3      	b.n	8009698 <__mdiff+0x28>
 80096d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096d4:	6926      	ldr	r6, [r4, #16]
 80096d6:	60c5      	str	r5, [r0, #12]
 80096d8:	f109 0310 	add.w	r3, r9, #16
 80096dc:	f109 0514 	add.w	r5, r9, #20
 80096e0:	f104 0e14 	add.w	lr, r4, #20
 80096e4:	f100 0b14 	add.w	fp, r0, #20
 80096e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096f0:	9301      	str	r3, [sp, #4]
 80096f2:	46d9      	mov	r9, fp
 80096f4:	f04f 0c00 	mov.w	ip, #0
 80096f8:	9b01      	ldr	r3, [sp, #4]
 80096fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009702:	9301      	str	r3, [sp, #4]
 8009704:	fa1f f38a 	uxth.w	r3, sl
 8009708:	4619      	mov	r1, r3
 800970a:	b283      	uxth	r3, r0
 800970c:	1acb      	subs	r3, r1, r3
 800970e:	0c00      	lsrs	r0, r0, #16
 8009710:	4463      	add	r3, ip
 8009712:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009716:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800971a:	b29b      	uxth	r3, r3
 800971c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009720:	4576      	cmp	r6, lr
 8009722:	f849 3b04 	str.w	r3, [r9], #4
 8009726:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800972a:	d8e5      	bhi.n	80096f8 <__mdiff+0x88>
 800972c:	1b33      	subs	r3, r6, r4
 800972e:	3b15      	subs	r3, #21
 8009730:	f023 0303 	bic.w	r3, r3, #3
 8009734:	3415      	adds	r4, #21
 8009736:	3304      	adds	r3, #4
 8009738:	42a6      	cmp	r6, r4
 800973a:	bf38      	it	cc
 800973c:	2304      	movcc	r3, #4
 800973e:	441d      	add	r5, r3
 8009740:	445b      	add	r3, fp
 8009742:	461e      	mov	r6, r3
 8009744:	462c      	mov	r4, r5
 8009746:	4544      	cmp	r4, r8
 8009748:	d30e      	bcc.n	8009768 <__mdiff+0xf8>
 800974a:	f108 0103 	add.w	r1, r8, #3
 800974e:	1b49      	subs	r1, r1, r5
 8009750:	f021 0103 	bic.w	r1, r1, #3
 8009754:	3d03      	subs	r5, #3
 8009756:	45a8      	cmp	r8, r5
 8009758:	bf38      	it	cc
 800975a:	2100      	movcc	r1, #0
 800975c:	440b      	add	r3, r1
 800975e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009762:	b191      	cbz	r1, 800978a <__mdiff+0x11a>
 8009764:	6117      	str	r7, [r2, #16]
 8009766:	e79d      	b.n	80096a4 <__mdiff+0x34>
 8009768:	f854 1b04 	ldr.w	r1, [r4], #4
 800976c:	46e6      	mov	lr, ip
 800976e:	0c08      	lsrs	r0, r1, #16
 8009770:	fa1c fc81 	uxtah	ip, ip, r1
 8009774:	4471      	add	r1, lr
 8009776:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800977a:	b289      	uxth	r1, r1
 800977c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009780:	f846 1b04 	str.w	r1, [r6], #4
 8009784:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009788:	e7dd      	b.n	8009746 <__mdiff+0xd6>
 800978a:	3f01      	subs	r7, #1
 800978c:	e7e7      	b.n	800975e <__mdiff+0xee>
 800978e:	bf00      	nop
 8009790:	0800a3fc 	.word	0x0800a3fc
 8009794:	0800a40d 	.word	0x0800a40d

08009798 <__d2b>:
 8009798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800979c:	460f      	mov	r7, r1
 800979e:	2101      	movs	r1, #1
 80097a0:	ec59 8b10 	vmov	r8, r9, d0
 80097a4:	4616      	mov	r6, r2
 80097a6:	f7ff fcd5 	bl	8009154 <_Balloc>
 80097aa:	4604      	mov	r4, r0
 80097ac:	b930      	cbnz	r0, 80097bc <__d2b+0x24>
 80097ae:	4602      	mov	r2, r0
 80097b0:	4b23      	ldr	r3, [pc, #140]	@ (8009840 <__d2b+0xa8>)
 80097b2:	4824      	ldr	r0, [pc, #144]	@ (8009844 <__d2b+0xac>)
 80097b4:	f240 310f 	movw	r1, #783	@ 0x30f
 80097b8:	f000 fad8 	bl	8009d6c <__assert_func>
 80097bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097c4:	b10d      	cbz	r5, 80097ca <__d2b+0x32>
 80097c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097ca:	9301      	str	r3, [sp, #4]
 80097cc:	f1b8 0300 	subs.w	r3, r8, #0
 80097d0:	d023      	beq.n	800981a <__d2b+0x82>
 80097d2:	4668      	mov	r0, sp
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	f7ff fd84 	bl	80092e2 <__lo0bits>
 80097da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097de:	b1d0      	cbz	r0, 8009816 <__d2b+0x7e>
 80097e0:	f1c0 0320 	rsb	r3, r0, #32
 80097e4:	fa02 f303 	lsl.w	r3, r2, r3
 80097e8:	430b      	orrs	r3, r1
 80097ea:	40c2      	lsrs	r2, r0
 80097ec:	6163      	str	r3, [r4, #20]
 80097ee:	9201      	str	r2, [sp, #4]
 80097f0:	9b01      	ldr	r3, [sp, #4]
 80097f2:	61a3      	str	r3, [r4, #24]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	bf0c      	ite	eq
 80097f8:	2201      	moveq	r2, #1
 80097fa:	2202      	movne	r2, #2
 80097fc:	6122      	str	r2, [r4, #16]
 80097fe:	b1a5      	cbz	r5, 800982a <__d2b+0x92>
 8009800:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009804:	4405      	add	r5, r0
 8009806:	603d      	str	r5, [r7, #0]
 8009808:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800980c:	6030      	str	r0, [r6, #0]
 800980e:	4620      	mov	r0, r4
 8009810:	b003      	add	sp, #12
 8009812:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009816:	6161      	str	r1, [r4, #20]
 8009818:	e7ea      	b.n	80097f0 <__d2b+0x58>
 800981a:	a801      	add	r0, sp, #4
 800981c:	f7ff fd61 	bl	80092e2 <__lo0bits>
 8009820:	9b01      	ldr	r3, [sp, #4]
 8009822:	6163      	str	r3, [r4, #20]
 8009824:	3020      	adds	r0, #32
 8009826:	2201      	movs	r2, #1
 8009828:	e7e8      	b.n	80097fc <__d2b+0x64>
 800982a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800982e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009832:	6038      	str	r0, [r7, #0]
 8009834:	6918      	ldr	r0, [r3, #16]
 8009836:	f7ff fd35 	bl	80092a4 <__hi0bits>
 800983a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800983e:	e7e5      	b.n	800980c <__d2b+0x74>
 8009840:	0800a3fc 	.word	0x0800a3fc
 8009844:	0800a40d 	.word	0x0800a40d

08009848 <__sfputc_r>:
 8009848:	6893      	ldr	r3, [r2, #8]
 800984a:	3b01      	subs	r3, #1
 800984c:	2b00      	cmp	r3, #0
 800984e:	b410      	push	{r4}
 8009850:	6093      	str	r3, [r2, #8]
 8009852:	da08      	bge.n	8009866 <__sfputc_r+0x1e>
 8009854:	6994      	ldr	r4, [r2, #24]
 8009856:	42a3      	cmp	r3, r4
 8009858:	db01      	blt.n	800985e <__sfputc_r+0x16>
 800985a:	290a      	cmp	r1, #10
 800985c:	d103      	bne.n	8009866 <__sfputc_r+0x1e>
 800985e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009862:	f000 b9df 	b.w	8009c24 <__swbuf_r>
 8009866:	6813      	ldr	r3, [r2, #0]
 8009868:	1c58      	adds	r0, r3, #1
 800986a:	6010      	str	r0, [r2, #0]
 800986c:	7019      	strb	r1, [r3, #0]
 800986e:	4608      	mov	r0, r1
 8009870:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009874:	4770      	bx	lr

08009876 <__sfputs_r>:
 8009876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009878:	4606      	mov	r6, r0
 800987a:	460f      	mov	r7, r1
 800987c:	4614      	mov	r4, r2
 800987e:	18d5      	adds	r5, r2, r3
 8009880:	42ac      	cmp	r4, r5
 8009882:	d101      	bne.n	8009888 <__sfputs_r+0x12>
 8009884:	2000      	movs	r0, #0
 8009886:	e007      	b.n	8009898 <__sfputs_r+0x22>
 8009888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988c:	463a      	mov	r2, r7
 800988e:	4630      	mov	r0, r6
 8009890:	f7ff ffda 	bl	8009848 <__sfputc_r>
 8009894:	1c43      	adds	r3, r0, #1
 8009896:	d1f3      	bne.n	8009880 <__sfputs_r+0xa>
 8009898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800989c <_vfiprintf_r>:
 800989c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a0:	460d      	mov	r5, r1
 80098a2:	b09d      	sub	sp, #116	@ 0x74
 80098a4:	4614      	mov	r4, r2
 80098a6:	4698      	mov	r8, r3
 80098a8:	4606      	mov	r6, r0
 80098aa:	b118      	cbz	r0, 80098b4 <_vfiprintf_r+0x18>
 80098ac:	6a03      	ldr	r3, [r0, #32]
 80098ae:	b90b      	cbnz	r3, 80098b4 <_vfiprintf_r+0x18>
 80098b0:	f7fe fc50 	bl	8008154 <__sinit>
 80098b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098b6:	07d9      	lsls	r1, r3, #31
 80098b8:	d405      	bmi.n	80098c6 <_vfiprintf_r+0x2a>
 80098ba:	89ab      	ldrh	r3, [r5, #12]
 80098bc:	059a      	lsls	r2, r3, #22
 80098be:	d402      	bmi.n	80098c6 <_vfiprintf_r+0x2a>
 80098c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098c2:	f7fe fd50 	bl	8008366 <__retarget_lock_acquire_recursive>
 80098c6:	89ab      	ldrh	r3, [r5, #12]
 80098c8:	071b      	lsls	r3, r3, #28
 80098ca:	d501      	bpl.n	80098d0 <_vfiprintf_r+0x34>
 80098cc:	692b      	ldr	r3, [r5, #16]
 80098ce:	b99b      	cbnz	r3, 80098f8 <_vfiprintf_r+0x5c>
 80098d0:	4629      	mov	r1, r5
 80098d2:	4630      	mov	r0, r6
 80098d4:	f000 f9e4 	bl	8009ca0 <__swsetup_r>
 80098d8:	b170      	cbz	r0, 80098f8 <_vfiprintf_r+0x5c>
 80098da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098dc:	07dc      	lsls	r4, r3, #31
 80098de:	d504      	bpl.n	80098ea <_vfiprintf_r+0x4e>
 80098e0:	f04f 30ff 	mov.w	r0, #4294967295
 80098e4:	b01d      	add	sp, #116	@ 0x74
 80098e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ea:	89ab      	ldrh	r3, [r5, #12]
 80098ec:	0598      	lsls	r0, r3, #22
 80098ee:	d4f7      	bmi.n	80098e0 <_vfiprintf_r+0x44>
 80098f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098f2:	f7fe fd39 	bl	8008368 <__retarget_lock_release_recursive>
 80098f6:	e7f3      	b.n	80098e0 <_vfiprintf_r+0x44>
 80098f8:	2300      	movs	r3, #0
 80098fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80098fc:	2320      	movs	r3, #32
 80098fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009902:	f8cd 800c 	str.w	r8, [sp, #12]
 8009906:	2330      	movs	r3, #48	@ 0x30
 8009908:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ab8 <_vfiprintf_r+0x21c>
 800990c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009910:	f04f 0901 	mov.w	r9, #1
 8009914:	4623      	mov	r3, r4
 8009916:	469a      	mov	sl, r3
 8009918:	f813 2b01 	ldrb.w	r2, [r3], #1
 800991c:	b10a      	cbz	r2, 8009922 <_vfiprintf_r+0x86>
 800991e:	2a25      	cmp	r2, #37	@ 0x25
 8009920:	d1f9      	bne.n	8009916 <_vfiprintf_r+0x7a>
 8009922:	ebba 0b04 	subs.w	fp, sl, r4
 8009926:	d00b      	beq.n	8009940 <_vfiprintf_r+0xa4>
 8009928:	465b      	mov	r3, fp
 800992a:	4622      	mov	r2, r4
 800992c:	4629      	mov	r1, r5
 800992e:	4630      	mov	r0, r6
 8009930:	f7ff ffa1 	bl	8009876 <__sfputs_r>
 8009934:	3001      	adds	r0, #1
 8009936:	f000 80a7 	beq.w	8009a88 <_vfiprintf_r+0x1ec>
 800993a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800993c:	445a      	add	r2, fp
 800993e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009940:	f89a 3000 	ldrb.w	r3, [sl]
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 809f 	beq.w	8009a88 <_vfiprintf_r+0x1ec>
 800994a:	2300      	movs	r3, #0
 800994c:	f04f 32ff 	mov.w	r2, #4294967295
 8009950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009954:	f10a 0a01 	add.w	sl, sl, #1
 8009958:	9304      	str	r3, [sp, #16]
 800995a:	9307      	str	r3, [sp, #28]
 800995c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009960:	931a      	str	r3, [sp, #104]	@ 0x68
 8009962:	4654      	mov	r4, sl
 8009964:	2205      	movs	r2, #5
 8009966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800996a:	4853      	ldr	r0, [pc, #332]	@ (8009ab8 <_vfiprintf_r+0x21c>)
 800996c:	f7f6 fcb8 	bl	80002e0 <memchr>
 8009970:	9a04      	ldr	r2, [sp, #16]
 8009972:	b9d8      	cbnz	r0, 80099ac <_vfiprintf_r+0x110>
 8009974:	06d1      	lsls	r1, r2, #27
 8009976:	bf44      	itt	mi
 8009978:	2320      	movmi	r3, #32
 800997a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800997e:	0713      	lsls	r3, r2, #28
 8009980:	bf44      	itt	mi
 8009982:	232b      	movmi	r3, #43	@ 0x2b
 8009984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009988:	f89a 3000 	ldrb.w	r3, [sl]
 800998c:	2b2a      	cmp	r3, #42	@ 0x2a
 800998e:	d015      	beq.n	80099bc <_vfiprintf_r+0x120>
 8009990:	9a07      	ldr	r2, [sp, #28]
 8009992:	4654      	mov	r4, sl
 8009994:	2000      	movs	r0, #0
 8009996:	f04f 0c0a 	mov.w	ip, #10
 800999a:	4621      	mov	r1, r4
 800999c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099a0:	3b30      	subs	r3, #48	@ 0x30
 80099a2:	2b09      	cmp	r3, #9
 80099a4:	d94b      	bls.n	8009a3e <_vfiprintf_r+0x1a2>
 80099a6:	b1b0      	cbz	r0, 80099d6 <_vfiprintf_r+0x13a>
 80099a8:	9207      	str	r2, [sp, #28]
 80099aa:	e014      	b.n	80099d6 <_vfiprintf_r+0x13a>
 80099ac:	eba0 0308 	sub.w	r3, r0, r8
 80099b0:	fa09 f303 	lsl.w	r3, r9, r3
 80099b4:	4313      	orrs	r3, r2
 80099b6:	9304      	str	r3, [sp, #16]
 80099b8:	46a2      	mov	sl, r4
 80099ba:	e7d2      	b.n	8009962 <_vfiprintf_r+0xc6>
 80099bc:	9b03      	ldr	r3, [sp, #12]
 80099be:	1d19      	adds	r1, r3, #4
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	9103      	str	r1, [sp, #12]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	bfbb      	ittet	lt
 80099c8:	425b      	neglt	r3, r3
 80099ca:	f042 0202 	orrlt.w	r2, r2, #2
 80099ce:	9307      	strge	r3, [sp, #28]
 80099d0:	9307      	strlt	r3, [sp, #28]
 80099d2:	bfb8      	it	lt
 80099d4:	9204      	strlt	r2, [sp, #16]
 80099d6:	7823      	ldrb	r3, [r4, #0]
 80099d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80099da:	d10a      	bne.n	80099f2 <_vfiprintf_r+0x156>
 80099dc:	7863      	ldrb	r3, [r4, #1]
 80099de:	2b2a      	cmp	r3, #42	@ 0x2a
 80099e0:	d132      	bne.n	8009a48 <_vfiprintf_r+0x1ac>
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	1d1a      	adds	r2, r3, #4
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	9203      	str	r2, [sp, #12]
 80099ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099ee:	3402      	adds	r4, #2
 80099f0:	9305      	str	r3, [sp, #20]
 80099f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ac8 <_vfiprintf_r+0x22c>
 80099f6:	7821      	ldrb	r1, [r4, #0]
 80099f8:	2203      	movs	r2, #3
 80099fa:	4650      	mov	r0, sl
 80099fc:	f7f6 fc70 	bl	80002e0 <memchr>
 8009a00:	b138      	cbz	r0, 8009a12 <_vfiprintf_r+0x176>
 8009a02:	9b04      	ldr	r3, [sp, #16]
 8009a04:	eba0 000a 	sub.w	r0, r0, sl
 8009a08:	2240      	movs	r2, #64	@ 0x40
 8009a0a:	4082      	lsls	r2, r0
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	3401      	adds	r4, #1
 8009a10:	9304      	str	r3, [sp, #16]
 8009a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a16:	4829      	ldr	r0, [pc, #164]	@ (8009abc <_vfiprintf_r+0x220>)
 8009a18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a1c:	2206      	movs	r2, #6
 8009a1e:	f7f6 fc5f 	bl	80002e0 <memchr>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d03f      	beq.n	8009aa6 <_vfiprintf_r+0x20a>
 8009a26:	4b26      	ldr	r3, [pc, #152]	@ (8009ac0 <_vfiprintf_r+0x224>)
 8009a28:	bb1b      	cbnz	r3, 8009a72 <_vfiprintf_r+0x1d6>
 8009a2a:	9b03      	ldr	r3, [sp, #12]
 8009a2c:	3307      	adds	r3, #7
 8009a2e:	f023 0307 	bic.w	r3, r3, #7
 8009a32:	3308      	adds	r3, #8
 8009a34:	9303      	str	r3, [sp, #12]
 8009a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a38:	443b      	add	r3, r7
 8009a3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a3c:	e76a      	b.n	8009914 <_vfiprintf_r+0x78>
 8009a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a42:	460c      	mov	r4, r1
 8009a44:	2001      	movs	r0, #1
 8009a46:	e7a8      	b.n	800999a <_vfiprintf_r+0xfe>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	3401      	adds	r4, #1
 8009a4c:	9305      	str	r3, [sp, #20]
 8009a4e:	4619      	mov	r1, r3
 8009a50:	f04f 0c0a 	mov.w	ip, #10
 8009a54:	4620      	mov	r0, r4
 8009a56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a5a:	3a30      	subs	r2, #48	@ 0x30
 8009a5c:	2a09      	cmp	r2, #9
 8009a5e:	d903      	bls.n	8009a68 <_vfiprintf_r+0x1cc>
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d0c6      	beq.n	80099f2 <_vfiprintf_r+0x156>
 8009a64:	9105      	str	r1, [sp, #20]
 8009a66:	e7c4      	b.n	80099f2 <_vfiprintf_r+0x156>
 8009a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e7f0      	b.n	8009a54 <_vfiprintf_r+0x1b8>
 8009a72:	ab03      	add	r3, sp, #12
 8009a74:	9300      	str	r3, [sp, #0]
 8009a76:	462a      	mov	r2, r5
 8009a78:	4b12      	ldr	r3, [pc, #72]	@ (8009ac4 <_vfiprintf_r+0x228>)
 8009a7a:	a904      	add	r1, sp, #16
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f7fd ff37 	bl	80078f0 <_printf_float>
 8009a82:	4607      	mov	r7, r0
 8009a84:	1c78      	adds	r0, r7, #1
 8009a86:	d1d6      	bne.n	8009a36 <_vfiprintf_r+0x19a>
 8009a88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a8a:	07d9      	lsls	r1, r3, #31
 8009a8c:	d405      	bmi.n	8009a9a <_vfiprintf_r+0x1fe>
 8009a8e:	89ab      	ldrh	r3, [r5, #12]
 8009a90:	059a      	lsls	r2, r3, #22
 8009a92:	d402      	bmi.n	8009a9a <_vfiprintf_r+0x1fe>
 8009a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a96:	f7fe fc67 	bl	8008368 <__retarget_lock_release_recursive>
 8009a9a:	89ab      	ldrh	r3, [r5, #12]
 8009a9c:	065b      	lsls	r3, r3, #25
 8009a9e:	f53f af1f 	bmi.w	80098e0 <_vfiprintf_r+0x44>
 8009aa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009aa4:	e71e      	b.n	80098e4 <_vfiprintf_r+0x48>
 8009aa6:	ab03      	add	r3, sp, #12
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	462a      	mov	r2, r5
 8009aac:	4b05      	ldr	r3, [pc, #20]	@ (8009ac4 <_vfiprintf_r+0x228>)
 8009aae:	a904      	add	r1, sp, #16
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f7fe f9a5 	bl	8007e00 <_printf_i>
 8009ab6:	e7e4      	b.n	8009a82 <_vfiprintf_r+0x1e6>
 8009ab8:	0800a466 	.word	0x0800a466
 8009abc:	0800a470 	.word	0x0800a470
 8009ac0:	080078f1 	.word	0x080078f1
 8009ac4:	08009877 	.word	0x08009877
 8009ac8:	0800a46c 	.word	0x0800a46c

08009acc <__sflush_r>:
 8009acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad4:	0716      	lsls	r6, r2, #28
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	460c      	mov	r4, r1
 8009ada:	d454      	bmi.n	8009b86 <__sflush_r+0xba>
 8009adc:	684b      	ldr	r3, [r1, #4]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	dc02      	bgt.n	8009ae8 <__sflush_r+0x1c>
 8009ae2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	dd48      	ble.n	8009b7a <__sflush_r+0xae>
 8009ae8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009aea:	2e00      	cmp	r6, #0
 8009aec:	d045      	beq.n	8009b7a <__sflush_r+0xae>
 8009aee:	2300      	movs	r3, #0
 8009af0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009af4:	682f      	ldr	r7, [r5, #0]
 8009af6:	6a21      	ldr	r1, [r4, #32]
 8009af8:	602b      	str	r3, [r5, #0]
 8009afa:	d030      	beq.n	8009b5e <__sflush_r+0x92>
 8009afc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009afe:	89a3      	ldrh	r3, [r4, #12]
 8009b00:	0759      	lsls	r1, r3, #29
 8009b02:	d505      	bpl.n	8009b10 <__sflush_r+0x44>
 8009b04:	6863      	ldr	r3, [r4, #4]
 8009b06:	1ad2      	subs	r2, r2, r3
 8009b08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b0a:	b10b      	cbz	r3, 8009b10 <__sflush_r+0x44>
 8009b0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b0e:	1ad2      	subs	r2, r2, r3
 8009b10:	2300      	movs	r3, #0
 8009b12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b14:	6a21      	ldr	r1, [r4, #32]
 8009b16:	4628      	mov	r0, r5
 8009b18:	47b0      	blx	r6
 8009b1a:	1c43      	adds	r3, r0, #1
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	d106      	bne.n	8009b2e <__sflush_r+0x62>
 8009b20:	6829      	ldr	r1, [r5, #0]
 8009b22:	291d      	cmp	r1, #29
 8009b24:	d82b      	bhi.n	8009b7e <__sflush_r+0xb2>
 8009b26:	4a2a      	ldr	r2, [pc, #168]	@ (8009bd0 <__sflush_r+0x104>)
 8009b28:	40ca      	lsrs	r2, r1
 8009b2a:	07d6      	lsls	r6, r2, #31
 8009b2c:	d527      	bpl.n	8009b7e <__sflush_r+0xb2>
 8009b2e:	2200      	movs	r2, #0
 8009b30:	6062      	str	r2, [r4, #4]
 8009b32:	04d9      	lsls	r1, r3, #19
 8009b34:	6922      	ldr	r2, [r4, #16]
 8009b36:	6022      	str	r2, [r4, #0]
 8009b38:	d504      	bpl.n	8009b44 <__sflush_r+0x78>
 8009b3a:	1c42      	adds	r2, r0, #1
 8009b3c:	d101      	bne.n	8009b42 <__sflush_r+0x76>
 8009b3e:	682b      	ldr	r3, [r5, #0]
 8009b40:	b903      	cbnz	r3, 8009b44 <__sflush_r+0x78>
 8009b42:	6560      	str	r0, [r4, #84]	@ 0x54
 8009b44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b46:	602f      	str	r7, [r5, #0]
 8009b48:	b1b9      	cbz	r1, 8009b7a <__sflush_r+0xae>
 8009b4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b4e:	4299      	cmp	r1, r3
 8009b50:	d002      	beq.n	8009b58 <__sflush_r+0x8c>
 8009b52:	4628      	mov	r0, r5
 8009b54:	f7ff f9fe 	bl	8008f54 <_free_r>
 8009b58:	2300      	movs	r3, #0
 8009b5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b5c:	e00d      	b.n	8009b7a <__sflush_r+0xae>
 8009b5e:	2301      	movs	r3, #1
 8009b60:	4628      	mov	r0, r5
 8009b62:	47b0      	blx	r6
 8009b64:	4602      	mov	r2, r0
 8009b66:	1c50      	adds	r0, r2, #1
 8009b68:	d1c9      	bne.n	8009afe <__sflush_r+0x32>
 8009b6a:	682b      	ldr	r3, [r5, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d0c6      	beq.n	8009afe <__sflush_r+0x32>
 8009b70:	2b1d      	cmp	r3, #29
 8009b72:	d001      	beq.n	8009b78 <__sflush_r+0xac>
 8009b74:	2b16      	cmp	r3, #22
 8009b76:	d11e      	bne.n	8009bb6 <__sflush_r+0xea>
 8009b78:	602f      	str	r7, [r5, #0]
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	e022      	b.n	8009bc4 <__sflush_r+0xf8>
 8009b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b82:	b21b      	sxth	r3, r3
 8009b84:	e01b      	b.n	8009bbe <__sflush_r+0xf2>
 8009b86:	690f      	ldr	r7, [r1, #16]
 8009b88:	2f00      	cmp	r7, #0
 8009b8a:	d0f6      	beq.n	8009b7a <__sflush_r+0xae>
 8009b8c:	0793      	lsls	r3, r2, #30
 8009b8e:	680e      	ldr	r6, [r1, #0]
 8009b90:	bf08      	it	eq
 8009b92:	694b      	ldreq	r3, [r1, #20]
 8009b94:	600f      	str	r7, [r1, #0]
 8009b96:	bf18      	it	ne
 8009b98:	2300      	movne	r3, #0
 8009b9a:	eba6 0807 	sub.w	r8, r6, r7
 8009b9e:	608b      	str	r3, [r1, #8]
 8009ba0:	f1b8 0f00 	cmp.w	r8, #0
 8009ba4:	dde9      	ble.n	8009b7a <__sflush_r+0xae>
 8009ba6:	6a21      	ldr	r1, [r4, #32]
 8009ba8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009baa:	4643      	mov	r3, r8
 8009bac:	463a      	mov	r2, r7
 8009bae:	4628      	mov	r0, r5
 8009bb0:	47b0      	blx	r6
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	dc08      	bgt.n	8009bc8 <__sflush_r+0xfc>
 8009bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bbe:	81a3      	strh	r3, [r4, #12]
 8009bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc8:	4407      	add	r7, r0
 8009bca:	eba8 0800 	sub.w	r8, r8, r0
 8009bce:	e7e7      	b.n	8009ba0 <__sflush_r+0xd4>
 8009bd0:	20400001 	.word	0x20400001

08009bd4 <_fflush_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	690b      	ldr	r3, [r1, #16]
 8009bd8:	4605      	mov	r5, r0
 8009bda:	460c      	mov	r4, r1
 8009bdc:	b913      	cbnz	r3, 8009be4 <_fflush_r+0x10>
 8009bde:	2500      	movs	r5, #0
 8009be0:	4628      	mov	r0, r5
 8009be2:	bd38      	pop	{r3, r4, r5, pc}
 8009be4:	b118      	cbz	r0, 8009bee <_fflush_r+0x1a>
 8009be6:	6a03      	ldr	r3, [r0, #32]
 8009be8:	b90b      	cbnz	r3, 8009bee <_fflush_r+0x1a>
 8009bea:	f7fe fab3 	bl	8008154 <__sinit>
 8009bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d0f3      	beq.n	8009bde <_fflush_r+0xa>
 8009bf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009bf8:	07d0      	lsls	r0, r2, #31
 8009bfa:	d404      	bmi.n	8009c06 <_fflush_r+0x32>
 8009bfc:	0599      	lsls	r1, r3, #22
 8009bfe:	d402      	bmi.n	8009c06 <_fflush_r+0x32>
 8009c00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c02:	f7fe fbb0 	bl	8008366 <__retarget_lock_acquire_recursive>
 8009c06:	4628      	mov	r0, r5
 8009c08:	4621      	mov	r1, r4
 8009c0a:	f7ff ff5f 	bl	8009acc <__sflush_r>
 8009c0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c10:	07da      	lsls	r2, r3, #31
 8009c12:	4605      	mov	r5, r0
 8009c14:	d4e4      	bmi.n	8009be0 <_fflush_r+0xc>
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	059b      	lsls	r3, r3, #22
 8009c1a:	d4e1      	bmi.n	8009be0 <_fflush_r+0xc>
 8009c1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c1e:	f7fe fba3 	bl	8008368 <__retarget_lock_release_recursive>
 8009c22:	e7dd      	b.n	8009be0 <_fflush_r+0xc>

08009c24 <__swbuf_r>:
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c26:	460e      	mov	r6, r1
 8009c28:	4614      	mov	r4, r2
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	b118      	cbz	r0, 8009c36 <__swbuf_r+0x12>
 8009c2e:	6a03      	ldr	r3, [r0, #32]
 8009c30:	b90b      	cbnz	r3, 8009c36 <__swbuf_r+0x12>
 8009c32:	f7fe fa8f 	bl	8008154 <__sinit>
 8009c36:	69a3      	ldr	r3, [r4, #24]
 8009c38:	60a3      	str	r3, [r4, #8]
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	071a      	lsls	r2, r3, #28
 8009c3e:	d501      	bpl.n	8009c44 <__swbuf_r+0x20>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	b943      	cbnz	r3, 8009c56 <__swbuf_r+0x32>
 8009c44:	4621      	mov	r1, r4
 8009c46:	4628      	mov	r0, r5
 8009c48:	f000 f82a 	bl	8009ca0 <__swsetup_r>
 8009c4c:	b118      	cbz	r0, 8009c56 <__swbuf_r+0x32>
 8009c4e:	f04f 37ff 	mov.w	r7, #4294967295
 8009c52:	4638      	mov	r0, r7
 8009c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	6922      	ldr	r2, [r4, #16]
 8009c5a:	1a98      	subs	r0, r3, r2
 8009c5c:	6963      	ldr	r3, [r4, #20]
 8009c5e:	b2f6      	uxtb	r6, r6
 8009c60:	4283      	cmp	r3, r0
 8009c62:	4637      	mov	r7, r6
 8009c64:	dc05      	bgt.n	8009c72 <__swbuf_r+0x4e>
 8009c66:	4621      	mov	r1, r4
 8009c68:	4628      	mov	r0, r5
 8009c6a:	f7ff ffb3 	bl	8009bd4 <_fflush_r>
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d1ed      	bne.n	8009c4e <__swbuf_r+0x2a>
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	3b01      	subs	r3, #1
 8009c76:	60a3      	str	r3, [r4, #8]
 8009c78:	6823      	ldr	r3, [r4, #0]
 8009c7a:	1c5a      	adds	r2, r3, #1
 8009c7c:	6022      	str	r2, [r4, #0]
 8009c7e:	701e      	strb	r6, [r3, #0]
 8009c80:	6962      	ldr	r2, [r4, #20]
 8009c82:	1c43      	adds	r3, r0, #1
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d004      	beq.n	8009c92 <__swbuf_r+0x6e>
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	07db      	lsls	r3, r3, #31
 8009c8c:	d5e1      	bpl.n	8009c52 <__swbuf_r+0x2e>
 8009c8e:	2e0a      	cmp	r6, #10
 8009c90:	d1df      	bne.n	8009c52 <__swbuf_r+0x2e>
 8009c92:	4621      	mov	r1, r4
 8009c94:	4628      	mov	r0, r5
 8009c96:	f7ff ff9d 	bl	8009bd4 <_fflush_r>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	d0d9      	beq.n	8009c52 <__swbuf_r+0x2e>
 8009c9e:	e7d6      	b.n	8009c4e <__swbuf_r+0x2a>

08009ca0 <__swsetup_r>:
 8009ca0:	b538      	push	{r3, r4, r5, lr}
 8009ca2:	4b29      	ldr	r3, [pc, #164]	@ (8009d48 <__swsetup_r+0xa8>)
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	6818      	ldr	r0, [r3, #0]
 8009ca8:	460c      	mov	r4, r1
 8009caa:	b118      	cbz	r0, 8009cb4 <__swsetup_r+0x14>
 8009cac:	6a03      	ldr	r3, [r0, #32]
 8009cae:	b90b      	cbnz	r3, 8009cb4 <__swsetup_r+0x14>
 8009cb0:	f7fe fa50 	bl	8008154 <__sinit>
 8009cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cb8:	0719      	lsls	r1, r3, #28
 8009cba:	d422      	bmi.n	8009d02 <__swsetup_r+0x62>
 8009cbc:	06da      	lsls	r2, r3, #27
 8009cbe:	d407      	bmi.n	8009cd0 <__swsetup_r+0x30>
 8009cc0:	2209      	movs	r2, #9
 8009cc2:	602a      	str	r2, [r5, #0]
 8009cc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc8:	81a3      	strh	r3, [r4, #12]
 8009cca:	f04f 30ff 	mov.w	r0, #4294967295
 8009cce:	e033      	b.n	8009d38 <__swsetup_r+0x98>
 8009cd0:	0758      	lsls	r0, r3, #29
 8009cd2:	d512      	bpl.n	8009cfa <__swsetup_r+0x5a>
 8009cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cd6:	b141      	cbz	r1, 8009cea <__swsetup_r+0x4a>
 8009cd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cdc:	4299      	cmp	r1, r3
 8009cde:	d002      	beq.n	8009ce6 <__swsetup_r+0x46>
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	f7ff f937 	bl	8008f54 <_free_r>
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cf0:	81a3      	strh	r3, [r4, #12]
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	6063      	str	r3, [r4, #4]
 8009cf6:	6923      	ldr	r3, [r4, #16]
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	89a3      	ldrh	r3, [r4, #12]
 8009cfc:	f043 0308 	orr.w	r3, r3, #8
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	6923      	ldr	r3, [r4, #16]
 8009d04:	b94b      	cbnz	r3, 8009d1a <__swsetup_r+0x7a>
 8009d06:	89a3      	ldrh	r3, [r4, #12]
 8009d08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d10:	d003      	beq.n	8009d1a <__swsetup_r+0x7a>
 8009d12:	4621      	mov	r1, r4
 8009d14:	4628      	mov	r0, r5
 8009d16:	f000 f8b3 	bl	8009e80 <__smakebuf_r>
 8009d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d1e:	f013 0201 	ands.w	r2, r3, #1
 8009d22:	d00a      	beq.n	8009d3a <__swsetup_r+0x9a>
 8009d24:	2200      	movs	r2, #0
 8009d26:	60a2      	str	r2, [r4, #8]
 8009d28:	6962      	ldr	r2, [r4, #20]
 8009d2a:	4252      	negs	r2, r2
 8009d2c:	61a2      	str	r2, [r4, #24]
 8009d2e:	6922      	ldr	r2, [r4, #16]
 8009d30:	b942      	cbnz	r2, 8009d44 <__swsetup_r+0xa4>
 8009d32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d36:	d1c5      	bne.n	8009cc4 <__swsetup_r+0x24>
 8009d38:	bd38      	pop	{r3, r4, r5, pc}
 8009d3a:	0799      	lsls	r1, r3, #30
 8009d3c:	bf58      	it	pl
 8009d3e:	6962      	ldrpl	r2, [r4, #20]
 8009d40:	60a2      	str	r2, [r4, #8]
 8009d42:	e7f4      	b.n	8009d2e <__swsetup_r+0x8e>
 8009d44:	2000      	movs	r0, #0
 8009d46:	e7f7      	b.n	8009d38 <__swsetup_r+0x98>
 8009d48:	2400001c 	.word	0x2400001c

08009d4c <_sbrk_r>:
 8009d4c:	b538      	push	{r3, r4, r5, lr}
 8009d4e:	4d06      	ldr	r5, [pc, #24]	@ (8009d68 <_sbrk_r+0x1c>)
 8009d50:	2300      	movs	r3, #0
 8009d52:	4604      	mov	r4, r0
 8009d54:	4608      	mov	r0, r1
 8009d56:	602b      	str	r3, [r5, #0]
 8009d58:	f7f7 fcd8 	bl	800170c <_sbrk>
 8009d5c:	1c43      	adds	r3, r0, #1
 8009d5e:	d102      	bne.n	8009d66 <_sbrk_r+0x1a>
 8009d60:	682b      	ldr	r3, [r5, #0]
 8009d62:	b103      	cbz	r3, 8009d66 <_sbrk_r+0x1a>
 8009d64:	6023      	str	r3, [r4, #0]
 8009d66:	bd38      	pop	{r3, r4, r5, pc}
 8009d68:	2400054c 	.word	0x2400054c

08009d6c <__assert_func>:
 8009d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d6e:	4614      	mov	r4, r2
 8009d70:	461a      	mov	r2, r3
 8009d72:	4b09      	ldr	r3, [pc, #36]	@ (8009d98 <__assert_func+0x2c>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4605      	mov	r5, r0
 8009d78:	68d8      	ldr	r0, [r3, #12]
 8009d7a:	b14c      	cbz	r4, 8009d90 <__assert_func+0x24>
 8009d7c:	4b07      	ldr	r3, [pc, #28]	@ (8009d9c <__assert_func+0x30>)
 8009d7e:	9100      	str	r1, [sp, #0]
 8009d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d84:	4906      	ldr	r1, [pc, #24]	@ (8009da0 <__assert_func+0x34>)
 8009d86:	462b      	mov	r3, r5
 8009d88:	f000 f842 	bl	8009e10 <fiprintf>
 8009d8c:	f000 f8d6 	bl	8009f3c <abort>
 8009d90:	4b04      	ldr	r3, [pc, #16]	@ (8009da4 <__assert_func+0x38>)
 8009d92:	461c      	mov	r4, r3
 8009d94:	e7f3      	b.n	8009d7e <__assert_func+0x12>
 8009d96:	bf00      	nop
 8009d98:	2400001c 	.word	0x2400001c
 8009d9c:	0800a481 	.word	0x0800a481
 8009da0:	0800a48e 	.word	0x0800a48e
 8009da4:	0800a4bc 	.word	0x0800a4bc

08009da8 <_calloc_r>:
 8009da8:	b570      	push	{r4, r5, r6, lr}
 8009daa:	fba1 5402 	umull	r5, r4, r1, r2
 8009dae:	b934      	cbnz	r4, 8009dbe <_calloc_r+0x16>
 8009db0:	4629      	mov	r1, r5
 8009db2:	f7ff f943 	bl	800903c <_malloc_r>
 8009db6:	4606      	mov	r6, r0
 8009db8:	b928      	cbnz	r0, 8009dc6 <_calloc_r+0x1e>
 8009dba:	4630      	mov	r0, r6
 8009dbc:	bd70      	pop	{r4, r5, r6, pc}
 8009dbe:	220c      	movs	r2, #12
 8009dc0:	6002      	str	r2, [r0, #0]
 8009dc2:	2600      	movs	r6, #0
 8009dc4:	e7f9      	b.n	8009dba <_calloc_r+0x12>
 8009dc6:	462a      	mov	r2, r5
 8009dc8:	4621      	mov	r1, r4
 8009dca:	f7fe fa4e 	bl	800826a <memset>
 8009dce:	e7f4      	b.n	8009dba <_calloc_r+0x12>

08009dd0 <__ascii_mbtowc>:
 8009dd0:	b082      	sub	sp, #8
 8009dd2:	b901      	cbnz	r1, 8009dd6 <__ascii_mbtowc+0x6>
 8009dd4:	a901      	add	r1, sp, #4
 8009dd6:	b142      	cbz	r2, 8009dea <__ascii_mbtowc+0x1a>
 8009dd8:	b14b      	cbz	r3, 8009dee <__ascii_mbtowc+0x1e>
 8009dda:	7813      	ldrb	r3, [r2, #0]
 8009ddc:	600b      	str	r3, [r1, #0]
 8009dde:	7812      	ldrb	r2, [r2, #0]
 8009de0:	1e10      	subs	r0, r2, #0
 8009de2:	bf18      	it	ne
 8009de4:	2001      	movne	r0, #1
 8009de6:	b002      	add	sp, #8
 8009de8:	4770      	bx	lr
 8009dea:	4610      	mov	r0, r2
 8009dec:	e7fb      	b.n	8009de6 <__ascii_mbtowc+0x16>
 8009dee:	f06f 0001 	mvn.w	r0, #1
 8009df2:	e7f8      	b.n	8009de6 <__ascii_mbtowc+0x16>

08009df4 <__ascii_wctomb>:
 8009df4:	4603      	mov	r3, r0
 8009df6:	4608      	mov	r0, r1
 8009df8:	b141      	cbz	r1, 8009e0c <__ascii_wctomb+0x18>
 8009dfa:	2aff      	cmp	r2, #255	@ 0xff
 8009dfc:	d904      	bls.n	8009e08 <__ascii_wctomb+0x14>
 8009dfe:	228a      	movs	r2, #138	@ 0x8a
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	f04f 30ff 	mov.w	r0, #4294967295
 8009e06:	4770      	bx	lr
 8009e08:	700a      	strb	r2, [r1, #0]
 8009e0a:	2001      	movs	r0, #1
 8009e0c:	4770      	bx	lr
	...

08009e10 <fiprintf>:
 8009e10:	b40e      	push	{r1, r2, r3}
 8009e12:	b503      	push	{r0, r1, lr}
 8009e14:	4601      	mov	r1, r0
 8009e16:	ab03      	add	r3, sp, #12
 8009e18:	4805      	ldr	r0, [pc, #20]	@ (8009e30 <fiprintf+0x20>)
 8009e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e1e:	6800      	ldr	r0, [r0, #0]
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	f7ff fd3b 	bl	800989c <_vfiprintf_r>
 8009e26:	b002      	add	sp, #8
 8009e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e2c:	b003      	add	sp, #12
 8009e2e:	4770      	bx	lr
 8009e30:	2400001c 	.word	0x2400001c

08009e34 <__swhatbuf_r>:
 8009e34:	b570      	push	{r4, r5, r6, lr}
 8009e36:	460c      	mov	r4, r1
 8009e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e3c:	2900      	cmp	r1, #0
 8009e3e:	b096      	sub	sp, #88	@ 0x58
 8009e40:	4615      	mov	r5, r2
 8009e42:	461e      	mov	r6, r3
 8009e44:	da0d      	bge.n	8009e62 <__swhatbuf_r+0x2e>
 8009e46:	89a3      	ldrh	r3, [r4, #12]
 8009e48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e4c:	f04f 0100 	mov.w	r1, #0
 8009e50:	bf14      	ite	ne
 8009e52:	2340      	movne	r3, #64	@ 0x40
 8009e54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e58:	2000      	movs	r0, #0
 8009e5a:	6031      	str	r1, [r6, #0]
 8009e5c:	602b      	str	r3, [r5, #0]
 8009e5e:	b016      	add	sp, #88	@ 0x58
 8009e60:	bd70      	pop	{r4, r5, r6, pc}
 8009e62:	466a      	mov	r2, sp
 8009e64:	f000 f848 	bl	8009ef8 <_fstat_r>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	dbec      	blt.n	8009e46 <__swhatbuf_r+0x12>
 8009e6c:	9901      	ldr	r1, [sp, #4]
 8009e6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e76:	4259      	negs	r1, r3
 8009e78:	4159      	adcs	r1, r3
 8009e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e7e:	e7eb      	b.n	8009e58 <__swhatbuf_r+0x24>

08009e80 <__smakebuf_r>:
 8009e80:	898b      	ldrh	r3, [r1, #12]
 8009e82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e84:	079d      	lsls	r5, r3, #30
 8009e86:	4606      	mov	r6, r0
 8009e88:	460c      	mov	r4, r1
 8009e8a:	d507      	bpl.n	8009e9c <__smakebuf_r+0x1c>
 8009e8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e90:	6023      	str	r3, [r4, #0]
 8009e92:	6123      	str	r3, [r4, #16]
 8009e94:	2301      	movs	r3, #1
 8009e96:	6163      	str	r3, [r4, #20]
 8009e98:	b003      	add	sp, #12
 8009e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e9c:	ab01      	add	r3, sp, #4
 8009e9e:	466a      	mov	r2, sp
 8009ea0:	f7ff ffc8 	bl	8009e34 <__swhatbuf_r>
 8009ea4:	9f00      	ldr	r7, [sp, #0]
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	4630      	mov	r0, r6
 8009eac:	f7ff f8c6 	bl	800903c <_malloc_r>
 8009eb0:	b948      	cbnz	r0, 8009ec6 <__smakebuf_r+0x46>
 8009eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eb6:	059a      	lsls	r2, r3, #22
 8009eb8:	d4ee      	bmi.n	8009e98 <__smakebuf_r+0x18>
 8009eba:	f023 0303 	bic.w	r3, r3, #3
 8009ebe:	f043 0302 	orr.w	r3, r3, #2
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	e7e2      	b.n	8009e8c <__smakebuf_r+0xc>
 8009ec6:	89a3      	ldrh	r3, [r4, #12]
 8009ec8:	6020      	str	r0, [r4, #0]
 8009eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	9b01      	ldr	r3, [sp, #4]
 8009ed2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ed6:	b15b      	cbz	r3, 8009ef0 <__smakebuf_r+0x70>
 8009ed8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009edc:	4630      	mov	r0, r6
 8009ede:	f000 f81d 	bl	8009f1c <_isatty_r>
 8009ee2:	b128      	cbz	r0, 8009ef0 <__smakebuf_r+0x70>
 8009ee4:	89a3      	ldrh	r3, [r4, #12]
 8009ee6:	f023 0303 	bic.w	r3, r3, #3
 8009eea:	f043 0301 	orr.w	r3, r3, #1
 8009eee:	81a3      	strh	r3, [r4, #12]
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	431d      	orrs	r5, r3
 8009ef4:	81a5      	strh	r5, [r4, #12]
 8009ef6:	e7cf      	b.n	8009e98 <__smakebuf_r+0x18>

08009ef8 <_fstat_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4d07      	ldr	r5, [pc, #28]	@ (8009f18 <_fstat_r+0x20>)
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	4608      	mov	r0, r1
 8009f02:	4611      	mov	r1, r2
 8009f04:	602b      	str	r3, [r5, #0]
 8009f06:	f7f7 fbd8 	bl	80016ba <_fstat>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	d102      	bne.n	8009f14 <_fstat_r+0x1c>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	b103      	cbz	r3, 8009f14 <_fstat_r+0x1c>
 8009f12:	6023      	str	r3, [r4, #0]
 8009f14:	bd38      	pop	{r3, r4, r5, pc}
 8009f16:	bf00      	nop
 8009f18:	2400054c 	.word	0x2400054c

08009f1c <_isatty_r>:
 8009f1c:	b538      	push	{r3, r4, r5, lr}
 8009f1e:	4d06      	ldr	r5, [pc, #24]	@ (8009f38 <_isatty_r+0x1c>)
 8009f20:	2300      	movs	r3, #0
 8009f22:	4604      	mov	r4, r0
 8009f24:	4608      	mov	r0, r1
 8009f26:	602b      	str	r3, [r5, #0]
 8009f28:	f7f7 fbd7 	bl	80016da <_isatty>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d102      	bne.n	8009f36 <_isatty_r+0x1a>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	b103      	cbz	r3, 8009f36 <_isatty_r+0x1a>
 8009f34:	6023      	str	r3, [r4, #0]
 8009f36:	bd38      	pop	{r3, r4, r5, pc}
 8009f38:	2400054c 	.word	0x2400054c

08009f3c <abort>:
 8009f3c:	b508      	push	{r3, lr}
 8009f3e:	2006      	movs	r0, #6
 8009f40:	f000 f82c 	bl	8009f9c <raise>
 8009f44:	2001      	movs	r0, #1
 8009f46:	f7f7 fb68 	bl	800161a <_exit>

08009f4a <_raise_r>:
 8009f4a:	291f      	cmp	r1, #31
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4605      	mov	r5, r0
 8009f50:	460c      	mov	r4, r1
 8009f52:	d904      	bls.n	8009f5e <_raise_r+0x14>
 8009f54:	2316      	movs	r3, #22
 8009f56:	6003      	str	r3, [r0, #0]
 8009f58:	f04f 30ff 	mov.w	r0, #4294967295
 8009f5c:	bd38      	pop	{r3, r4, r5, pc}
 8009f5e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f60:	b112      	cbz	r2, 8009f68 <_raise_r+0x1e>
 8009f62:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f66:	b94b      	cbnz	r3, 8009f7c <_raise_r+0x32>
 8009f68:	4628      	mov	r0, r5
 8009f6a:	f000 f831 	bl	8009fd0 <_getpid_r>
 8009f6e:	4622      	mov	r2, r4
 8009f70:	4601      	mov	r1, r0
 8009f72:	4628      	mov	r0, r5
 8009f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f78:	f000 b818 	b.w	8009fac <_kill_r>
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d00a      	beq.n	8009f96 <_raise_r+0x4c>
 8009f80:	1c59      	adds	r1, r3, #1
 8009f82:	d103      	bne.n	8009f8c <_raise_r+0x42>
 8009f84:	2316      	movs	r3, #22
 8009f86:	6003      	str	r3, [r0, #0]
 8009f88:	2001      	movs	r0, #1
 8009f8a:	e7e7      	b.n	8009f5c <_raise_r+0x12>
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f92:	4620      	mov	r0, r4
 8009f94:	4798      	blx	r3
 8009f96:	2000      	movs	r0, #0
 8009f98:	e7e0      	b.n	8009f5c <_raise_r+0x12>
	...

08009f9c <raise>:
 8009f9c:	4b02      	ldr	r3, [pc, #8]	@ (8009fa8 <raise+0xc>)
 8009f9e:	4601      	mov	r1, r0
 8009fa0:	6818      	ldr	r0, [r3, #0]
 8009fa2:	f7ff bfd2 	b.w	8009f4a <_raise_r>
 8009fa6:	bf00      	nop
 8009fa8:	2400001c 	.word	0x2400001c

08009fac <_kill_r>:
 8009fac:	b538      	push	{r3, r4, r5, lr}
 8009fae:	4d07      	ldr	r5, [pc, #28]	@ (8009fcc <_kill_r+0x20>)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	4608      	mov	r0, r1
 8009fb6:	4611      	mov	r1, r2
 8009fb8:	602b      	str	r3, [r5, #0]
 8009fba:	f7f7 fb1e 	bl	80015fa <_kill>
 8009fbe:	1c43      	adds	r3, r0, #1
 8009fc0:	d102      	bne.n	8009fc8 <_kill_r+0x1c>
 8009fc2:	682b      	ldr	r3, [r5, #0]
 8009fc4:	b103      	cbz	r3, 8009fc8 <_kill_r+0x1c>
 8009fc6:	6023      	str	r3, [r4, #0]
 8009fc8:	bd38      	pop	{r3, r4, r5, pc}
 8009fca:	bf00      	nop
 8009fcc:	2400054c 	.word	0x2400054c

08009fd0 <_getpid_r>:
 8009fd0:	f7f7 bb0b 	b.w	80015ea <_getpid>

08009fd4 <lroundf>:
 8009fd4:	ee10 1a10 	vmov	r1, s0
 8009fd8:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8009fdc:	2900      	cmp	r1, #0
 8009fde:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8009fe2:	bfac      	ite	ge
 8009fe4:	2001      	movge	r0, #1
 8009fe6:	f04f 30ff 	movlt.w	r0, #4294967295
 8009fea:	2a1e      	cmp	r2, #30
 8009fec:	dc1a      	bgt.n	800a024 <lroundf+0x50>
 8009fee:	2a00      	cmp	r2, #0
 8009ff0:	da03      	bge.n	8009ffa <lroundf+0x26>
 8009ff2:	3201      	adds	r2, #1
 8009ff4:	bf18      	it	ne
 8009ff6:	2000      	movne	r0, #0
 8009ff8:	4770      	bx	lr
 8009ffa:	2a16      	cmp	r2, #22
 8009ffc:	bfd8      	it	le
 8009ffe:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800a002:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800a006:	bfd8      	it	le
 800a008:	4113      	asrle	r3, r2
 800a00a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800a00e:	bfcd      	iteet	gt
 800a010:	3b96      	subgt	r3, #150	@ 0x96
 800a012:	185b      	addle	r3, r3, r1
 800a014:	f1c2 0217 	rsble	r2, r2, #23
 800a018:	fa01 f303 	lslgt.w	r3, r1, r3
 800a01c:	bfd8      	it	le
 800a01e:	40d3      	lsrle	r3, r2
 800a020:	4358      	muls	r0, r3
 800a022:	4770      	bx	lr
 800a024:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a028:	ee17 0a90 	vmov	r0, s15
 800a02c:	4770      	bx	lr
	...

0800a030 <_init>:
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a032:	bf00      	nop
 800a034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a036:	bc08      	pop	{r3}
 800a038:	469e      	mov	lr, r3
 800a03a:	4770      	bx	lr

0800a03c <_fini>:
 800a03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a03e:	bf00      	nop
 800a040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a042:	bc08      	pop	{r3}
 800a044:	469e      	mov	lr, r3
 800a046:	4770      	bx	lr
