Classic Timing Analyzer report for ripple_carry
Fri Nov 02 04:19:52 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.575 ns   ; y[2] ; s[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 14.575 ns       ; y[2] ; s[3] ;
; N/A   ; None              ; 13.641 ns       ; x[2] ; s[3] ;
; N/A   ; None              ; 13.530 ns       ; cin  ; s[3] ;
; N/A   ; None              ; 13.480 ns       ; y[2] ; cout ;
; N/A   ; None              ; 13.228 ns       ; y[2] ; s[2] ;
; N/A   ; None              ; 13.037 ns       ; y[0] ; s[3] ;
; N/A   ; None              ; 12.970 ns       ; y[1] ; s[3] ;
; N/A   ; None              ; 12.718 ns       ; x[0] ; s[3] ;
; N/A   ; None              ; 12.546 ns       ; x[2] ; cout ;
; N/A   ; None              ; 12.484 ns       ; cin  ; s[1] ;
; N/A   ; None              ; 12.435 ns       ; cin  ; cout ;
; N/A   ; None              ; 12.246 ns       ; x[2] ; s[2] ;
; N/A   ; None              ; 12.224 ns       ; x[1] ; s[3] ;
; N/A   ; None              ; 12.137 ns       ; cin  ; s[2] ;
; N/A   ; None              ; 11.991 ns       ; y[0] ; s[1] ;
; N/A   ; None              ; 11.942 ns       ; y[0] ; cout ;
; N/A   ; None              ; 11.927 ns       ; y[1] ; s[1] ;
; N/A   ; None              ; 11.889 ns       ; x[3] ; s[3] ;
; N/A   ; None              ; 11.875 ns       ; y[1] ; cout ;
; N/A   ; None              ; 11.672 ns       ; x[0] ; s[1] ;
; N/A   ; None              ; 11.644 ns       ; y[0] ; s[2] ;
; N/A   ; None              ; 11.623 ns       ; x[0] ; cout ;
; N/A   ; None              ; 11.584 ns       ; y[1] ; s[2] ;
; N/A   ; None              ; 11.347 ns       ; y[3] ; s[3] ;
; N/A   ; None              ; 11.340 ns       ; x[1] ; s[1] ;
; N/A   ; None              ; 11.325 ns       ; x[0] ; s[2] ;
; N/A   ; None              ; 11.129 ns       ; x[1] ; cout ;
; N/A   ; None              ; 10.834 ns       ; x[1] ; s[2] ;
; N/A   ; None              ; 10.793 ns       ; x[3] ; cout ;
; N/A   ; None              ; 10.732 ns       ; cin  ; s[0] ;
; N/A   ; None              ; 10.248 ns       ; y[3] ; cout ;
; N/A   ; None              ; 10.241 ns       ; y[0] ; s[0] ;
; N/A   ; None              ; 9.920 ns        ; x[0] ; s[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 02 04:19:52 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry -c ripple_carry --timing_analysis_only
Info: Longest tpd from source pin "y[2]" to destination pin "s[3]" is 14.575 ns
    Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 3; PIN Node = 'y[2]'
    Info: 2: + IC(6.723 ns) + CELL(0.278 ns) = 7.835 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; COMB Node = 'fulladd:stage2|cout~1'
    Info: 3: + IC(0.305 ns) + CELL(0.521 ns) = 8.661 ns; Loc. = LCCOMB_X2_Y7_N6; Fanout = 2; COMB Node = 'fulladd:stage2|cout~2'
    Info: 4: + IC(0.316 ns) + CELL(0.544 ns) = 9.521 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'fulladd:stage3|s'
    Info: 5: + IC(2.038 ns) + CELL(3.016 ns) = 14.575 ns; Loc. = PIN_A3; Fanout = 0; PIN Node = 's[3]'
    Info: Total cell delay = 5.193 ns ( 35.63 % )
    Info: Total interconnect delay = 9.382 ns ( 64.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Fri Nov 02 04:19:52 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


