$date
	Sun Aug 17 22:06:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
0"
0!
$end
#5
b0 %
b0 &
1"
#10
0"
#15
1"
#20
b1 %
0"
1#
0$
#25
b10 %
b1 &
1"
#30
0"
#35
b10 &
1"
#40
b11 %
0"
0#
#45
b0 %
b11 &
1"
#50
b1 %
1!
0"
1#
#55
b10 %
0!
b1 &
1"
#60
0"
#65
b10 &
1"
#70
b11 %
0"
0#
#75
b0 %
b11 &
1"
#80
b1 %
1!
0"
1#
#85
b10 %
0!
b1 &
1"
#90
0"
#95
b10 &
1"
#100
0"
#105
1"
#110
b11 %
0"
0#
#115
b0 %
b11 &
1"
#120
b1 %
1!
0"
1#
#125
b10 %
0!
b1 &
1"
#130
0"
#135
b10 &
1"
#140
0"
#145
1"
#150
0"
