// Seed: 2705635846
module module_0 (
    input wor id_0,
    input uwire id_1
    , id_6,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_3 = id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input tri id_6,
    output logic id_7,
    input tri0 id_8,
    input wire id_9
);
  always @(posedge 1) begin : LABEL_0
    id_7 <= id_9 - id_3;
    if (1) begin : LABEL_0
      assign id_1 = 1;
      id_11(id_11, 1);
      wait (1 == 1);
    end
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_1,
      id_9
  );
endmodule
