Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 19:51:01 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_4c_2h_wrapper_timing_summary_routed.rpt -pb design_1_4c_2h_wrapper_timing_summary_routed.pb -rpx design_1_4c_2h_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_4c_2h_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.650  -142207.859                  35926                85818        0.049        0.000                      0                85818        3.750        0.000                       0                 33878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.650  -142207.859                  35926                85818        0.049        0.000                      0                85818        3.750        0.000                       0                 33878  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        35926  Failing Endpoints,  Worst Slack       -6.650ns,  Total Violation  -142207.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.650ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.899ns  (logic 3.225ns (20.284%)  route 12.674ns (79.716%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.772    18.910    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.563    12.742    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.260    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                 -6.650    

Slack (VIOLATED) :        -6.633ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.783ns  (logic 3.225ns (20.434%)  route 12.558ns (79.566%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.682    16.876    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X80Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.000 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp_1/O
                         net (fo=4, routed)           1.794    18.794    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.539    12.718    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.161    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                 -6.633    

Slack (VIOLATED) :        -6.631ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 3.225ns (20.322%)  route 12.644ns (79.678%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.742    18.880    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.539    12.718    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.250    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -18.880    
  -------------------------------------------------------------------
                         slack                                 -6.631    

Slack (VIOLATED) :        -6.628ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 3.225ns (20.220%)  route 12.725ns (79.780%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 12.814 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.823    18.961    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.635    12.814    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.332    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -18.961    
  -------------------------------------------------------------------
                         slack                                 -6.628    

Slack (VIOLATED) :        -6.627ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.946ns  (logic 3.225ns (20.225%)  route 12.720ns (79.775%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 12.811 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.818    18.956    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.632    12.811    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.926    
                         clock uncertainty           -0.154    12.772    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.329    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                 -6.627    

Slack (VIOLATED) :        -6.613ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_31_reg_17860_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.893ns  (logic 3.171ns (19.952%)  route 12.722ns (80.048%))
  Logic Levels:           16  (CARRY4=1 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.649     2.943    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X42Y60         FDRE                                         r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_31_reg_17860_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_31_reg_17860_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.678     4.139    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_31_reg_17860_pp0_iter2_reg
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     4.263 f  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.656     4.919    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.043 f  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.576     5.619    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.124     5.743 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          1.305     7.048    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X31Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.172 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[13]_i_27/O
                         net (fo=1, routed)           0.740     7.912    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[13]
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.036 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[13]_i_7/O
                         net (fo=1, routed)           0.639     8.675    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[13]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.799 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[13]_i_2/O
                         net (fo=1, routed)           0.720     9.519    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[13]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.643 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[13]_i_1/O
                         net (fo=4, routed)           0.667    10.310    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[13]
    SLICE_X52Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.434 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[13]_i_1/O
                         net (fo=4, routed)           0.538    10.972    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[13]
    SLICE_X53Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.096 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[13]_i_1/O
                         net (fo=3, routed)           0.579    11.675    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[13]
    SLICE_X54Y58         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    12.285 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/O[3]
                         net (fo=2, routed)           0.827    13.112    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.307    13.419 f  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[15]_i_3/O
                         net (fo=2, routed)           0.166    13.585    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.709 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_1_0891_fu_1002[0]_i_2/O
                         net (fo=8, routed)           0.639    14.348    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_hart_V_fu_510_reg[0]
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.472 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.560    15.033    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p1
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.157 f  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp_1/O
                         net (fo=39, routed)          0.961    16.117    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.241 f  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.727    16.969    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp/O
                         net (fo=4, routed)           1.743    18.836    design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.616    12.795    design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.224    design_1_4c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -18.836    
  -------------------------------------------------------------------
                         slack                                 -6.613    

Slack (VIOLATED) :        -6.596ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.828ns  (logic 3.101ns (19.592%)  route 12.727ns (80.408%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 12.814 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          1.103    16.779    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X73Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.903 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp/O
                         net (fo=4, routed)           1.936    18.839    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.635    12.814    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.243    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                 -6.596    

Slack (VIOLATED) :        -6.591ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.845ns  (logic 3.225ns (20.353%)  route 12.620ns (79.647%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.718    18.856    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.568    12.747    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.862    
                         clock uncertainty           -0.154    12.708    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.265    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                 -6.591    

Slack (VIOLATED) :        -6.562ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.727ns  (logic 3.101ns (19.717%)  route 12.626ns (80.283%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          1.103    16.779    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X73Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.903 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp/O
                         net (fo=4, routed)           1.835    18.738    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.568    12.747    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.862    
                         clock uncertainty           -0.154    12.708    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.176    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.176    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                 -6.562    

Slack (VIOLATED) :        -6.557ns  (required time - arrival time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.889ns  (logic 3.225ns (20.298%)  route 12.664ns (79.702%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.717     3.011    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X73Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y27         FDRE (Prop_fdre_C_Q)         0.456     3.467 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.641     4.108    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_destination_V_reg_17848_pp0_iter2_reg[0]
    SLICE_X75Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.232 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7/O
                         net (fo=20, routed)          0.872     5.104    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_7_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4/O
                         net (fo=4, routed)           0.475     5.704    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_19_fu_1358[31]_i_4_n_0
    SLICE_X75Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[31]_i_75/O
                         net (fo=64, routed)          0.825     6.653    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[31]_i_7_14
    SLICE_X70Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_27/O
                         net (fo=1, routed)           0.799     7.576    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_1_0__0[14]
    SLICE_X70Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_7/O
                         net (fo=1, routed)           1.043     8.744    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/mux_3_0__8[14]
    SLICE_X84Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.868 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_325_32_1_1_U100/e_from_i_rv1_fu_834[14]_i_2/O
                         net (fo=1, routed)           0.644     9.512    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/tmp_21_fu_13091_p34[14]
    SLICE_X87Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.636 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_fu_834[14]_i_1/O
                         net (fo=4, routed)           0.709    10.345    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/i_to_e_rv1_1_fu_13322_p3[14]
    SLICE_X92Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/e_from_i_rv1_load_reg_18543[14]_i_1/O
                         net (fo=4, routed)           0.694    11.163    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[14]
    SLICE_X92Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U73/rv1_reg_18596[14]_i_1/O
                         net (fo=3, routed)           0.501    11.788    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/rv1_fu_9225_p4[14]
    SLICE_X94Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.192 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.192    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/result2_reg_18672_reg[14]_i_3_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.515 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_from_e_address_V_fu_846_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.637    13.153    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/result_41_fu_9309_p2[2]
    SLICE_X92Y31         LUT6 (Prop_lut6_I3_O)        0.306    13.459 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_address_V_fu_846[17]_i_1/O
                         net (fo=2, routed)           0.324    13.783    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/e_to_m_is_valid_V_reg_18280_reg[0][1]
    SLICE_X92Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.907 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/m_from_e_load_reg_17625[17]_i_1/O
                         net (fo=5, routed)           0.676    14.583    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_3347_p4[1]
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.124    14.707 r  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17681_pp0_iter2_reg[0]_i_3/O
                         net (fo=4, routed)           0.845    15.552    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/is_local_V_fu_3699_p2
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.676 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_comp/O
                         net (fo=37, routed)          0.393    16.069    design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.193 f  design_1_4c_2h_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=3, routed)           0.821    17.014    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_3_n_0_alias
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.138 r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_2/O
                         net (fo=16, routed)          1.762    18.900    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.646    12.825    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.343    design_1_4c_2h_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -18.900    
  -------------------------------------------------------------------
                         slack                                 -6.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_state_result_0_0884_fu_990_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_result_fu_1822_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.739%)  route 0.230ns (55.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.580     0.916    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X65Y50         FDRE                                         r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_state_result_0_0884_fu_990_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_state_result_0_0884_fu_990_reg[19]/Q
                         net (fo=2, routed)           0.230     1.286    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U78/w_from_m_result_fu_1822_reg[31]_0[19]
    SLICE_X65Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.331 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/mux_21_32_1_1_U78/w_from_m_result_fu_1822[19]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/m_to_w_result_fu_9622_p4[19]
    SLICE_X65Y49         FDRE                                         r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_result_fu_1822_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.854     1.220    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X65Y49         FDRE                                         r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_result_fu_1822_reg[19]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/w_from_m_result_fu_1822_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.803%)  route 0.242ns (63.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.558     0.894    design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X48Y37         FDRE                                         r  design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_4c_2h_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[47]/Q
                         net (fo=3, routed)           0.242     1.277    design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[47]
    SLICE_X53Y39         FDRE                                         r  design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.823     1.189    design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X53Y39         FDRE                                         r  design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_4c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.520%)  route 0.225ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.552     0.888    design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X53Y94         FDRE                                         r  design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_4c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/Q
                         net (fo=2, routed)           0.225     1.254    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[32]
    SLICE_X47Y95         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.824     1.190    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y95         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.047     1.202    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/start_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.418%)  route 0.246ns (63.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.643     0.979    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X110Y48        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=3, routed)           0.246     1.366    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/rs_wreq_n_112
    SLICE_X110Y53        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/start_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.908     1.274    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X110Y53        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/start_addr_reg[7]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.070     1.314    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/start_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.279%)  route 0.465ns (76.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.553     0.889    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X53Y98         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/Q
                         net (fo=1, routed)           0.465     1.494    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[17]
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.954     1.320    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.035     1.285    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.440    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_pp0_iter5_reg_reg[31]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.574     0.910    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X63Y83         FDRE                                         r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_reg[31]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965[31]
    SLICE_X62Y82         SRL16E                                       r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_pp0_iter5_reg_reg[31]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.840     1.206    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X62Y82         SRL16E                                       r  design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_pp0_iter5_reg_reg[31]_srl5/CLK
                         clock pessimism             -0.283     0.923    
    SLICE_X62Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.106    design_1_4c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/nbi_V_3_reg_17965_pp0_iter5_reg_reg[31]_srl5
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_pp0_iter1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.332%)  route 0.214ns (56.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.548     0.884    design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X50Y27         FDRE                                         r  design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_reg[20]/Q
                         net (fo=1, routed)           0.214     1.262    design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306[20]
    SLICE_X46Y25         FDRE                                         r  design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_pp0_iter1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.813     1.179    design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/ap_clk
    SLICE_X46Y25         FDRE                                         r  design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_pp0_iter1_reg_reg[20]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.063     1.207    design_1_4c_2h_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169/reg_file_3_reg_18306_pp0_iter1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.504%)  route 0.185ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.557     0.893    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X46Y97         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[14]/Q
                         net (fo=1, routed)           0.185     1.225    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq_n_52
    SLICE_X51Y97         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.821     1.187    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X51Y97         FDRE                                         r  design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[16]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.018     1.170    design_1_4c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.301%)  route 0.254ns (57.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.615     0.951    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]/Q
                         net (fo=1, routed)           0.254     1.345    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2[11]
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.045     1.390 r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[11]_i_1__1_n_0
    SLICE_X102Y50        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.879     1.245    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X102Y50        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.120     1.335    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.301%)  route 0.254ns (57.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.615     0.951    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X101Y49        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]/Q
                         net (fo=1, routed)           0.254     1.345    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2[20]
    SLICE_X100Y50        LUT4 (Prop_lut4_I0_O)        0.045     1.390 r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[20]_i_1__1_n_0
    SLICE_X100Y50        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.879     1.245    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X100Y50        FDRE                                         r  design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.120     1.335    design_1_4c_2h_i/multihart_ip_3/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y20    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y23    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y26    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y26    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y24    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y29    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y21    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y28    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y27    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y25    design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y107  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y104  design_1_4c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.124ns (8.603%)  route 1.317ns (91.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.317     1.317    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.441 r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y102        FDRE                                         r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       1.700     2.879    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y102        FDRE                                         r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.045ns (8.452%)  route 0.487ns (91.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.487     0.487    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.532 r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.532    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y102        FDRE                                         r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_4c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_4c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_4c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33878, routed)       0.931     1.297    design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y102        FDRE                                         r  design_1_4c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





