<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axis_dwidth_converter_0_1_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_axis_dwidth_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_pipe_sel_0_1_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_pipe_sel_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_maxtri3x3_shift2_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_maxtri3x3_shift2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sobel3x3_algorithm_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_sobel3x3_algorithm_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_canny_NonMaxSupp_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_canny_NonMaxSupp_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_maxtri3x3_shift_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_maxtri3x3_shift_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_canny_HystThreshold_0_0_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_canny_HystThreshold_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_maxtri3x3_shift_0_1_synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_maxtri3x3_shift_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_maxtri3x3_shift_0_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="design_1_pipe_sel_0_1_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift2_0_0_synth_1"/>
		<Parent Id="design_1_sobel3x3_algorithm_0_0_synth_1"/>
		<Parent Id="design_1_canny_NonMaxSupp_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift_0_0_synth_1"/>
		<Parent Id="design_1_canny_HystThreshold_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="design_1_pipe_sel_0_1_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift2_0_0_synth_1"/>
		<Parent Id="design_1_sobel3x3_algorithm_0_0_synth_1"/>
		<Parent Id="design_1_canny_NonMaxSupp_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift_0_0_synth_1"/>
		<Parent Id="design_1_canny_HystThreshold_0_0_synth_1"/>
		<Parent Id="design_1_maxtri3x3_shift_0_1_synth_1"/>
	</Run>
</Runs>

