
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\single_port_ram_21_8'.
Generating RTLIL representation for module `\single_port_ram_128_8'.
Generating RTLIL representation for module `\a25_icache'.
Warning: wire '\o_stall' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:323.2-323.52.
Warning: reg '\read_miss' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:477.8-477.63.
Generating RTLIL representation for module `\a25_fetch'.
Generating RTLIL representation for module `\a25_decode'.
Generating RTLIL representation for module `\a25_shifter_quick'.
Generating RTLIL representation for module `\a25_shifter_full'.
Generating RTLIL representation for module `\a25_barrel_shift'.
Generating RTLIL representation for module `\a25_register_bank'.
Generating RTLIL representation for module `\a25_multiply'.
Generating RTLIL representation for module `\a25_alu'.
Generating RTLIL representation for module `\a25_execute'.
Generating RTLIL representation for module `\a25_dcache'.
Generating RTLIL representation for module `\a25_mem'.
Generating RTLIL representation for module `\a25_write_back'.
Generating RTLIL representation for module `\a25_wishbone_buf'.
Warning: reg '\push' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7202.8-7202.107.
Warning: reg '\pop' is assigned in a continuous assignment at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7203.8-7203.62.
Generating RTLIL representation for module `\a25_wishbone'.
Generating RTLIL representation for module `\a25_coprocessor'.
Generating RTLIL representation for module `\arm_core'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: arm_core            
root of   0 design levels: a25_coprocessor     
root of   1 design levels: a25_wishbone        
root of   0 design levels: a25_wishbone_buf    
root of   0 design levels: a25_write_back      
root of   2 design levels: a25_mem             
root of   1 design levels: a25_dcache          
root of   2 design levels: a25_execute         
root of   0 design levels: a25_alu             
root of   0 design levels: a25_multiply        
root of   0 design levels: a25_register_bank   
root of   1 design levels: a25_barrel_shift    
root of   0 design levels: a25_shifter_full    
root of   0 design levels: a25_shifter_quick   
root of   0 design levels: a25_decode          
root of   2 design levels: a25_fetch           
root of   1 design levels: a25_icache          
root of   0 design levels: single_port_ram_128_8
root of   0 design levels: single_port_ram_21_8
Automatically selected arm_core as design top module.

2.2. Analyzing design hierarchy..
Top module:  \arm_core
Used module:     \a25_coprocessor
Used module:     \a25_wishbone
Used module:         \a25_wishbone_buf
Used module:     \a25_write_back
Used module:     \a25_mem
Used module:         \a25_dcache
Used module:             \single_port_ram_128_8
Used module:             \single_port_ram_21_8
Used module:     \a25_execute
Used module:         \a25_register_bank
Used module:         \a25_multiply
Used module:         \a25_alu
Used module:         \a25_barrel_shift
Used module:             \a25_shifter_quick
Used module:             \a25_shifter_full
Used module:     \a25_decode
Used module:     \a25_fetch
Used module:         \a25_icache

2.3. Analyzing design hierarchy..
Top module:  \arm_core
Used module:     \a25_coprocessor
Used module:     \a25_wishbone
Used module:         \a25_wishbone_buf
Used module:     \a25_write_back
Used module:     \a25_mem
Used module:         \a25_dcache
Used module:             \single_port_ram_128_8
Used module:             \single_port_ram_21_8
Used module:     \a25_execute
Used module:         \a25_register_bank
Used module:         \a25_multiply
Used module:         \a25_alu
Used module:         \a25_barrel_shift
Used module:             \a25_shifter_quick
Used module:             \a25_shifter_full
Used module:     \a25_decode
Used module:     \a25_fetch
Used module:         \a25_icache
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7671$3346 in module a25_coprocessor.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338 in module a25_coprocessor.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325 in module a25_wishbone.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7275$3303 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7269$3300 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267 in module a25_wishbone_buf.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7213$3261 in module a25_wishbone_buf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7205$3257 in module a25_wishbone_buf.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872 in module a25_dcache.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6013$2860 in module a25_dcache.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840 in module a25_dcache.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440 in module a25_multiply.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4349$2375 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4323$2374 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4128$2196 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789 in module a25_decode.
Marked 36 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2837$1706 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2775$1606 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2722$1568 in module a25_decode.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2573$1324 in module a25_decode.
Marked 21 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2513$1276 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2505$1269 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2497$1258 in module a25_decode.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2476$1236 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2434$1210 in module a25_decode.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2410$1193 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2380$1175 in module a25_decode.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2347$1156 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2332$1147 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2319$1129 in module a25_decode.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2289$1108 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2276$1091 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2261$1077 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2232$1029 in module a25_decode.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2203$992 in module a25_decode.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2161$975 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2113$919 in module a25_decode.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2089$905 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2074$892 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2054$876 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2032$860 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2005$821 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1989$802 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1958$774 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1935$760 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1916$740 in module a25_decode.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1891$724 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1882$717 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1872$711 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1853$701 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1831$690 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1708$614 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1670$553 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1609$535 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:439$39 in module a25_icache.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31 in module a25_icache.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26 in module a25_icache.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11 in module single_port_ram_128_8.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2 in module single_port_ram_21_8.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 295 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7621$3353'.
  Set init value: \fault_address = 0
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7620$3352'.
  Set init value: \fault_status = 8'00000000
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7617$3351'.
  Set init value: \disruptive_area = 0
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7611$3350'.
  Set init value: \updateable_area = 0
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7606$3349'.
  Set init value: \cacheable_area = 0
Found init rule in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7602$3348'.
  Set init value: \cache_control = 3'000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7398$3335'.
  Set init value: \serving_port = 3'000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7380$3334'.
  Set init value: \o_wb_stb = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7379$3333'.
  Set init value: \o_wb_cyc = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7378$3332'.
  Set init value: \o_wb_dat = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7377$3331'.
  Set init value: \o_wb_we = 1'0
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7376$3330'.
  Set init value: \o_wb_sel = 16'0000000000000000
Found init rule in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7375$3329'.
  Set init value: \o_wb_adr = 0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7194$3313'.
  Set init value: \ack_owed_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7192$3312'.
  Set init value: \wait_rdata_valid_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7191$3311'.
  Set init value: \busy_reading_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7190$3310'.
  Set init value: \wbuf_rp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7189$3309'.
  Set init value: \wbuf_wp_r = 1'0
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7188$3308'.
  Set init value: \wbuf_write_r = 2'00
Found init rule in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7178$3307'.
  Set init value: \wbuf_used_r = 2'00
Found init rule in `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7103$3244'.
  Set init value: \mem_load_rd_r = 11'00000000000
Found init rule in `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7102$3243'.
  Set init value: \mem_read_data_valid_r = 1'0
Found init rule in `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7101$3242'.
  Set init value: \mem_read_data_r = 0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6788$3239'.
  Set init value: \daddress_valid_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6784$3238'.
  Set init value: \fetch_only_stall_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6782$3237'.
  Set init value: \mem_stall_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6778$3236'.
  Set init value: \mem_load_rd_r = 11'00000000000
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6777$3235'.
  Set init value: \mem_read_data_valid_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6776$3234'.
  Set init value: \mem_read_data_r = 0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6774$3233'.
  Set init value: \cached_wb_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6773$3232'.
  Set init value: \uncached_wb_stop_r = 1'0
Found init rule in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6772$3231'.
  Set init value: \uncached_wb_req_r = 1'0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5811$3078'.
  Set init value: \wb_address = 0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5806$3077'.
  Set init value: \ex_read_hit_way = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5805$3076'.
  Set init value: \ex_read_hit_r = 1'0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5801$3075'.
  Set init value: \wb_rdata_burst = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5799$3074'.
  Set init value: \request_r = 1'0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5788$3073'.
  Set init value: \miss_address = 0
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5775$3072'.
  Set init value: \data_wdata_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5767$3071'.
  Set init value: \random_num = 4'1111
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5765$3070'.
  Set init value: \valid_bits_r = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5763$3069'.
  Set init value: \select_way = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5761$3068'.
  Set init value: \data_hit_way_r = 4'0000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5749$3067'.
  Set init value: \init_count = 9'000000000
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5748$3066'.
  Set init value: \source_sel = 4'0010
Found init rule in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5746$3065'.
  Set init value: \c_state = 4'0001
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4953$2820'.
  Set init value: \load_rd_r = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4952$2819'.
  Set init value: \read_data_filtered_r = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4947$2818'.
  Set init value: \base_address = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4938$2817'.
  Set init value: \status_bits_firq_mask = 1'1
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4936$2816'.
  Set init value: \status_bits_irq_mask = 1'1
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4933$2815'.
  Set init value: \status_bits_mode_rds_oh = 4'1000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4928$2814'.
  Set init value: \status_bits_mode = 2'11
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4926$2813'.
  Set init value: \status_bits_flags = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4893$2812'.
  Set init value: \o_exec_load_rd = 9'000000000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4892$2811'.
  Set init value: \o_byte_enable = 4'0000
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4891$2810'.
  Set init value: \o_write_enable = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4890$2809'.
  Set init value: \o_exclusive = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4889$2808'.
  Set init value: \o_priviledged = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4888$2807'.
  Set init value: \o_adex = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4887$2806'.
  Set init value: \o_daddress_valid = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4885$2805'.
  Set init value: \o_daddress = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4884$2804'.
  Set init value: \o_iaddress_valid = 1'0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4882$2803'.
  Set init value: \o_iaddress = 32'11011110101011011101111010101101
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4881$2802'.
  Set init value: \o_write_data = 0
Found init rule in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4880$2801'.
  Set init value: \o_copro_write_data = 0
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4430$2463'.
  Set init value: \product = 68'00000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4428$2462'.
  Set init value: \count = 6'000000
Found init rule in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4420$2461'.
  Set init value: \o_done = 1'0
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4095$2431'.
  Set init value: \r14_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4094$2430'.
  Set init value: \r13_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4093$2429'.
  Set init value: \r12_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4092$2428'.
  Set init value: \r11_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4091$2427'.
  Set init value: \r10_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4090$2426'.
  Set init value: \r9_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4089$2425'.
  Set init value: \r8_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4086$2424'.
  Set init value: \r14_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4085$2423'.
  Set init value: \r13_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4082$2422'.
  Set init value: \r14_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4081$2421'.
  Set init value: \r13_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4050$2420'.
  Set init value: \r14 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4049$2419'.
  Set init value: \r13 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4048$2418'.
  Set init value: \r12 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4047$2417'.
  Set init value: \r11 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4046$2416'.
  Set init value: \r10 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4045$2415'.
  Set init value: \r9 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4044$2414'.
  Set init value: \r8 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4043$2413'.
  Set init value: \r7 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4042$2412'.
  Set init value: \r6 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4041$2411'.
  Set init value: \r5 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4040$2410'.
  Set init value: \r4 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4039$2409'.
  Set init value: \r3 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4038$2408'.
  Set init value: \r2 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4037$2407'.
  Set init value: \r1 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4036$2406'.
  Set init value: \r0 = 32'11011110101011011011111011101111
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3789$2188'.
  Set init value: \use_quick_r = 1'1
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3788$2187'.
  Set init value: \full_carry_out_r = 1'0
Found init rule in `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3787$2186'.
  Set init value: \full_out_r = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1372$1875'.
  Set init value: \rd_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1371$1874'.
  Set init value: \rs_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1370$1873'.
  Set init value: \rm_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1369$1872'.
  Set init value: \rn_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1368$1871'.
  Set init value: \conflict_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1346$1870'.
  Set init value: \load_rd_d1 = 7'0000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1335$1869'.
  Set init value: \restore_base_address = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1328$1868'.
  Set init value: \firq = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1327$1867'.
  Set init value: \irq = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1311$1866'.
  Set init value: \instruction_execute_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1307$1865'.
  Set init value: \hold_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1306$1864'.
  Set init value: \hold_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1305$1863'.
  Set init value: \hold_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1304$1862'.
  Set init value: \hold_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1303$1861'.
  Set init value: \hold_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1302$1860'.
  Set init value: \hold_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1301$1859'.
  Set init value: \pre_fetch_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1300$1858'.
  Set init value: \pre_fetch_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1299$1857'.
  Set init value: \pre_fetch_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1298$1856'.
  Set init value: \pre_fetch_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1297$1855'.
  Set init value: \pre_fetch_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1296$1854'.
  Set init value: \pre_fetch_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1295$1853'.
  Set init value: \saved_current_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1294$1852'.
  Set init value: \saved_current_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1293$1851'.
  Set init value: \saved_current_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1292$1850'.
  Set init value: \saved_current_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1291$1849'.
  Set init value: \saved_current_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1290$1848'.
  Set init value: \saved_current_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1289$1847'.
  Set init value: \fetch_instruction_type_r = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1288$1846'.
  Set init value: \fetch_instruction_r = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1287$1845'.
  Set init value: \abt_status_reg = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1286$1844'.
  Set init value: \fetch_address_r = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1285$1843'.
  Set init value: \adex_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1284$1842'.
  Set init value: \iabt_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1282$1841'.
  Set init value: \dabt_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1277$1840'.
  Set init value: \control_state = 5'00000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1220$1839'.
  Set init value: \load_pc_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1087$1838'.
  Set init value: \o_copro_write_data_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1084$1837'.
  Set init value: \o_copro_operation = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1083$1836'.
  Set init value: \o_copro_num = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1082$1835'.
  Set init value: \o_copro_crm = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1081$1834'.
  Set init value: \o_copro_crn = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1080$1833'.
  Set init value: \o_copro_opcode2 = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1079$1832'.
  Set init value: \o_copro_opcode1 = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1074$1831'.
  Set init value: \o_status_bits_firq_mask_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1073$1830'.
  Set init value: \o_status_bits_irq_mask_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1072$1829'.
  Set init value: \o_status_bits_mode_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1071$1828'.
  Set init value: \o_status_bits_flags_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1070$1827'.
  Set init value: \o_reg_bank_wen = 15'000000000000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1069$1826'.
  Set init value: \o_pc_wen = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1067$1825'.
  Set init value: \o_base_address_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1066$1824'.
  Set init value: \o_write_data_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1061$1823'.
  Set init value: \o_status_bits_sel = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1060$1822'.
  Set init value: \o_byte_enable_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1059$1821'.
  Set init value: \o_pc_sel = 3'010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1058$1820'.
  Set init value: \o_daddress_sel = 4'0010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1057$1819'.
  Set init value: \o_iaddress_sel = 4'0010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1056$1818'.
  Set init value: \o_interrupt_vector_sel = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1055$1817'.
  Set init value: \o_multiply_function = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1054$1816'.
  Set init value: \o_alu_function = 9'000000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1053$1815'.
  Set init value: \o_barrel_shift_function = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1052$1814'.
  Set init value: \o_barrel_shift_data_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1051$1813'.
  Set init value: \o_barrel_shift_amount_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1050$1812'.
  Set init value: \o_rn_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1048$1811'.
  Set init value: \o_load_rd = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1047$1810'.
  Set init value: \o_rs_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1046$1809'.
  Set init value: \o_rm_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1044$1808'.
  Set init value: \o_status_bits_firq_mask = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1043$1807'.
  Set init value: \o_status_bits_irq_mask = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1042$1806'.
  Set init value: \o_status_bits_mode = 2'11
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1041$1805'.
  Set init value: \o_decode_daccess = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1040$1804'.
  Set init value: \o_decode_iaccess = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1039$1803'.
  Set init value: \o_decode_exclusive = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1038$1802'.
  Set init value: \o_condition = 4'1110
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1037$1801'.
  Set init value: \o_shift_imm_zero = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1036$1800'.
  Set init value: \o_imm_shift_amount = 5'00000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1035$1799'.
  Set init value: \o_imm32 = 0
Found init rule in `\a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:737$254'.
  Set init value: \wb_req_r = 1'0
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:288$143'.
  Set init value: \wb_address = 0
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:286$142'.
  Set init value: \address_r = 0
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:277$141'.
  Set init value: \miss_address = 0
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:262$140'.
  Set init value: \random_num = 4'1111
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:260$139'.
  Set init value: \valid_bits_r = 4'0000
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:258$138'.
  Set init value: \select_way = 4'0000
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:245$137'.
  Set init value: \init_count = 9'000000000
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:244$136'.
  Set init value: \source_sel = 4'0010
Found init rule in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:243$135'.
  Set init value: \c_state = 4'0001

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7621$3353'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7620$3352'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7617$3351'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7611$3350'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7606$3349'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7602$3348'.
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7671$3346'.
     1/1: $0\o_copro_read_data[31:0]
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
     1/4: $0\disruptive_area[31:0]
     2/4: $0\updateable_area[31:0]
     3/4: $0\cacheable_area[31:0]
     4/4: $0\cache_control[2:0]
Creating decoders for process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7636$3336'.
     1/2: $0\fault_address[31:0]
     2/2: $0\fault_status[7:0]
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7398$3335'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7380$3334'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7379$3333'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7378$3332'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7377$3331'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7376$3330'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7375$3329'.
Creating decoders for process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
     1/7: $0\serving_port[2:0]
     2/7: $0\o_wb_stb[0:0]
     3/7: $0\o_wb_cyc[0:0]
     4/7: $0\o_wb_dat[127:0]
     5/7: $0\o_wb_we[0:0]
     6/7: $0\o_wb_sel[15:0]
     7/7: $0\o_wb_adr[31:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7194$3313'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7192$3312'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7191$3311'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7190$3310'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7189$3309'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7188$3308'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7178$3307'.
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7275$3303'.
     1/1: $0\wait_rdata_valid_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7269$3300'.
     1/1: $0\busy_reading_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7242$3273'.
     1/1: $0\wbuf_rp_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
     1/9: $0\wbuf_write_r[1:0] [1]
     2/9: $0\wbuf_write_r[1:0] [0]
     3/9: $0\wbuf_wp_r[0:0]
     4/9: $0\wbuf_be_r1[15:0]
     5/9: $0\wbuf_be_r0[15:0]
     6/9: $0\wbuf_wdata_r1[127:0]
     7/9: $0\wbuf_wdata_r0[127:0]
     8/9: $0\wbuf_addr_r1[31:0]
     9/9: $0\wbuf_addr_r0[31:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7213$3261'.
     1/1: $0\ack_owed_r[0:0]
Creating decoders for process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7205$3257'.
     1/1: $0\wbuf_used_r[1:0]
Creating decoders for process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7103$3244'.
Creating decoders for process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7102$3243'.
Creating decoders for process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7101$3242'.
Creating decoders for process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
     1/3: $0\mem_load_rd_r[10:0]
     2/3: $0\mem_read_data_valid_r[0:0]
     3/3: $0\mem_read_data_r[31:0]
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6788$3239'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6784$3238'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6782$3237'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6778$3236'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6777$3235'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6776$3234'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6774$3233'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6773$3232'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6772$3231'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
     1/3: $0\mem_load_rd_r[10:0]
     2/3: $0\mem_read_data_valid_r[0:0]
     3/3: $0\mem_read_data_r[31:0]
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7009$3209'.
Creating decoders for process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7002$3203'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5811$3078'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5806$3077'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5805$3076'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5801$3075'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5799$3074'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5788$3073'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5775$3072'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5767$3071'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5765$3070'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5763$3069'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5761$3068'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5749$3067'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5748$3066'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5746$3065'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6372$3039'.
     1/1: $0\valid_bits_r[3:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6058$2875'.
     1/1: $0\ex_read_address[7:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872'.
     1/2: $0\ex_read_hit_way[3:0]
     2/2: $0\ex_read_hit_r[0:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6026$2867'.
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6013$2860'.
     1/1: $0\wb_address[31:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6001$2853'.
     1/1: $0\data_wdata_r[127:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5995$2852'.
     1/1: $0\data_hit_way_r[3:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5991$2850'.
     1/1: $0\miss_address[31:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5982$2849'.
     1/1: $0\wb_rdata_burst[127:0]
Creating decoders for process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
     1/5: $0\random_num[3:0]
     2/5: $0\select_way[3:0]
     3/5: $0\init_count[8:0]
     4/5: $0\source_sel[3:0]
     5/5: $0\c_state[3:0]
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4953$2820'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4952$2819'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4947$2818'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4938$2817'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4936$2816'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4933$2815'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4928$2814'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4926$2813'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4893$2812'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4892$2811'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4891$2810'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4890$2809'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4889$2808'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4888$2807'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4887$2806'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4885$2805'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4884$2804'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4882$2803'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4881$2802'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4880$2801'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
Creating decoders for process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5282$2738'.
     1/2: $0\load_rd_r[3:0]
     2/2: $0\read_data_filtered_r[31:0]
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4430$2463'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4428$2462'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4420$2461'.
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
     1/3: $0\product[67:0]
     2/3: $0\count[5:0]
     3/3: $0\o_done[0:0]
Creating decoders for process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
     1/5: $2\count_nxt[5:0]
     2/5: $1\count_nxt[5:0]
     3/5: $3\product_nxt[67:0]
     4/5: $2\product_nxt[67:0]
     5/5: $1\product_nxt[67:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4095$2431'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4094$2430'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4093$2429'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4092$2428'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4091$2427'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4090$2426'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4089$2425'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4086$2424'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4085$2423'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4082$2422'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4081$2421'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4050$2420'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4049$2419'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4048$2418'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4047$2417'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4046$2416'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4045$2415'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4044$2414'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4043$2413'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4042$2412'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4041$2411'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4040$2410'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4039$2409'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4038$2408'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4037$2407'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4036$2406'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4349$2375'.
     1/1: $1\o_rd[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4323$2374'.
     1/1: $1\o_rs[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4128$2196'.
     1/1: $1\decode[14:0]
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3789$2188'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3788$2187'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3787$2186'.
Creating decoders for process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3799$2184'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1372$1875'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1371$1874'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1370$1873'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1369$1872'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1368$1871'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1346$1870'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1335$1869'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1328$1868'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1327$1867'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1311$1866'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1307$1865'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1306$1864'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1305$1863'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1304$1862'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1303$1861'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1302$1860'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1301$1859'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1300$1858'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1299$1857'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1298$1856'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1297$1855'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1296$1854'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1295$1853'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1294$1852'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1293$1851'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1292$1850'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1291$1849'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1290$1848'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1289$1847'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1288$1846'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1287$1845'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1286$1844'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1285$1843'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1284$1842'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1282$1841'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1277$1840'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1220$1839'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1087$1838'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1084$1837'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1083$1836'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1082$1835'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1081$1834'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1080$1833'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1079$1832'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1074$1831'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1073$1830'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1072$1829'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1071$1828'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1070$1827'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1069$1826'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1067$1825'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1066$1824'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1061$1823'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1060$1822'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1059$1821'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1058$1820'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1057$1819'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1056$1818'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1055$1817'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1054$1816'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1053$1815'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1052$1814'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1051$1813'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1050$1812'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1048$1811'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1047$1810'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1046$1809'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1044$1808'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1043$1807'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1042$1806'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1041$1805'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1040$1804'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1039$1803'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1038$1802'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1037$1801'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1036$1800'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1035$1799'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
     1/4: $0\firq[0:0]
     2/4: $0\irq[0:0]
     3/4: $0\dabt_reg_d1[0:0]
     4/4: $0\dabt_reg[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
     1/18: $0\hold_instruction_iabt_status[7:0]
     2/18: $0\hold_instruction_address[31:0]
     3/18: $0\hold_instruction_adex[0:0]
     4/18: $0\hold_instruction_iabt[0:0]
     5/18: $0\hold_instruction_type[3:0]
     6/18: $0\hold_instruction[31:0]
     7/18: $0\pre_fetch_instruction_iabt_status[7:0]
     8/18: $0\pre_fetch_instruction_address[31:0]
     9/18: $0\pre_fetch_instruction_adex[0:0]
    10/18: $0\pre_fetch_instruction_iabt[0:0]
    11/18: $0\pre_fetch_instruction_type[3:0]
    12/18: $0\pre_fetch_instruction[31:0]
    13/18: $0\saved_current_instruction_iabt_status[7:0]
    14/18: $0\saved_current_instruction_address[31:0]
    15/18: $0\saved_current_instruction_adex[0:0]
    16/18: $0\saved_current_instruction_iabt[0:0]
    17/18: $0\saved_current_instruction_type[3:0]
    18/18: $0\saved_current_instruction[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
     1/52: $0\load_rd_d1[6:0]
     2/52: $0\restore_base_address[0:0]
     3/52: $0\fetch_instruction_type_r[3:0]
     4/52: $0\fetch_instruction_r[31:0]
     5/52: $0\abt_status_reg[7:0]
     6/52: $0\fetch_address_r[31:0]
     7/52: $0\adex_reg[0:0]
     8/52: $0\iabt_reg[0:0]
     9/52: $0\control_state[4:0]
    10/52: $0\load_pc_r[0:0]
    11/52: $0\o_copro_write_data_wen[0:0]
    12/52: $0\o_copro_operation[1:0]
    13/52: $0\o_copro_num[3:0]
    14/52: $0\o_copro_crm[3:0]
    15/52: $0\o_copro_crn[3:0]
    16/52: $0\o_copro_opcode2[2:0]
    17/52: $0\o_copro_opcode1[2:0]
    18/52: $0\o_status_bits_firq_mask_wen[0:0]
    19/52: $0\o_status_bits_irq_mask_wen[0:0]
    20/52: $0\o_status_bits_mode_wen[0:0]
    21/52: $0\o_status_bits_flags_wen[0:0]
    22/52: $0\o_reg_bank_wen[14:0]
    23/52: $0\o_pc_wen[0:0]
    24/52: $0\o_base_address_wen[0:0]
    25/52: $0\o_write_data_wen[0:0]
    26/52: $0\o_firq_not_user_mode[0:0]
    27/52: $0\o_reg_write_sel[2:0]
    28/52: $0\o_status_bits_sel[2:0]
    29/52: $0\o_byte_enable_sel[1:0]
    30/52: $0\o_pc_sel[2:0]
    31/52: $0\o_daddress_sel[3:0]
    32/52: $0\o_iaddress_sel[3:0]
    33/52: $0\o_interrupt_vector_sel[2:0]
    34/52: $0\o_multiply_function[1:0]
    35/52: $0\o_alu_function[8:0]
    36/52: $0\o_barrel_shift_function[1:0]
    37/52: $0\o_barrel_shift_data_sel[1:0]
    38/52: $0\o_barrel_shift_amount_sel[1:0]
    39/52: $0\o_rn_sel[3:0]
    40/52: $0\o_load_rd[7:0]
    41/52: $0\o_rs_sel[3:0]
    42/52: $0\o_rm_sel[3:0]
    43/52: $0\o_status_bits_firq_mask[0:0]
    44/52: $0\o_status_bits_irq_mask[0:0]
    45/52: $0\o_status_bits_mode[1:0]
    46/52: $0\o_decode_daccess[0:0]
    47/52: $0\o_decode_iaccess[0:0]
    48/52: $0\o_decode_exclusive[0:0]
    49/52: $0\o_condition[3:0]
    50/52: $0\o_shift_imm_zero[0:0]
    51/52: $0\o_imm_shift_amount[4:0]
    52/52: $0\o_imm32[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2837$1706'.
     1/36: $36\control_state_nxt[4:0]
     2/36: $35\control_state_nxt[4:0]
     3/36: $34\control_state_nxt[4:0]
     4/36: $33\control_state_nxt[4:0]
     5/36: $32\control_state_nxt[4:0]
     6/36: $31\control_state_nxt[4:0]
     7/36: $30\control_state_nxt[4:0]
     8/36: $29\control_state_nxt[4:0]
     9/36: $28\control_state_nxt[4:0]
    10/36: $27\control_state_nxt[4:0]
    11/36: $26\control_state_nxt[4:0]
    12/36: $25\control_state_nxt[4:0]
    13/36: $24\control_state_nxt[4:0]
    14/36: $23\control_state_nxt[4:0]
    15/36: $22\control_state_nxt[4:0]
    16/36: $21\control_state_nxt[4:0]
    17/36: $20\control_state_nxt[4:0]
    18/36: $19\control_state_nxt[4:0]
    19/36: $18\control_state_nxt[4:0]
    20/36: $17\control_state_nxt[4:0]
    21/36: $16\control_state_nxt[4:0]
    22/36: $15\control_state_nxt[4:0]
    23/36: $14\control_state_nxt[4:0]
    24/36: $13\control_state_nxt[4:0]
    25/36: $12\control_state_nxt[4:0]
    26/36: $11\control_state_nxt[4:0]
    27/36: $10\control_state_nxt[4:0]
    28/36: $9\control_state_nxt[4:0]
    29/36: $8\control_state_nxt[4:0]
    30/36: $7\control_state_nxt[4:0]
    31/36: $6\control_state_nxt[4:0]
    32/36: $5\control_state_nxt[4:0]
    33/36: $4\control_state_nxt[4:0]
    34/36: $3\control_state_nxt[4:0]
    35/36: $2\control_state_nxt[4:0]
    36/36: $1\control_state_nxt[4:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2775$1606'.
     1/3: $3\status_bits_firq_mask_wen_nxt[0:0]
     2/3: $2\status_bits_firq_mask_wen_nxt[0:0]
     3/3: $1\status_bits_firq_mask_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583'.
     1/10: $5\status_bits_irq_mask_wen_nxt[0:0]
     2/10: $5\status_bits_mode_wen_nxt[0:0]
     3/10: $4\status_bits_irq_mask_wen_nxt[0:0]
     4/10: $4\status_bits_mode_wen_nxt[0:0]
     5/10: $3\status_bits_irq_mask_wen_nxt[0:0]
     6/10: $3\status_bits_mode_wen_nxt[0:0]
     7/10: $2\status_bits_irq_mask_wen_nxt[0:0]
     8/10: $2\status_bits_mode_wen_nxt[0:0]
     9/10: $1\status_bits_irq_mask_wen_nxt[0:0]
    10/10: $1\status_bits_mode_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2722$1568'.
     1/3: $3\status_bits_flags_wen_nxt[0:0]
     2/3: $2\status_bits_flags_wen_nxt[0:0]
     3/3: $1\status_bits_flags_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2573$1324'.
     1/11: $11\reg_bank_wen_nxt[14:0]
     2/11: $10\reg_bank_wen_nxt[14:0]
     3/11: $9\reg_bank_wen_nxt[14:0]
     4/11: $8\reg_bank_wen_nxt[14:0]
     5/11: $7\reg_bank_wen_nxt[14:0]
     6/11: $6\reg_bank_wen_nxt[14:0]
     7/11: $5\reg_bank_wen_nxt[14:0]
     8/11: $4\reg_bank_wen_nxt[14:0]
     9/11: $3\reg_bank_wen_nxt[14:0]
    10/11: $2\reg_bank_wen_nxt[14:0]
    11/11: $1\reg_bank_wen_nxt[14:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2513$1276'.
     1/21: $21\pc_wen_nxt[0:0]
     2/21: $20\pc_wen_nxt[0:0]
     3/21: $19\pc_wen_nxt[0:0]
     4/21: $18\pc_wen_nxt[0:0]
     5/21: $17\pc_wen_nxt[0:0]
     6/21: $16\pc_wen_nxt[0:0]
     7/21: $15\pc_wen_nxt[0:0]
     8/21: $14\pc_wen_nxt[0:0]
     9/21: $13\pc_wen_nxt[0:0]
    10/21: $12\pc_wen_nxt[0:0]
    11/21: $11\pc_wen_nxt[0:0]
    12/21: $10\pc_wen_nxt[0:0]
    13/21: $9\pc_wen_nxt[0:0]
    14/21: $8\pc_wen_nxt[0:0]
    15/21: $7\pc_wen_nxt[0:0]
    16/21: $6\pc_wen_nxt[0:0]
    17/21: $5\pc_wen_nxt[0:0]
    18/21: $4\pc_wen_nxt[0:0]
    19/21: $3\pc_wen_nxt[0:0]
    20/21: $2\pc_wen_nxt[0:0]
    21/21: $1\pc_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2505$1269'.
     1/1: $1\base_address_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2497$1258'.
     1/1: $1\copro_write_data_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2476$1236'.
     1/6: $6\write_data_wen_nxt[0:0]
     2/6: $5\write_data_wen_nxt[0:0]
     3/6: $4\write_data_wen_nxt[0:0]
     4/6: $3\write_data_wen_nxt[0:0]
     5/6: $2\write_data_wen_nxt[0:0]
     6/6: $1\write_data_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2434$1210'.
     1/15: $15\alu_out_sel_nxt[3:0]
     2/15: $14\alu_out_sel_nxt[3:0]
     3/15: $13\alu_out_sel_nxt[3:0]
     4/15: $12\alu_out_sel_nxt[3:0]
     5/15: $11\alu_out_sel_nxt[3:0]
     6/15: $10\alu_out_sel_nxt[3:0]
     7/15: $9\alu_out_sel_nxt[3:0]
     8/15: $8\alu_out_sel_nxt[3:0]
     9/15: $7\alu_out_sel_nxt[3:0]
    10/15: $6\alu_out_sel_nxt[3:0]
    11/15: $5\alu_out_sel_nxt[3:0]
    12/15: $4\alu_out_sel_nxt[3:0]
    13/15: $3\alu_out_sel_nxt[3:0]
    14/15: $2\alu_out_sel_nxt[3:0]
    15/15: $1\alu_out_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2410$1193'.
     1/7: $7\alu_cout_sel_nxt[0:0]
     2/7: $6\alu_cout_sel_nxt[0:0]
     3/7: $5\alu_cout_sel_nxt[0:0]
     4/7: $4\alu_cout_sel_nxt[0:0]
     5/7: $3\alu_cout_sel_nxt[0:0]
     6/7: $2\alu_cout_sel_nxt[0:0]
     7/7: $1\alu_cout_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2380$1175'.
     1/9: $9\alu_cin_sel_nxt[1:0]
     2/9: $8\alu_cin_sel_nxt[1:0]
     3/9: $7\alu_cin_sel_nxt[1:0]
     4/9: $6\alu_cin_sel_nxt[1:0]
     5/9: $5\alu_cin_sel_nxt[1:0]
     6/9: $4\alu_cin_sel_nxt[1:0]
     7/9: $3\alu_cin_sel_nxt[1:0]
     8/9: $2\alu_cin_sel_nxt[1:0]
     9/9: $1\alu_cin_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2347$1156'.
     1/10: $10\alu_not_sel_nxt[0:0]
     2/10: $9\alu_not_sel_nxt[0:0]
     3/10: $8\alu_not_sel_nxt[0:0]
     4/10: $7\alu_not_sel_nxt[0:0]
     5/10: $6\alu_not_sel_nxt[0:0]
     6/10: $5\alu_not_sel_nxt[0:0]
     7/10: $4\alu_not_sel_nxt[0:0]
     8/10: $3\alu_not_sel_nxt[0:0]
     9/10: $2\alu_not_sel_nxt[0:0]
    10/10: $1\alu_not_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2332$1147'.
     1/3: $3\alu_swap_sel_nxt[0:0]
     2/3: $2\alu_swap_sel_nxt[0:0]
     3/3: $1\alu_swap_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2319$1129'.
     1/3: $3\o_user_mode_regs_store_nxt[0:0]
     2/3: $2\o_user_mode_regs_store_nxt[0:0]
     3/3: $1\o_user_mode_regs_store_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2289$1108'.
     1/8: $8\reg_write_sel_nxt[2:0]
     2/8: $7\reg_write_sel_nxt[2:0]
     3/8: $6\reg_write_sel_nxt[2:0]
     4/8: $5\reg_write_sel_nxt[2:0]
     5/8: $4\reg_write_sel_nxt[2:0]
     6/8: $3\reg_write_sel_nxt[2:0]
     7/8: $2\reg_write_sel_nxt[2:0]
     8/8: $1\reg_write_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2276$1091'.
     1/3: $3\status_bits_sel_nxt[2:0]
     2/3: $2\status_bits_sel_nxt[2:0]
     3/3: $1\status_bits_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2261$1077'.
     1/3: $3\byte_enable_sel_nxt[1:0]
     2/3: $2\byte_enable_sel_nxt[1:0]
     3/3: $1\byte_enable_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2232$1029'.
     1/9: $9\load_pc_nxt[0:0]
     2/9: $8\load_pc_nxt[0:0]
     3/9: $7\load_pc_nxt[0:0]
     4/9: $6\load_pc_nxt[0:0]
     5/9: $5\load_pc_nxt[0:0]
     6/9: $4\load_pc_nxt[0:0]
     7/9: $3\load_pc_nxt[0:0]
     8/9: $2\load_pc_nxt[0:0]
     9/9: $1\load_pc_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2203$992'.
     1/8: $8\pc_sel_nxt[2:0]
     2/8: $7\pc_sel_nxt[2:0]
     3/8: $6\pc_sel_nxt[2:0]
     4/8: $5\pc_sel_nxt[2:0]
     5/8: $4\pc_sel_nxt[2:0]
     6/8: $3\pc_sel_nxt[2:0]
     7/8: $2\pc_sel_nxt[2:0]
     8/8: $1\pc_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2161$975'.
     1/11: $11\daddress_sel_nxt[3:0]
     2/11: $10\daddress_sel_nxt[3:0]
     3/11: $9\daddress_sel_nxt[3:0]
     4/11: $8\daddress_sel_nxt[3:0]
     5/11: $7\daddress_sel_nxt[3:0]
     6/11: $6\daddress_sel_nxt[3:0]
     7/11: $5\daddress_sel_nxt[3:0]
     8/11: $4\daddress_sel_nxt[3:0]
     9/11: $3\daddress_sel_nxt[3:0]
    10/11: $2\daddress_sel_nxt[3:0]
    11/11: $1\daddress_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2113$919'.
     1/15: $15\iaddress_sel_nxt[3:0]
     2/15: $14\iaddress_sel_nxt[3:0]
     3/15: $13\iaddress_sel_nxt[3:0]
     4/15: $12\iaddress_sel_nxt[3:0]
     5/15: $11\iaddress_sel_nxt[3:0]
     6/15: $10\iaddress_sel_nxt[3:0]
     7/15: $9\iaddress_sel_nxt[3:0]
     8/15: $8\iaddress_sel_nxt[3:0]
     9/15: $7\iaddress_sel_nxt[3:0]
    10/15: $6\iaddress_sel_nxt[3:0]
    11/15: $5\iaddress_sel_nxt[3:0]
    12/15: $4\iaddress_sel_nxt[3:0]
    13/15: $3\iaddress_sel_nxt[3:0]
    14/15: $2\iaddress_sel_nxt[3:0]
    15/15: $1\iaddress_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2089$905'.
     1/7: $6\multiply_function_nxt[1:0]
     2/7: $5\multiply_function_nxt[1:0]
     3/7: $4\multiply_function_nxt[1:0]
     4/7: $3\multiply_function_nxt[1:0]
     5/7: $1\multiply_function_nxt[1:0] [1]
     6/7: $1\multiply_function_nxt[1:0] [0]
     7/7: $2\multiply_function_nxt[1:1]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2074$892'.
     1/3: $3\barrel_shift_function_nxt[1:0]
     2/3: $2\barrel_shift_function_nxt[1:0]
     3/3: $1\barrel_shift_function_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2054$876'.
     1/5: $5\barrel_shift_data_sel_nxt[1:0]
     2/5: $4\barrel_shift_data_sel_nxt[1:0]
     3/5: $3\barrel_shift_data_sel_nxt[1:0]
     4/5: $2\barrel_shift_data_sel_nxt[1:0]
     5/5: $1\barrel_shift_data_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2032$860'.
     1/5: $5\barrel_shift_amount_sel_nxt[1:0]
     2/5: $4\barrel_shift_amount_sel_nxt[1:0]
     3/5: $3\barrel_shift_amount_sel_nxt[1:0]
     4/5: $2\barrel_shift_amount_sel_nxt[1:0]
     5/5: $1\barrel_shift_amount_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2005$821'.
     1/1: $1\restore_base_address_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1989$802'.
     1/5: $5\pre_fetch_instruction_wen[0:0]
     2/5: $4\pre_fetch_instruction_wen[0:0]
     3/5: $3\pre_fetch_instruction_wen[0:0]
     4/5: $2\pre_fetch_instruction_wen[0:0]
     5/5: $1\pre_fetch_instruction_wen[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1958$774'.
     1/9: $9\saved_current_instruction_wen[0:0]
     2/9: $8\saved_current_instruction_wen[0:0]
     3/9: $7\saved_current_instruction_wen[0:0]
     4/9: $6\saved_current_instruction_wen[0:0]
     5/9: $5\saved_current_instruction_wen[0:0]
     6/9: $4\saved_current_instruction_wen[0:0]
     7/9: $3\saved_current_instruction_wen[0:0]
     8/9: $2\saved_current_instruction_wen[0:0]
     9/9: $1\saved_current_instruction_wen[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1935$760'.
     1/4: $4\copro_operation_nxt[1:0]
     2/4: $3\copro_operation_nxt[1:0]
     3/4: $2\copro_operation_nxt[1:0]
     4/4: $1\copro_operation_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1916$740'.
     1/4: $4\decode_iaccess_nxt[0:0]
     2/4: $3\decode_iaccess_nxt[0:0]
     3/4: $2\decode_iaccess_nxt[0:0]
     4/4: $1\decode_iaccess_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1891$724'.
     1/7: $7\decode_daccess_nxt[0:0]
     2/7: $6\decode_daccess_nxt[0:0]
     3/7: $5\decode_daccess_nxt[0:0]
     4/7: $4\decode_daccess_nxt[0:0]
     5/7: $3\decode_daccess_nxt[0:0]
     6/7: $2\decode_daccess_nxt[0:0]
     7/7: $1\decode_daccess_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1882$717'.
     1/1: $1\decode_exclusive_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1872$711'.
     1/1: $1\status_bits_firq_mask_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1853$701'.
     1/3: $3\status_bits_irq_mask_nxt[0:0]
     2/3: $2\status_bits_irq_mask_nxt[0:0]
     3/3: $1\status_bits_irq_mask_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1831$690'.
     1/4: $4\status_bits_mode_nxt[1:0]
     2/4: $3\status_bits_mode_nxt[1:0]
     3/4: $2\status_bits_mode_nxt[1:0]
     4/4: $1\status_bits_mode_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1708$614'.
     1/15: $15\mtrans_instruction_nxt[31:0]
     2/15: $14\mtrans_instruction_nxt[31:0]
     3/15: $13\mtrans_instruction_nxt[31:0]
     4/15: $12\mtrans_instruction_nxt[31:0]
     5/15: $11\mtrans_instruction_nxt[31:0]
     6/15: $10\mtrans_instruction_nxt[31:0]
     7/15: $9\mtrans_instruction_nxt[31:0]
     8/15: $8\mtrans_instruction_nxt[31:0]
     9/15: $7\mtrans_instruction_nxt[31:0]
    10/15: $6\mtrans_instruction_nxt[31:0]
    11/15: $5\mtrans_instruction_nxt[31:0]
    12/15: $4\mtrans_instruction_nxt[31:0]
    13/15: $3\mtrans_instruction_nxt[31:0]
    14/15: $2\mtrans_instruction_nxt[31:0]
    15/15: $1\mtrans_instruction_nxt[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1670$553'.
     1/15: $15\mtrans_reg2[3:0]
     2/15: $14\mtrans_reg2[3:0]
     3/15: $13\mtrans_reg2[3:0]
     4/15: $12\mtrans_reg2[3:0]
     5/15: $11\mtrans_reg2[3:0]
     6/15: $10\mtrans_reg2[3:0]
     7/15: $9\mtrans_reg2[3:0]
     8/15: $8\mtrans_reg2[3:0]
     9/15: $7\mtrans_reg2[3:0]
    10/15: $6\mtrans_reg2[3:0]
    11/15: $5\mtrans_reg2[3:0]
    12/15: $4\mtrans_reg2[3:0]
    13/15: $3\mtrans_reg2[3:0]
    14/15: $2\mtrans_reg2[3:0]
    15/15: $1\mtrans_reg2[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1609$535'.
     1/15: $15\mtrans_reg1[3:0]
     2/15: $14\mtrans_reg1[3:0]
     3/15: $13\mtrans_reg1[3:0]
     4/15: $12\mtrans_reg1[3:0]
     5/15: $11\mtrans_reg1[3:0]
     6/15: $10\mtrans_reg1[3:0]
     7/15: $9\mtrans_reg1[3:0]
     8/15: $8\mtrans_reg1[3:0]
     9/15: $7\mtrans_reg1[3:0]
    10/15: $6\mtrans_reg1[3:0]
    11/15: $5\mtrans_reg1[3:0]
    12/15: $4\mtrans_reg1[3:0]
    13/15: $3\mtrans_reg1[3:0]
    14/15: $2\mtrans_reg1[3:0]
    15/15: $1\mtrans_reg1[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
     1/10: $0\rd_conflict1_r[0:0]
     2/10: $0\rs_conflict1_r[0:0]
     3/10: $0\rm_conflict1_r[0:0]
     4/10: $0\rn_conflict1_r[0:0]
     5/10: $0\conflict_r[0:0]
     6/10: $0\instruction_execute_r[0:0]
     7/10: $0\o_rd_use_read[0:0]
     8/10: $0\o_rs_use_read[0:0]
     9/10: $0\o_rm_use_read[0:0]
    10/10: $0\o_rn_use_read[0:0]
Creating decoders for process `\a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:737$254'.
Creating decoders for process `\a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:834$248'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:288$143'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:286$142'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:277$141'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:262$140'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:260$139'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:258$138'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:245$137'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:244$136'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:243$135'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:643$109'.
     1/1: $0\valid_bits_r[3:0]
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:439$39'.
     1/1: $0\wb_address[31:0]
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:433$37'.
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:428$35'.
     1/1: $0\miss_address[31:0]
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
     1/5: $0\random_num[3:0]
     2/5: $0\select_way[3:0]
     3/5: $0\init_count[8:0]
     4/5: $0\source_sel[3:0]
     5/5: $0\c_state[3:0]
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
     1/3: $0\read_buf_valid_r[0:0]
     2/3: $0\read_buf_addr_r[31:0]
     3/3: $0\read_buf_data_r[127:0]
Creating decoders for process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:322$22'.
Creating decoders for process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
     1/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_EN[127:0]$17
     2/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_DATA[127:0]$16
     3/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_ADDR[7:0]$15
     4/4: $0\out[127:0]
Creating decoders for process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
     1/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_EN[20:0]$8
     2/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_DATA[20:0]$7
     3/4: $1$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_ADDR[7:0]$6
     4/4: $0\out[20:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\a25_multiply.\count_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
No latch inferred for signal `\a25_multiply.\product_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
No latch inferred for signal `\a25_multiply.\flags_nxt' from process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
No latch inferred for signal `\a25_register_bank.\o_rd' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4349$2375'.
No latch inferred for signal `\a25_register_bank.\o_rs' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4323$2374'.
No latch inferred for signal `\a25_register_bank.\decode' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4128$2196'.
No latch inferred for signal `\a25_decode.\control_state_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2837$1706'.
No latch inferred for signal `\a25_decode.\status_bits_firq_mask_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2775$1606'.
No latch inferred for signal `\a25_decode.\status_bits_mode_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583'.
No latch inferred for signal `\a25_decode.\status_bits_irq_mask_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583'.
No latch inferred for signal `\a25_decode.\status_bits_flags_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2722$1568'.
No latch inferred for signal `\a25_decode.\reg_bank_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2573$1324'.
No latch inferred for signal `\a25_decode.\pc_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2513$1276'.
No latch inferred for signal `\a25_decode.\base_address_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2505$1269'.
No latch inferred for signal `\a25_decode.\copro_write_data_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2497$1258'.
No latch inferred for signal `\a25_decode.\write_data_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2476$1236'.
No latch inferred for signal `\a25_decode.\alu_out_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2434$1210'.
No latch inferred for signal `\a25_decode.\alu_cout_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2410$1193'.
No latch inferred for signal `\a25_decode.\alu_cin_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2380$1175'.
No latch inferred for signal `\a25_decode.\alu_not_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2347$1156'.
No latch inferred for signal `\a25_decode.\alu_swap_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2332$1147'.
No latch inferred for signal `\a25_decode.\o_user_mode_regs_store_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2319$1129'.
No latch inferred for signal `\a25_decode.\reg_write_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2289$1108'.
No latch inferred for signal `\a25_decode.\status_bits_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2276$1091'.
No latch inferred for signal `\a25_decode.\byte_enable_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2261$1077'.
No latch inferred for signal `\a25_decode.\load_pc_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2232$1029'.
No latch inferred for signal `\a25_decode.\pc_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2203$992'.
No latch inferred for signal `\a25_decode.\daddress_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2161$975'.
No latch inferred for signal `\a25_decode.\iaddress_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2113$919'.
No latch inferred for signal `\a25_decode.\multiply_function_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2089$905'.
No latch inferred for signal `\a25_decode.\barrel_shift_function_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2074$892'.
No latch inferred for signal `\a25_decode.\barrel_shift_data_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2054$876'.
No latch inferred for signal `\a25_decode.\barrel_shift_amount_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2032$860'.
No latch inferred for signal `\a25_decode.\restore_base_address_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2005$821'.
No latch inferred for signal `\a25_decode.\pre_fetch_instruction_wen' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1989$802'.
No latch inferred for signal `\a25_decode.\saved_current_instruction_wen' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1958$774'.
No latch inferred for signal `\a25_decode.\copro_operation_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1935$760'.
No latch inferred for signal `\a25_decode.\decode_iaccess_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1916$740'.
No latch inferred for signal `\a25_decode.\decode_daccess_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1891$724'.
No latch inferred for signal `\a25_decode.\decode_exclusive_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1882$717'.
No latch inferred for signal `\a25_decode.\status_bits_firq_mask_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1872$711'.
No latch inferred for signal `\a25_decode.\status_bits_irq_mask_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1853$701'.
No latch inferred for signal `\a25_decode.\status_bits_mode_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1831$690'.
No latch inferred for signal `\a25_decode.\mtrans_instruction_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1708$614'.
No latch inferred for signal `\a25_decode.\mtrans_reg2' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1670$553'.
No latch inferred for signal `\a25_decode.\mtrans_reg1' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1609$535'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_coprocessor.\o_copro_read_data' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7671$3346'.
  created $dff cell `$procdff$8662' with positive edge clock.
Creating register for signal `\a25_coprocessor.\cache_control' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
  created $dff cell `$procdff$8663' with positive edge clock.
Creating register for signal `\a25_coprocessor.\cacheable_area' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
  created $dff cell `$procdff$8664' with positive edge clock.
Creating register for signal `\a25_coprocessor.\updateable_area' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
  created $dff cell `$procdff$8665' with positive edge clock.
Creating register for signal `\a25_coprocessor.\disruptive_area' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
  created $dff cell `$procdff$8666' with positive edge clock.
Creating register for signal `\a25_coprocessor.\fault_status' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7636$3336'.
  created $dff cell `$procdff$8667' with positive edge clock.
Creating register for signal `\a25_coprocessor.\fault_address' using process `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7636$3336'.
  created $dff cell `$procdff$8668' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_adr' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8669' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_sel' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8670' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_we' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8671' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_dat' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8672' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_cyc' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8673' with positive edge clock.
Creating register for signal `\a25_wishbone.\o_wb_stb' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8674' with positive edge clock.
Creating register for signal `\a25_wishbone.\serving_port' using process `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
  created $dff cell `$procdff$8675' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wait_rdata_valid_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7275$3303'.
  created $dff cell `$procdff$8676' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\busy_reading_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7269$3300'.
  created $dff cell `$procdff$8677' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_rp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7242$3273'.
  created $dff cell `$procdff$8678' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8679' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_addr_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8680' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8681' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wdata_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8682' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r0' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8683' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_be_r1' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8684' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_write_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8685' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_wp_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
  created $dff cell `$procdff$8686' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\ack_owed_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7213$3261'.
  created $dff cell `$procdff$8687' with positive edge clock.
Creating register for signal `\a25_wishbone_buf.\wbuf_used_r' using process `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7205$3257'.
  created $dff cell `$procdff$8688' with positive edge clock.
Creating register for signal `\a25_write_back.\mem_read_data_r' using process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
  created $dff cell `$procdff$8689' with positive edge clock.
Creating register for signal `\a25_write_back.\mem_read_data_valid_r' using process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
  created $dff cell `$procdff$8690' with positive edge clock.
Creating register for signal `\a25_write_back.\mem_load_rd_r' using process `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
  created $dff cell `$procdff$8691' with positive edge clock.
Creating register for signal `\a25_mem.\mem_read_data_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
  created $dff cell `$procdff$8692' with positive edge clock.
Creating register for signal `\a25_mem.\mem_read_data_valid_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
  created $dff cell `$procdff$8693' with positive edge clock.
Creating register for signal `\a25_mem.\mem_load_rd_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
  created $dff cell `$procdff$8694' with positive edge clock.
Creating register for signal `\a25_mem.\uncached_wb_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
  created $dff cell `$procdff$8695' with positive edge clock.
Creating register for signal `\a25_mem.\cached_wb_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
  created $dff cell `$procdff$8696' with positive edge clock.
Creating register for signal `\a25_mem.\mem_stall_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
  created $dff cell `$procdff$8697' with positive edge clock.
Creating register for signal `\a25_mem.\daddress_valid_stop_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
  created $dff cell `$procdff$8698' with positive edge clock.
Creating register for signal `\a25_mem.\fetch_only_stall_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7009$3209'.
  created $dff cell `$procdff$8699' with positive edge clock.
Creating register for signal `\a25_mem.\uncached_wb_req_r' using process `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7002$3203'.
  created $dff cell `$procdff$8700' with positive edge clock.
Creating register for signal `\a25_dcache.\valid_bits_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6372$3039'.
  created $dff cell `$procdff$8701' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6058$2875'.
  created $dff cell `$procdff$8702' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_hit_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872'.
  created $dff cell `$procdff$8703' with positive edge clock.
Creating register for signal `\a25_dcache.\ex_read_hit_way' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872'.
  created $dff cell `$procdff$8704' with positive edge clock.
Creating register for signal `\a25_dcache.\request_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6026$2867'.
  created $dff cell `$procdff$8705' with positive edge clock.
Creating register for signal `\a25_dcache.\wb_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6013$2860'.
  created $dff cell `$procdff$8706' with positive edge clock.
Creating register for signal `\a25_dcache.\data_wdata_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6001$2853'.
  created $dff cell `$procdff$8707' with positive edge clock.
Creating register for signal `\a25_dcache.\data_hit_way_r' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5995$2852'.
  created $dff cell `$procdff$8708' with positive edge clock.
Creating register for signal `\a25_dcache.\miss_address' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5991$2850'.
  created $dff cell `$procdff$8709' with positive edge clock.
Creating register for signal `\a25_dcache.\wb_rdata_burst' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5982$2849'.
  created $dff cell `$procdff$8710' with positive edge clock.
Creating register for signal `\a25_dcache.\c_state' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
  created $dff cell `$procdff$8711' with positive edge clock.
Creating register for signal `\a25_dcache.\source_sel' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
  created $dff cell `$procdff$8712' with positive edge clock.
Creating register for signal `\a25_dcache.\init_count' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
  created $dff cell `$procdff$8713' with positive edge clock.
Creating register for signal `\a25_dcache.\select_way' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
  created $dff cell `$procdff$8714' with positive edge clock.
Creating register for signal `\a25_dcache.\random_num' using process `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
  created $dff cell `$procdff$8715' with positive edge clock.
Creating register for signal `\a25_execute.\o_copro_write_data' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8716' with positive edge clock.
Creating register for signal `\a25_execute.\o_write_data' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8717' with positive edge clock.
Creating register for signal `\a25_execute.\o_iaddress' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8718' with positive edge clock.
Creating register for signal `\a25_execute.\o_iaddress_valid' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8719' with positive edge clock.
Creating register for signal `\a25_execute.\o_daddress' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8720' with positive edge clock.
Creating register for signal `\a25_execute.\o_daddress_valid' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8721' with positive edge clock.
Creating register for signal `\a25_execute.\o_adex' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8722' with positive edge clock.
Creating register for signal `\a25_execute.\o_priviledged' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8723' with positive edge clock.
Creating register for signal `\a25_execute.\o_exclusive' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8724' with positive edge clock.
Creating register for signal `\a25_execute.\o_write_enable' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8725' with positive edge clock.
Creating register for signal `\a25_execute.\o_byte_enable' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8726' with positive edge clock.
Creating register for signal `\a25_execute.\o_exec_load_rd' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8727' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_flags' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8728' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_mode' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8729' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_mode_rds_oh' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8730' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_irq_mask' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8731' with positive edge clock.
Creating register for signal `\a25_execute.\status_bits_firq_mask' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8732' with positive edge clock.
Creating register for signal `\a25_execute.\base_address' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
  created $dff cell `$procdff$8733' with positive edge clock.
Creating register for signal `\a25_execute.\read_data_filtered_r' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5282$2738'.
  created $dff cell `$procdff$8734' with positive edge clock.
Creating register for signal `\a25_execute.\load_rd_r' using process `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5282$2738'.
  created $dff cell `$procdff$8735' with positive edge clock.
Creating register for signal `\a25_multiply.\o_done' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
  created $dff cell `$procdff$8736' with positive edge clock.
Creating register for signal `\a25_multiply.\count' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
  created $dff cell `$procdff$8737' with positive edge clock.
Creating register for signal `\a25_multiply.\product' using process `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
  created $dff cell `$procdff$8738' with positive edge clock.
Creating register for signal `\a25_register_bank.\r0' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8739' with positive edge clock.
Creating register for signal `\a25_register_bank.\r1' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8740' with positive edge clock.
Creating register for signal `\a25_register_bank.\r2' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8741' with positive edge clock.
Creating register for signal `\a25_register_bank.\r3' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8742' with positive edge clock.
Creating register for signal `\a25_register_bank.\r4' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8743' with positive edge clock.
Creating register for signal `\a25_register_bank.\r5' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8744' with positive edge clock.
Creating register for signal `\a25_register_bank.\r6' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8745' with positive edge clock.
Creating register for signal `\a25_register_bank.\r7' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8746' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8747' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8748' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8749' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8750' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8751' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8752' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8753' with positive edge clock.
Creating register for signal `\a25_register_bank.\r15' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8754' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8755' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8756' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8757' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8758' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8759' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8760' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8761' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8762' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8763' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8764' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
  created $dff cell `$procdff$8765' with positive edge clock.
Creating register for signal `\a25_barrel_shift.\full_out_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3799$2184'.
  created $dff cell `$procdff$8766' with positive edge clock.
Creating register for signal `\a25_barrel_shift.\full_carry_out_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3799$2184'.
  created $dff cell `$procdff$8767' with positive edge clock.
Creating register for signal `\a25_barrel_shift.\use_quick_r' using process `\a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3799$2184'.
  created $dff cell `$procdff$8768' with positive edge clock.
Creating register for signal `\a25_decode.\dabt_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
  created $dff cell `$procdff$8769' with positive edge clock.
Creating register for signal `\a25_decode.\dabt_reg_d1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
  created $dff cell `$procdff$8770' with positive edge clock.
Creating register for signal `\a25_decode.\irq' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
  created $dff cell `$procdff$8771' with positive edge clock.
Creating register for signal `\a25_decode.\firq' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
  created $dff cell `$procdff$8772' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8773' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8774' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8775' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8776' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8777' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8778' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8779' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8780' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8781' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8782' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8783' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8784' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8785' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8786' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8787' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8788' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8789' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
  created $dff cell `$procdff$8790' with positive edge clock.
Creating register for signal `\a25_decode.\o_imm32' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8791' with positive edge clock.
Creating register for signal `\a25_decode.\o_imm_shift_amount' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8792' with positive edge clock.
Creating register for signal `\a25_decode.\o_shift_imm_zero' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8793' with positive edge clock.
Creating register for signal `\a25_decode.\o_condition' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8794' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_exclusive' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8795' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_iaccess' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8796' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_daccess' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8797' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_mode' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8798' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_irq_mask' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8799' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_firq_mask' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8800' with positive edge clock.
Creating register for signal `\a25_decode.\o_rm_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8801' with positive edge clock.
Creating register for signal `\a25_decode.\o_rs_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8802' with positive edge clock.
Creating register for signal `\a25_decode.\o_load_rd' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8803' with positive edge clock.
Creating register for signal `\a25_decode.\o_rn_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8804' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_amount_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8805' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_data_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8806' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8807' with positive edge clock.
Creating register for signal `\a25_decode.\o_alu_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8808' with positive edge clock.
Creating register for signal `\a25_decode.\o_multiply_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8809' with positive edge clock.
Creating register for signal `\a25_decode.\o_interrupt_vector_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8810' with positive edge clock.
Creating register for signal `\a25_decode.\o_iaddress_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8811' with positive edge clock.
Creating register for signal `\a25_decode.\o_daddress_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8812' with positive edge clock.
Creating register for signal `\a25_decode.\o_pc_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8813' with positive edge clock.
Creating register for signal `\a25_decode.\o_byte_enable_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8814' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8815' with positive edge clock.
Creating register for signal `\a25_decode.\o_reg_write_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8816' with positive edge clock.
Creating register for signal `\a25_decode.\o_firq_not_user_mode' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8817' with positive edge clock.
Creating register for signal `\a25_decode.\o_write_data_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8818' with positive edge clock.
Creating register for signal `\a25_decode.\o_base_address_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8819' with positive edge clock.
Creating register for signal `\a25_decode.\o_pc_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8820' with positive edge clock.
Creating register for signal `\a25_decode.\o_reg_bank_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8821' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_flags_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8822' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_mode_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8823' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_irq_mask_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8824' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_firq_mask_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8825' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_opcode1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8826' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_opcode2' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8827' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_crn' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8828' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_crm' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8829' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_num' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8830' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_operation' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8831' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_write_data_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8832' with positive edge clock.
Creating register for signal `\a25_decode.\load_pc_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8833' with positive edge clock.
Creating register for signal `\a25_decode.\control_state' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8834' with positive edge clock.
Creating register for signal `\a25_decode.\iabt_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8835' with positive edge clock.
Creating register for signal `\a25_decode.\adex_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8836' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_address_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8837' with positive edge clock.
Creating register for signal `\a25_decode.\abt_status_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8838' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_instruction_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8839' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_instruction_type_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8840' with positive edge clock.
Creating register for signal `\a25_decode.\restore_base_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8841' with positive edge clock.
Creating register for signal `\a25_decode.\load_rd_d1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
  created $dff cell `$procdff$8842' with positive edge clock.
Creating register for signal `\a25_decode.\o_rn_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8843' with positive edge clock.
Creating register for signal `\a25_decode.\o_rm_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8844' with positive edge clock.
Creating register for signal `\a25_decode.\o_rs_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8845' with positive edge clock.
Creating register for signal `\a25_decode.\o_rd_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8846' with positive edge clock.
Creating register for signal `\a25_decode.\instruction_execute_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8847' with positive edge clock.
Creating register for signal `\a25_decode.\conflict_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8848' with positive edge clock.
Creating register for signal `\a25_decode.\rn_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8849' with positive edge clock.
Creating register for signal `\a25_decode.\rm_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8850' with positive edge clock.
Creating register for signal `\a25_decode.\rs_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8851' with positive edge clock.
Creating register for signal `\a25_decode.\rd_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
  created $dff cell `$procdff$8852' with positive edge clock.
Creating register for signal `\a25_fetch.\wb_req_r' using process `\a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:834$248'.
  created $dff cell `$procdff$8853' with positive edge clock.
Creating register for signal `\a25_icache.\valid_bits_r' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:643$109'.
  created $dff cell `$procdff$8854' with positive edge clock.
Creating register for signal `\a25_icache.\wb_address' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:439$39'.
  created $dff cell `$procdff$8855' with positive edge clock.
Creating register for signal `\a25_icache.\address_r' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:433$37'.
  created $dff cell `$procdff$8856' with positive edge clock.
Creating register for signal `\a25_icache.\miss_address' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:428$35'.
  created $dff cell `$procdff$8857' with positive edge clock.
Creating register for signal `\a25_icache.\c_state' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
  created $dff cell `$procdff$8858' with positive edge clock.
Creating register for signal `\a25_icache.\source_sel' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
  created $dff cell `$procdff$8859' with positive edge clock.
Creating register for signal `\a25_icache.\init_count' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
  created $dff cell `$procdff$8860' with positive edge clock.
Creating register for signal `\a25_icache.\select_way' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
  created $dff cell `$procdff$8861' with positive edge clock.
Creating register for signal `\a25_icache.\random_num' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
  created $dff cell `$procdff$8862' with positive edge clock.
Creating register for signal `\a25_icache.\read_buf_data_r' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
  created $dff cell `$procdff$8863' with positive edge clock.
Creating register for signal `\a25_icache.\read_buf_addr_r' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
  created $dff cell `$procdff$8864' with positive edge clock.
Creating register for signal `\a25_icache.\read_buf_valid_r' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
  created $dff cell `$procdff$8865' with positive edge clock.
Creating register for signal `\a25_icache.\o_stall' using process `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:322$22'.
  created $dff cell `$procdff$8866' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.\out' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
  created $dff cell `$procdff$8867' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_ADDR' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
  created $dff cell `$procdff$8868' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_DATA' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
  created $dff cell `$procdff$8869' with positive edge clock.
Creating register for signal `\single_port_ram_128_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:62$10_EN' using process `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
  created $dff cell `$procdff$8870' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.\out' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
  created $dff cell `$procdff$8871' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_ADDR' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
  created $dff cell `$procdff$8872' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_DATA' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
  created $dff cell `$procdff$8873' with positive edge clock.
Creating register for signal `\single_port_ram_21_8.$memwr$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:28$1_EN' using process `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
  created $dff cell `$procdff$8874' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7621$3353'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7620$3352'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7617$3351'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7611$3350'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7606$3349'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7602$3348'.
Found and cleaned up 2 empty switches in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7671$3346'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7671$3346'.
Found and cleaned up 3 empty switches in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7651$3338'.
Found and cleaned up 2 empty switches in `\a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7636$3336'.
Removing empty process `a25_coprocessor.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7636$3336'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7398$3335'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7380$3334'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7379$3333'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7378$3332'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7377$3331'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7376$3330'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7375$3329'.
Found and cleaned up 4 empty switches in `\a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
Removing empty process `a25_wishbone.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7489$3325'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7194$3313'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7192$3312'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7191$3311'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7190$3310'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7189$3309'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7188$3308'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7178$3307'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7275$3303'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7275$3303'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7269$3300'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7269$3300'.
Found and cleaned up 1 empty switch in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7242$3273'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7242$3273'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7219$3267'.
Found and cleaned up 2 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7213$3261'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7213$3261'.
Found and cleaned up 3 empty switches in `\a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7205$3257'.
Removing empty process `a25_wishbone_buf.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7205$3257'.
Removing empty process `a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7103$3244'.
Removing empty process `a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7102$3243'.
Removing empty process `a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7101$3242'.
Found and cleaned up 1 empty switch in `\a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
Removing empty process `a25_write_back.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7110$3240'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6788$3239'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6784$3238'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6782$3237'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6778$3236'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6777$3235'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6776$3234'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6774$3233'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6773$3232'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6772$3231'.
Found and cleaned up 1 empty switch in `\a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7030$3228'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7018$3215'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7009$3209'.
Removing empty process `a25_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7002$3203'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5811$3078'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5806$3077'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5805$3076'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5801$3075'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5799$3074'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5788$3073'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5775$3072'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5767$3071'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5765$3070'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5763$3069'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5761$3068'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5749$3067'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5748$3066'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5746$3065'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6372$3039'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6372$3039'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6058$2875'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6058$2875'.
Found and cleaned up 3 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6037$2872'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6026$2867'.
Found and cleaned up 2 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6013$2860'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6013$2860'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6001$2853'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6001$2853'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5995$2852'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5995$2852'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5991$2850'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5991$2850'.
Found and cleaned up 1 empty switch in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5982$2849'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5982$2849'.
Found and cleaned up 12 empty switches in `\a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
Removing empty process `a25_dcache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5855$2840'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4953$2820'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4952$2819'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4947$2818'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4938$2817'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4936$2816'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4933$2815'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4928$2814'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4926$2813'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4893$2812'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4892$2811'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4891$2810'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4890$2809'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4889$2808'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4888$2807'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4887$2806'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4885$2805'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4884$2804'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4882$2803'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4881$2802'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4880$2801'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5326$2782'.
Found and cleaned up 1 empty switch in `\a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5282$2738'.
Removing empty process `a25_execute.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5282$2738'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4430$2463'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4428$2462'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4420$2461'.
Found and cleaned up 1 empty switch in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4495$2455'.
Found and cleaned up 5 empty switches in `\a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
Removing empty process `a25_multiply.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4459$2440'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4095$2431'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4094$2430'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4093$2429'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4092$2428'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4091$2427'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4090$2426'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4089$2425'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4086$2424'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4085$2423'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4082$2422'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4081$2421'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4050$2420'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4049$2419'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4048$2418'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4047$2417'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4046$2416'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4045$2415'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4044$2414'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4043$2413'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4042$2412'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4041$2411'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4040$2410'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4039$2409'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4038$2408'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4037$2407'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4036$2406'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4349$2375'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4349$2375'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4323$2374'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4323$2374'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4183$2208'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4128$2196'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4128$2196'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3789$2188'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3788$2187'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3787$2186'.
Removing empty process `a25_barrel_shift.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3799$2184'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1372$1875'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1371$1874'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1370$1873'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1369$1872'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1368$1871'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1346$1870'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1335$1869'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1328$1868'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1327$1867'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1311$1866'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1307$1865'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1306$1864'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1305$1863'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1304$1862'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1303$1861'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1302$1860'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1301$1859'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1300$1858'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1299$1857'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1298$1856'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1297$1855'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1296$1854'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1295$1853'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1294$1852'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1293$1851'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1292$1850'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1291$1849'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1290$1848'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1289$1847'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1288$1846'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1287$1845'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1286$1844'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1285$1843'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1284$1842'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1282$1841'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1277$1840'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1220$1839'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1087$1838'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1084$1837'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1083$1836'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1082$1835'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1081$1834'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1080$1833'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1079$1832'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1074$1831'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1073$1830'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1072$1829'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1071$1828'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1070$1827'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1069$1826'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1067$1825'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1066$1824'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1061$1823'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1060$1822'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1059$1821'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1058$1820'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1057$1819'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1056$1818'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1055$1817'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1054$1816'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1053$1815'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1052$1814'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1051$1813'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1050$1812'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1048$1811'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1047$1810'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1046$1809'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1044$1808'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1043$1807'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1042$1806'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1041$1805'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1040$1804'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1039$1803'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1038$1802'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1037$1801'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1036$1800'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1035$1799'.
Found and cleaned up 2 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3119$1792'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3070$1789'.
Found and cleaned up 2 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2974$1757'.
Found and cleaned up 36 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2837$1706'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2837$1706'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2775$1606'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2775$1606'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2735$1583'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2722$1568'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2722$1568'.
Found and cleaned up 11 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2573$1324'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2573$1324'.
Found and cleaned up 21 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2513$1276'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2513$1276'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2505$1269'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2505$1269'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2497$1258'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2497$1258'.
Found and cleaned up 6 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2476$1236'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2476$1236'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2434$1210'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2434$1210'.
Found and cleaned up 7 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2410$1193'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2410$1193'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2380$1175'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2380$1175'.
Found and cleaned up 10 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2347$1156'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2347$1156'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2332$1147'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2332$1147'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2319$1129'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2319$1129'.
Found and cleaned up 8 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2289$1108'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2289$1108'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2276$1091'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2276$1091'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2261$1077'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2261$1077'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2232$1029'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2232$1029'.
Found and cleaned up 8 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2203$992'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2203$992'.
Found and cleaned up 11 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2161$975'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2161$975'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2113$919'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2113$919'.
Found and cleaned up 6 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2089$905'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2089$905'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2074$892'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2074$892'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2054$876'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2054$876'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2032$860'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2032$860'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2005$821'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2005$821'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1989$802'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1989$802'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1958$774'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1958$774'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1935$760'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1935$760'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1916$740'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1916$740'.
Found and cleaned up 7 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1891$724'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1891$724'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1882$717'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1882$717'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1872$711'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1872$711'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1853$701'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1853$701'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1831$690'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1831$690'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1708$614'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1708$614'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1670$553'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1670$553'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1609$535'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1609$535'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1584$521'.
Removing empty process `a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:737$254'.
Removing empty process `a25_fetch.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:834$248'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:288$143'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:286$142'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:277$141'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:262$140'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:260$139'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:258$138'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:245$137'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:244$136'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:243$135'.
Found and cleaned up 1 empty switch in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:643$109'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:643$109'.
Found and cleaned up 2 empty switches in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:439$39'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:439$39'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:433$37'.
Found and cleaned up 1 empty switch in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:428$35'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:428$35'.
Found and cleaned up 5 empty switches in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:351$31'.
Found and cleaned up 3 empty switches in `\a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:331$26'.
Removing empty process `a25_icache.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:322$22'.
Found and cleaned up 1 empty switch in `\single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
Removing empty process `single_port_ram_128_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:58$11'.
Found and cleaned up 1 empty switch in `\single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
Removing empty process `single_port_ram_21_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:24$2'.
Cleaned up 376 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module arm_core.
Optimizing module a25_coprocessor.
<suppressed ~8 debug messages>
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.
<suppressed ~26 debug messages>
Optimizing module a25_write_back.
<suppressed ~3 debug messages>
Optimizing module a25_mem.
<suppressed ~3 debug messages>
Optimizing module a25_dcache.
<suppressed ~19 debug messages>
Optimizing module a25_execute.
<suppressed ~26 debug messages>
Optimizing module a25_alu.
<suppressed ~5 debug messages>
Optimizing module a25_multiply.
<suppressed ~6 debug messages>
Optimizing module a25_register_bank.
<suppressed ~9 debug messages>
Optimizing module a25_barrel_shift.
Optimizing module a25_shifter_full.
<suppressed ~6 debug messages>
Optimizing module a25_shifter_quick.
<suppressed ~5 debug messages>
Optimizing module a25_decode.
<suppressed ~148 debug messages>
Optimizing module a25_fetch.
<suppressed ~3 debug messages>
Optimizing module a25_icache.
<suppressed ~14 debug messages>
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module arm_core.
Optimizing module a25_coprocessor.
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.
Optimizing module a25_write_back.
Optimizing module a25_mem.
Optimizing module a25_dcache.
Optimizing module a25_execute.
Optimizing module a25_alu.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_barrel_shift.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_decode.
Optimizing module a25_fetch.
Optimizing module a25_icache.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arm_core'.
Finding identical cells in module `\a25_coprocessor'.
<suppressed ~24 debug messages>
Finding identical cells in module `\a25_wishbone'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~33 debug messages>
Finding identical cells in module `\a25_write_back'.
Finding identical cells in module `\a25_mem'.
<suppressed ~48 debug messages>
Finding identical cells in module `\a25_dcache'.
<suppressed ~180 debug messages>
Finding identical cells in module `\a25_execute'.
<suppressed ~138 debug messages>
Finding identical cells in module `\a25_alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_multiply'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_register_bank'.
<suppressed ~105 debug messages>
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_shifter_full'.
<suppressed ~198 debug messages>
Finding identical cells in module `\a25_shifter_quick'.
<suppressed ~18 debug messages>
Finding identical cells in module `\a25_decode'.
<suppressed ~2292 debug messages>
Finding identical cells in module `\a25_fetch'.
<suppressed ~24 debug messages>
Finding identical cells in module `\a25_icache'.
<suppressed ~84 debug messages>
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 1053 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \arm_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_coprocessor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3539.
    dead port 2/2 on $mux $procmux$3527.
    dead port 2/2 on $mux $procmux$3515.
    dead port 2/2 on $mux $procmux$3501.
Running muxtree optimizer on module \a25_write_back..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3751.
    dead port 1/2 on $mux $procmux$3745.
    dead port 1/2 on $mux $procmux$3742.
    dead port 1/2 on $mux $procmux$3733.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6515.
    dead port 2/2 on $mux $procmux$6506.
    dead port 1/2 on $mux $procmux$6500.
    dead port 1/2 on $mux $procmux$6491.
    dead port 1/2 on $mux $procmux$6485.
    dead port 1/2 on $mux $procmux$6482.
    dead port 2/2 on $mux $procmux$6473.
    dead port 2/2 on $mux $procmux$6467.
    dead port 1/2 on $mux $procmux$6465.
    dead port 1/2 on $mux $procmux$6458.
    dead port 1/2 on $mux $procmux$6452.
    dead port 2/2 on $mux $procmux$6449.
    dead port 1/2 on $mux $procmux$6443.
    dead port 1/2 on $mux $procmux$6440.
    dead port 1/2 on $mux $procmux$6434.
    dead port 1/2 on $mux $procmux$6431.
    dead port 1/2 on $mux $procmux$6428.
    dead port 1/2 on $mux $procmux$6422.
    dead port 1/2 on $mux $procmux$6419.
    dead port 1/2 on $mux $procmux$6416.
    dead port 1/2 on $mux $procmux$6413.
    dead port 1/2 on $mux $procmux$6404.
    dead port 1/2 on $mux $procmux$6398.
    dead port 1/2 on $mux $procmux$6395.
    dead port 2/2 on $mux $procmux$6386.
    dead port 2/2 on $mux $procmux$6380.
    dead port 1/2 on $mux $procmux$6378.
    dead port 2/2 on $mux $procmux$6368.
    dead port 2/2 on $mux $procmux$6362.
    dead port 2/2 on $mux $procmux$6360.
    dead port 2/2 on $mux $procmux$6353.
    dead port 2/2 on $mux $procmux$6351.
    dead port 1/2 on $mux $procmux$6349.
    dead port 2/2 on $mux $procmux$6341.
    dead port 2/2 on $mux $procmux$6339.
    dead port 1/2 on $mux $procmux$6337.
    dead port 1/2 on $mux $procmux$6334.
    dead port 2/2 on $mux $procmux$6326.
    dead port 2/2 on $mux $procmux$6324.
    dead port 1/2 on $mux $procmux$6322.
    dead port 1/2 on $mux $procmux$6319.
    dead port 1/2 on $mux $procmux$6316.
    dead port 2/2 on $mux $procmux$6308.
    dead port 2/2 on $mux $procmux$6306.
    dead port 1/2 on $mux $procmux$6304.
    dead port 1/2 on $mux $procmux$6301.
    dead port 1/2 on $mux $procmux$6298.
    dead port 1/2 on $mux $procmux$6295.
    dead port 2/2 on $mux $procmux$6287.
    dead port 2/2 on $mux $procmux$6285.
    dead port 1/2 on $mux $procmux$6283.
    dead port 1/2 on $mux $procmux$6280.
    dead port 1/2 on $mux $procmux$6277.
    dead port 1/2 on $mux $procmux$6274.
    dead port 1/2 on $mux $procmux$6271.
    dead port 2/2 on $mux $procmux$6263.
    dead port 1/2 on $mux $procmux$6261.
    dead port 2/2 on $mux $procmux$6254.
    dead port 1/2 on $mux $procmux$6252.
    dead port 1/2 on $mux $procmux$6249.
    dead port 2/2 on $mux $procmux$6239.
    dead port 2/2 on $mux $procmux$6233.
    dead port 2/2 on $mux $procmux$6231.
    dead port 2/2 on $mux $procmux$6224.
    dead port 2/2 on $mux $procmux$6222.
    dead port 1/2 on $mux $procmux$6220.
    dead port 2/2 on $mux $procmux$6212.
    dead port 2/2 on $mux $procmux$6210.
    dead port 1/2 on $mux $procmux$6208.
    dead port 1/2 on $mux $procmux$6205.
    dead port 2/2 on $mux $procmux$6197.
    dead port 2/2 on $mux $procmux$6195.
    dead port 1/2 on $mux $procmux$6193.
    dead port 1/2 on $mux $procmux$6190.
    dead port 1/2 on $mux $procmux$6187.
    dead port 2/2 on $mux $procmux$6179.
    dead port 2/2 on $mux $procmux$6177.
    dead port 1/2 on $mux $procmux$6175.
    dead port 1/2 on $mux $procmux$6172.
    dead port 1/2 on $mux $procmux$6169.
    dead port 1/2 on $mux $procmux$6166.
    dead port 2/2 on $mux $procmux$6158.
    dead port 1/2 on $mux $procmux$6156.
    dead port 2/2 on $mux $procmux$6149.
    dead port 1/2 on $mux $procmux$6147.
    dead port 1/2 on $mux $procmux$6144.
    dead port 2/2 on $mux $procmux$6134.
    dead port 2/2 on $mux $procmux$6128.
    dead port 1/2 on $mux $procmux$6126.
    dead port 2/2 on $mux $procmux$6119.
    dead port 1/2 on $mux $procmux$6117.
    dead port 1/2 on $mux $procmux$6114.
    dead port 2/2 on $mux $procmux$6107.
    dead port 1/2 on $mux $procmux$6105.
    dead port 1/2 on $mux $procmux$6102.
    dead port 1/2 on $mux $procmux$6099.
    dead port 2/2 on $mux $procmux$6092.
    dead port 1/2 on $mux $procmux$6090.
    dead port 1/2 on $mux $procmux$6087.
    dead port 1/2 on $mux $procmux$6084.
    dead port 1/2 on $mux $procmux$6081.
    dead port 2/2 on $mux $procmux$6074.
    dead port 1/2 on $mux $procmux$6072.
    dead port 1/2 on $mux $procmux$6069.
    dead port 1/2 on $mux $procmux$6066.
    dead port 1/2 on $mux $procmux$6063.
    dead port 1/2 on $mux $procmux$6060.
    dead port 2/2 on $mux $procmux$6050.
    dead port 2/2 on $mux $procmux$6044.
    dead port 2/2 on $mux $procmux$6042.
    dead port 2/2 on $mux $procmux$6035.
    dead port 2/2 on $mux $procmux$6033.
    dead port 1/2 on $mux $procmux$6031.
    dead port 2/2 on $mux $procmux$6023.
    dead port 2/2 on $mux $procmux$6021.
    dead port 1/2 on $mux $procmux$6019.
    dead port 1/2 on $mux $procmux$6016.
    dead port 2/2 on $mux $procmux$6008.
    dead port 2/2 on $mux $procmux$6006.
    dead port 1/2 on $mux $procmux$6004.
    dead port 1/2 on $mux $procmux$6001.
    dead port 1/2 on $mux $procmux$5998.
    dead port 2/2 on $mux $procmux$5990.
    dead port 2/2 on $mux $procmux$5988.
    dead port 1/2 on $mux $procmux$5986.
    dead port 1/2 on $mux $procmux$5983.
    dead port 1/2 on $mux $procmux$5980.
    dead port 1/2 on $mux $procmux$5977.
    dead port 2/2 on $mux $procmux$5969.
    dead port 2/2 on $mux $procmux$5967.
    dead port 1/2 on $mux $procmux$5965.
    dead port 1/2 on $mux $procmux$5962.
    dead port 1/2 on $mux $procmux$5959.
    dead port 1/2 on $mux $procmux$5956.
    dead port 1/2 on $mux $procmux$5953.
    dead port 2/2 on $mux $procmux$5945.
    dead port 2/2 on $mux $procmux$5943.
    dead port 1/2 on $mux $procmux$5941.
    dead port 1/2 on $mux $procmux$5938.
    dead port 1/2 on $mux $procmux$5935.
    dead port 1/2 on $mux $procmux$5932.
    dead port 1/2 on $mux $procmux$5929.
    dead port 1/2 on $mux $procmux$5926.
    dead port 2/2 on $mux $procmux$5918.
    dead port 2/2 on $mux $procmux$5916.
    dead port 1/2 on $mux $procmux$5914.
    dead port 1/2 on $mux $procmux$5911.
    dead port 1/2 on $mux $procmux$5908.
    dead port 1/2 on $mux $procmux$5905.
    dead port 1/2 on $mux $procmux$5902.
    dead port 1/2 on $mux $procmux$5899.
    dead port 1/2 on $mux $procmux$5896.
    dead port 2/2 on $mux $procmux$5888.
    dead port 2/2 on $mux $procmux$5886.
    dead port 1/2 on $mux $procmux$5884.
    dead port 1/2 on $mux $procmux$5881.
    dead port 1/2 on $mux $procmux$5878.
    dead port 1/2 on $mux $procmux$5875.
    dead port 1/2 on $mux $procmux$5872.
    dead port 1/2 on $mux $procmux$5869.
    dead port 1/2 on $mux $procmux$5866.
    dead port 1/2 on $mux $procmux$5863.
    dead port 2/2 on $mux $procmux$5855.
    dead port 2/2 on $mux $procmux$5853.
    dead port 1/2 on $mux $procmux$5851.
    dead port 1/2 on $mux $procmux$5848.
    dead port 1/2 on $mux $procmux$5845.
    dead port 1/2 on $mux $procmux$5842.
    dead port 1/2 on $mux $procmux$5839.
    dead port 1/2 on $mux $procmux$5836.
    dead port 1/2 on $mux $procmux$5833.
    dead port 1/2 on $mux $procmux$5830.
    dead port 1/2 on $mux $procmux$5827.
    dead port 2/2 on $mux $procmux$5819.
    dead port 1/2 on $mux $procmux$5817.
    dead port 2/2 on $mux $procmux$5810.
    dead port 1/2 on $mux $procmux$5808.
    dead port 1/2 on $mux $procmux$5805.
    dead port 2/2 on $mux $procmux$5798.
    dead port 1/2 on $mux $procmux$5796.
    dead port 1/2 on $mux $procmux$5793.
    dead port 1/2 on $mux $procmux$5790.
    dead port 2/2 on $mux $procmux$5780.
    dead port 2/2 on $mux $procmux$5774.
    dead port 1/2 on $mux $procmux$5772.
    dead port 1/2 on $mux $procmux$5765.
    dead port 1/2 on $mux $procmux$5759.
    dead port 1/2 on $mux $procmux$5756.
    dead port 1/2 on $mux $procmux$5750.
    dead port 1/2 on $mux $procmux$5747.
    dead port 1/2 on $mux $procmux$5744.
    dead port 2/2 on $mux $procmux$5729.
    dead port 2/2 on $mux $procmux$5723.
    dead port 1/2 on $mux $procmux$5721.
    dead port 2/2 on $mux $procmux$5714.
    dead port 1/2 on $mux $procmux$5712.
    dead port 2/2 on $mux $procmux$5709.
    dead port 2/2 on $mux $procmux$5702.
    dead port 1/2 on $mux $procmux$5700.
    dead port 2/2 on $mux $procmux$5697.
    dead port 1/2 on $mux $procmux$5695.
    dead port 2/2 on $mux $procmux$5687.
    dead port 1/2 on $mux $procmux$5685.
    dead port 1/2 on $mux $procmux$5682.
    dead port 2/2 on $mux $procmux$5675.
    dead port 1/2 on $mux $procmux$5673.
    dead port 1/2 on $mux $procmux$5670.
    dead port 1/2 on $mux $procmux$5667.
    dead port 2/2 on $mux $procmux$5660.
    dead port 1/2 on $mux $procmux$5658.
    dead port 1/2 on $mux $procmux$5655.
    dead port 1/2 on $mux $procmux$5652.
    dead port 1/2 on $mux $procmux$5649.
    dead port 1/2 on $mux $procmux$5642.
    dead port 1/2 on $mux $procmux$5636.
    dead port 1/2 on $mux $procmux$5633.
    dead port 1/2 on $mux $procmux$5627.
    dead port 1/2 on $mux $procmux$5624.
    dead port 1/2 on $mux $procmux$5621.
    dead port 1/2 on $mux $procmux$5615.
    dead port 1/2 on $mux $procmux$5612.
    dead port 1/2 on $mux $procmux$5609.
    dead port 2/2 on $mux $procmux$5606.
    dead port 1/2 on $mux $procmux$5600.
    dead port 1/2 on $mux $procmux$5597.
    dead port 1/2 on $mux $procmux$5594.
    dead port 2/2 on $mux $procmux$5591.
    dead port 1/2 on $mux $procmux$5589.
    dead port 1/2 on $mux $procmux$5582.
    dead port 1/2 on $mux $procmux$5579.
    dead port 1/2 on $mux $procmux$5576.
    dead port 1/2 on $mux $procmux$5573.
    dead port 1/2 on $mux $procmux$5567.
    dead port 1/2 on $mux $procmux$5564.
    dead port 1/2 on $mux $procmux$5561.
    dead port 1/2 on $mux $procmux$5558.
    dead port 2/2 on $mux $procmux$5555.
    dead port 1/2 on $mux $procmux$5549.
    dead port 1/2 on $mux $procmux$5546.
    dead port 1/2 on $mux $procmux$5543.
    dead port 1/2 on $mux $procmux$5540.
    dead port 2/2 on $mux $procmux$5537.
    dead port 1/2 on $mux $procmux$5535.
    dead port 1/2 on $mux $procmux$5528.
    dead port 1/2 on $mux $procmux$5525.
    dead port 1/2 on $mux $procmux$5522.
    dead port 1/2 on $mux $procmux$5519.
    dead port 1/2 on $mux $procmux$5516.
    dead port 1/2 on $mux $procmux$5510.
    dead port 1/2 on $mux $procmux$5507.
    dead port 1/2 on $mux $procmux$5504.
    dead port 1/2 on $mux $procmux$5501.
    dead port 1/2 on $mux $procmux$5498.
    dead port 1/2 on $mux $procmux$5495.
    dead port 1/2 on $mux $procmux$5489.
    dead port 1/2 on $mux $procmux$5486.
    dead port 1/2 on $mux $procmux$5483.
    dead port 1/2 on $mux $procmux$5480.
    dead port 1/2 on $mux $procmux$5477.
    dead port 1/2 on $mux $procmux$5474.
    dead port 1/2 on $mux $procmux$5471.
    dead port 1/2 on $mux $procmux$5465.
    dead port 1/2 on $mux $procmux$5462.
    dead port 1/2 on $mux $procmux$5459.
    dead port 1/2 on $mux $procmux$5456.
    dead port 1/2 on $mux $procmux$5453.
    dead port 1/2 on $mux $procmux$5450.
    dead port 1/2 on $mux $procmux$5447.
    dead port 1/2 on $mux $procmux$5444.
    dead port 1/2 on $mux $procmux$5438.
    dead port 1/2 on $mux $procmux$5435.
    dead port 1/2 on $mux $procmux$5432.
    dead port 1/2 on $mux $procmux$5429.
    dead port 1/2 on $mux $procmux$5426.
    dead port 1/2 on $mux $procmux$5423.
    dead port 1/2 on $mux $procmux$5420.
    dead port 1/2 on $mux $procmux$5417.
    dead port 1/2 on $mux $procmux$5414.
    dead port 2/2 on $mux $procmux$5405.
    dead port 2/2 on $mux $procmux$5399.
    dead port 1/2 on $mux $procmux$5397.
    dead port 2/2 on $mux $procmux$5390.
    dead port 1/2 on $mux $procmux$5388.
    dead port 1/2 on $mux $procmux$5385.
    dead port 2/2 on $mux $procmux$5378.
    dead port 1/2 on $mux $procmux$5376.
    dead port 1/2 on $mux $procmux$5373.
    dead port 1/2 on $mux $procmux$5370.
    dead port 2/2 on $mux $procmux$5363.
    dead port 1/2 on $mux $procmux$5361.
    dead port 1/2 on $mux $procmux$5358.
    dead port 1/2 on $mux $procmux$5355.
    dead port 1/2 on $mux $procmux$5352.
    dead port 1/2 on $mux $procmux$5345.
    dead port 1/2 on $mux $procmux$5339.
    dead port 1/2 on $mux $procmux$5336.
    dead port 1/2 on $mux $procmux$5330.
    dead port 1/2 on $mux $procmux$5327.
    dead port 1/2 on $mux $procmux$5324.
    dead port 1/2 on $mux $procmux$5318.
    dead port 1/2 on $mux $procmux$5315.
    dead port 1/2 on $mux $procmux$5312.
    dead port 2/2 on $mux $procmux$5309.
    dead port 1/2 on $mux $procmux$5303.
    dead port 1/2 on $mux $procmux$5300.
    dead port 1/2 on $mux $procmux$5297.
    dead port 1/2 on $mux $procmux$5294.
    dead port 1/2 on $mux $procmux$5285.
    dead port 1/2 on $mux $procmux$5279.
    dead port 1/2 on $mux $procmux$5276.
    dead port 2/2 on $mux $procmux$5264.
    dead port 2/2 on $mux $procmux$5258.
    dead port 2/2 on $mux $procmux$5252.
    dead port 1/2 on $mux $procmux$5250.
    dead port 2/2 on $mux $procmux$5243.
    dead port 1/2 on $mux $procmux$5241.
    dead port 1/2 on $mux $procmux$5234.
    dead port 1/2 on $mux $procmux$5228.
    dead port 1/2 on $mux $procmux$5222.
    dead port 1/2 on $mux $procmux$5219.
    dead port 1/2 on $mux $procmux$5213.
    dead port 1/2 on $mux $procmux$5210.
    dead port 1/2 on $mux $procmux$5201.
    dead port 1/2 on $mux $procmux$5195.
    dead port 1/2 on $mux $procmux$5192.
    dead port 2/2 on $mux $procmux$5183.
    dead port 2/2 on $mux $procmux$5177.
    dead port 1/2 on $mux $procmux$5175.
    dead port 2/2 on $mux $procmux$5168.
    dead port 1/2 on $mux $procmux$5166.
    dead port 1/2 on $mux $procmux$5163.
    dead port 2/2 on $mux $procmux$5156.
    dead port 1/2 on $mux $procmux$5154.
    dead port 1/2 on $mux $procmux$5151.
    dead port 1/2 on $mux $procmux$5148.
    dead port 2/2 on $mux $procmux$5141.
    dead port 1/2 on $mux $procmux$5139.
    dead port 1/2 on $mux $procmux$5136.
    dead port 1/2 on $mux $procmux$5133.
    dead port 1/2 on $mux $procmux$5130.
    dead port 2/2 on $mux $procmux$5123.
    dead port 1/2 on $mux $procmux$5121.
    dead port 1/2 on $mux $procmux$5118.
    dead port 1/2 on $mux $procmux$5115.
    dead port 1/2 on $mux $procmux$5112.
    dead port 1/2 on $mux $procmux$5109.
    dead port 2/2 on $mux $procmux$5102.
    dead port 1/2 on $mux $procmux$5100.
    dead port 1/2 on $mux $procmux$5097.
    dead port 1/2 on $mux $procmux$5094.
    dead port 1/2 on $mux $procmux$5091.
    dead port 1/2 on $mux $procmux$5088.
    dead port 1/2 on $mux $procmux$5085.
    dead port 2/2 on $mux $procmux$5078.
    dead port 1/2 on $mux $procmux$5076.
    dead port 1/2 on $mux $procmux$5073.
    dead port 1/2 on $mux $procmux$5070.
    dead port 1/2 on $mux $procmux$5067.
    dead port 1/2 on $mux $procmux$5064.
    dead port 1/2 on $mux $procmux$5061.
    dead port 1/2 on $mux $procmux$5058.
    dead port 1/2 on $mux $procmux$5051.
    dead port 1/2 on $mux $procmux$5045.
    dead port 1/2 on $mux $procmux$5042.
    dead port 1/2 on $mux $procmux$5036.
    dead port 1/2 on $mux $procmux$5033.
    dead port 1/2 on $mux $procmux$5030.
    dead port 1/2 on $mux $procmux$5024.
    dead port 1/2 on $mux $procmux$5021.
    dead port 1/2 on $mux $procmux$5018.
    dead port 1/2 on $mux $procmux$5015.
    dead port 1/2 on $mux $procmux$5009.
    dead port 1/2 on $mux $procmux$5006.
    dead port 1/2 on $mux $procmux$5003.
    dead port 1/2 on $mux $procmux$5000.
    dead port 1/2 on $mux $procmux$4997.
    dead port 1/2 on $mux $procmux$4991.
    dead port 1/2 on $mux $procmux$4988.
    dead port 1/2 on $mux $procmux$4985.
    dead port 1/2 on $mux $procmux$4982.
    dead port 1/2 on $mux $procmux$4979.
    dead port 1/2 on $mux $procmux$4976.
    dead port 1/2 on $mux $procmux$4970.
    dead port 1/2 on $mux $procmux$4967.
    dead port 1/2 on $mux $procmux$4964.
    dead port 1/2 on $mux $procmux$4961.
    dead port 1/2 on $mux $procmux$4958.
    dead port 1/2 on $mux $procmux$4955.
    dead port 1/2 on $mux $procmux$4952.
    dead port 1/2 on $mux $procmux$4946.
    dead port 1/2 on $mux $procmux$4943.
    dead port 1/2 on $mux $procmux$4940.
    dead port 1/2 on $mux $procmux$4937.
    dead port 1/2 on $mux $procmux$4934.
    dead port 1/2 on $mux $procmux$4931.
    dead port 1/2 on $mux $procmux$4928.
    dead port 1/2 on $mux $procmux$4925.
    dead port 1/2 on $mux $procmux$4919.
    dead port 1/2 on $mux $procmux$4916.
    dead port 1/2 on $mux $procmux$4913.
    dead port 1/2 on $mux $procmux$4910.
    dead port 1/2 on $mux $procmux$4907.
    dead port 1/2 on $mux $procmux$4904.
    dead port 1/2 on $mux $procmux$4901.
    dead port 1/2 on $mux $procmux$4898.
    dead port 1/2 on $mux $procmux$4895.
    dead port 1/2 on $mux $procmux$4889.
    dead port 1/2 on $mux $procmux$4886.
    dead port 1/2 on $mux $procmux$4883.
    dead port 1/2 on $mux $procmux$4880.
    dead port 1/2 on $mux $procmux$4877.
    dead port 1/2 on $mux $procmux$4874.
    dead port 1/2 on $mux $procmux$4871.
    dead port 1/2 on $mux $procmux$4868.
    dead port 1/2 on $mux $procmux$4865.
    dead port 1/2 on $mux $procmux$4862.
    dead port 1/2 on $mux $procmux$4856.
    dead port 1/2 on $mux $procmux$4853.
    dead port 1/2 on $mux $procmux$4850.
    dead port 1/2 on $mux $procmux$4847.
    dead port 1/2 on $mux $procmux$4844.
    dead port 1/2 on $mux $procmux$4841.
    dead port 1/2 on $mux $procmux$4838.
    dead port 1/2 on $mux $procmux$4835.
    dead port 1/2 on $mux $procmux$4832.
    dead port 1/2 on $mux $procmux$4829.
    dead port 1/2 on $mux $procmux$4826.
    dead port 1/2 on $mux $procmux$4820.
    dead port 1/2 on $mux $procmux$4817.
    dead port 1/2 on $mux $procmux$4814.
    dead port 1/2 on $mux $procmux$4811.
    dead port 1/2 on $mux $procmux$4808.
    dead port 1/2 on $mux $procmux$4805.
    dead port 1/2 on $mux $procmux$4802.
    dead port 1/2 on $mux $procmux$4799.
    dead port 1/2 on $mux $procmux$4796.
    dead port 1/2 on $mux $procmux$4793.
    dead port 1/2 on $mux $procmux$4790.
    dead port 1/2 on $mux $procmux$4787.
    dead port 1/2 on $mux $procmux$4781.
    dead port 1/2 on $mux $procmux$4778.
    dead port 1/2 on $mux $procmux$4775.
    dead port 1/2 on $mux $procmux$4772.
    dead port 1/2 on $mux $procmux$4769.
    dead port 1/2 on $mux $procmux$4766.
    dead port 1/2 on $mux $procmux$4763.
    dead port 1/2 on $mux $procmux$4760.
    dead port 1/2 on $mux $procmux$4757.
    dead port 1/2 on $mux $procmux$4754.
    dead port 1/2 on $mux $procmux$4751.
    dead port 1/2 on $mux $procmux$4748.
    dead port 1/2 on $mux $procmux$4745.
    dead port 1/2 on $mux $procmux$4739.
    dead port 1/2 on $mux $procmux$4736.
    dead port 1/2 on $mux $procmux$4733.
    dead port 1/2 on $mux $procmux$4730.
    dead port 1/2 on $mux $procmux$4727.
    dead port 1/2 on $mux $procmux$4724.
    dead port 1/2 on $mux $procmux$4721.
    dead port 1/2 on $mux $procmux$4718.
    dead port 1/2 on $mux $procmux$4715.
    dead port 1/2 on $mux $procmux$4712.
    dead port 1/2 on $mux $procmux$4709.
    dead port 1/2 on $mux $procmux$4706.
    dead port 1/2 on $mux $procmux$4703.
    dead port 2/2 on $mux $procmux$4700.
    dead port 1/2 on $mux $procmux$4694.
    dead port 1/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4688.
    dead port 1/2 on $mux $procmux$4685.
    dead port 1/2 on $mux $procmux$4682.
    dead port 1/2 on $mux $procmux$4679.
    dead port 1/2 on $mux $procmux$4676.
    dead port 1/2 on $mux $procmux$4673.
    dead port 1/2 on $mux $procmux$4670.
    dead port 1/2 on $mux $procmux$4667.
    dead port 1/2 on $mux $procmux$4664.
    dead port 1/2 on $mux $procmux$4661.
    dead port 1/2 on $mux $procmux$4658.
    dead port 1/2 on $mux $procmux$4655.
    dead port 1/2 on $mux $procmux$4649.
    dead port 1/2 on $mux $procmux$4646.
    dead port 1/2 on $mux $procmux$4643.
    dead port 1/2 on $mux $procmux$4640.
    dead port 1/2 on $mux $procmux$4637.
    dead port 1/2 on $mux $procmux$4634.
    dead port 1/2 on $mux $procmux$4631.
    dead port 1/2 on $mux $procmux$4628.
    dead port 1/2 on $mux $procmux$4625.
    dead port 1/2 on $mux $procmux$4622.
    dead port 1/2 on $mux $procmux$4619.
    dead port 1/2 on $mux $procmux$4616.
    dead port 1/2 on $mux $procmux$4613.
    dead port 1/2 on $mux $procmux$4610.
    dead port 2/2 on $mux $procmux$4607.
    dead port 1/2 on $mux $procmux$4601.
    dead port 1/2 on $mux $procmux$4598.
    dead port 1/2 on $mux $procmux$4595.
    dead port 1/2 on $mux $procmux$4592.
    dead port 1/2 on $mux $procmux$4589.
    dead port 1/2 on $mux $procmux$4586.
    dead port 1/2 on $mux $procmux$4583.
    dead port 1/2 on $mux $procmux$4580.
    dead port 1/2 on $mux $procmux$4577.
    dead port 1/2 on $mux $procmux$4574.
    dead port 1/2 on $mux $procmux$4571.
    dead port 1/2 on $mux $procmux$4568.
    dead port 1/2 on $mux $procmux$4565.
    dead port 1/2 on $mux $procmux$4562.
    dead port 2/2 on $mux $procmux$4559.
    dead port 1/2 on $mux $procmux$4557.
    dead port 1/2 on $mux $procmux$4550.
    dead port 1/2 on $mux $procmux$4547.
    dead port 1/2 on $mux $procmux$4544.
    dead port 1/2 on $mux $procmux$4541.
    dead port 1/2 on $mux $procmux$4538.
    dead port 1/2 on $mux $procmux$4535.
    dead port 1/2 on $mux $procmux$4532.
    dead port 1/2 on $mux $procmux$4529.
    dead port 1/2 on $mux $procmux$4526.
    dead port 1/2 on $mux $procmux$4523.
    dead port 1/2 on $mux $procmux$4520.
    dead port 1/2 on $mux $procmux$4517.
    dead port 1/2 on $mux $procmux$4514.
    dead port 1/2 on $mux $procmux$4511.
    dead port 2/2 on $mux $procmux$4508.
    dead port 1/2 on $mux $procmux$4506.
    dead port 1/2 on $mux $procmux$4503.
    dead port 1/2 on $mux $procmux$4496.
    dead port 1/2 on $mux $procmux$4493.
    dead port 1/2 on $mux $procmux$4490.
    dead port 1/2 on $mux $procmux$4487.
    dead port 1/2 on $mux $procmux$4484.
    dead port 1/2 on $mux $procmux$4481.
    dead port 1/2 on $mux $procmux$4478.
    dead port 1/2 on $mux $procmux$4475.
    dead port 1/2 on $mux $procmux$4472.
    dead port 1/2 on $mux $procmux$4469.
    dead port 1/2 on $mux $procmux$4466.
    dead port 1/2 on $mux $procmux$4463.
    dead port 1/2 on $mux $procmux$4460.
    dead port 1/2 on $mux $procmux$4457.
    dead port 1/2 on $mux $procmux$4454.
    dead port 1/2 on $mux $procmux$4448.
    dead port 1/2 on $mux $procmux$4445.
    dead port 1/2 on $mux $procmux$4442.
    dead port 1/2 on $mux $procmux$4439.
    dead port 1/2 on $mux $procmux$4436.
    dead port 1/2 on $mux $procmux$4433.
    dead port 1/2 on $mux $procmux$4430.
    dead port 1/2 on $mux $procmux$4427.
    dead port 1/2 on $mux $procmux$4424.
    dead port 1/2 on $mux $procmux$4421.
    dead port 1/2 on $mux $procmux$4418.
    dead port 1/2 on $mux $procmux$4415.
    dead port 1/2 on $mux $procmux$4412.
    dead port 1/2 on $mux $procmux$4409.
    dead port 1/2 on $mux $procmux$4406.
    dead port 2/2 on $mux $procmux$4403.
    dead port 1/2 on $mux $procmux$4397.
    dead port 1/2 on $mux $procmux$4394.
    dead port 1/2 on $mux $procmux$4391.
    dead port 1/2 on $mux $procmux$4388.
    dead port 1/2 on $mux $procmux$4385.
    dead port 1/2 on $mux $procmux$4382.
    dead port 1/2 on $mux $procmux$4379.
    dead port 1/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4373.
    dead port 1/2 on $mux $procmux$4370.
    dead port 1/2 on $mux $procmux$4367.
    dead port 1/2 on $mux $procmux$4364.
    dead port 1/2 on $mux $procmux$4361.
    dead port 1/2 on $mux $procmux$4358.
    dead port 1/2 on $mux $procmux$4355.
    dead port 2/2 on $mux $procmux$4352.
    dead port 1/2 on $mux $procmux$4350.
    dead port 1/2 on $mux $procmux$4343.
    dead port 1/2 on $mux $procmux$4340.
    dead port 1/2 on $mux $procmux$4337.
    dead port 1/2 on $mux $procmux$4334.
    dead port 1/2 on $mux $procmux$4331.
    dead port 1/2 on $mux $procmux$4328.
    dead port 1/2 on $mux $procmux$4325.
    dead port 1/2 on $mux $procmux$4322.
    dead port 1/2 on $mux $procmux$4319.
    dead port 1/2 on $mux $procmux$4316.
    dead port 1/2 on $mux $procmux$4313.
    dead port 1/2 on $mux $procmux$4310.
    dead port 1/2 on $mux $procmux$4307.
    dead port 1/2 on $mux $procmux$4304.
    dead port 1/2 on $mux $procmux$4301.
    dead port 1/2 on $mux $procmux$4298.
    dead port 1/2 on $mux $procmux$4292.
    dead port 1/2 on $mux $procmux$4289.
    dead port 1/2 on $mux $procmux$4286.
    dead port 1/2 on $mux $procmux$4283.
    dead port 1/2 on $mux $procmux$4280.
    dead port 1/2 on $mux $procmux$4277.
    dead port 1/2 on $mux $procmux$4274.
    dead port 1/2 on $mux $procmux$4271.
    dead port 1/2 on $mux $procmux$4268.
    dead port 1/2 on $mux $procmux$4265.
    dead port 1/2 on $mux $procmux$4262.
    dead port 1/2 on $mux $procmux$4259.
    dead port 1/2 on $mux $procmux$4256.
    dead port 1/2 on $mux $procmux$4253.
    dead port 1/2 on $mux $procmux$4250.
    dead port 1/2 on $mux $procmux$4247.
    dead port 2/2 on $mux $procmux$4244.
    dead port 1/2 on $mux $procmux$4238.
    dead port 1/2 on $mux $procmux$4235.
    dead port 1/2 on $mux $procmux$4232.
    dead port 1/2 on $mux $procmux$4229.
    dead port 1/2 on $mux $procmux$4226.
    dead port 1/2 on $mux $procmux$4223.
    dead port 1/2 on $mux $procmux$4220.
    dead port 1/2 on $mux $procmux$4217.
    dead port 1/2 on $mux $procmux$4214.
    dead port 1/2 on $mux $procmux$4211.
    dead port 1/2 on $mux $procmux$4208.
    dead port 1/2 on $mux $procmux$4205.
    dead port 1/2 on $mux $procmux$4202.
    dead port 1/2 on $mux $procmux$4199.
    dead port 1/2 on $mux $procmux$4196.
    dead port 1/2 on $mux $procmux$4193.
    dead port 1/2 on $mux $procmux$4190.
    dead port 1/2 on $mux $procmux$4184.
    dead port 1/2 on $mux $procmux$4181.
    dead port 1/2 on $mux $procmux$4178.
    dead port 1/2 on $mux $procmux$4175.
    dead port 1/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4169.
    dead port 1/2 on $mux $procmux$4166.
    dead port 1/2 on $mux $procmux$4163.
    dead port 1/2 on $mux $procmux$4160.
    dead port 1/2 on $mux $procmux$4157.
    dead port 1/2 on $mux $procmux$4154.
    dead port 1/2 on $mux $procmux$4151.
    dead port 1/2 on $mux $procmux$4148.
    dead port 1/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$4142.
    dead port 1/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4133.
    dead port 1/2 on $mux $procmux$4127.
    dead port 1/2 on $mux $procmux$4124.
    dead port 1/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4118.
    dead port 1/2 on $mux $procmux$4115.
    dead port 1/2 on $mux $procmux$4112.
    dead port 1/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4103.
    dead port 1/2 on $mux $procmux$4100.
    dead port 1/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4094.
    dead port 1/2 on $mux $procmux$4091.
    dead port 1/2 on $mux $procmux$4088.
    dead port 1/2 on $mux $procmux$4085.
    dead port 1/2 on $mux $procmux$4082.
    dead port 1/2 on $mux $procmux$4079.
    dead port 2/2 on $mux $procmux$4076.
    dead port 2/2 on $mux $procmux$4074.
    dead port 1/2 on $mux $procmux$4067.
    dead port 1/2 on $mux $procmux$4064.
    dead port 1/2 on $mux $procmux$4061.
    dead port 1/2 on $mux $procmux$4058.
    dead port 1/2 on $mux $procmux$4055.
    dead port 1/2 on $mux $procmux$4052.
    dead port 1/2 on $mux $procmux$4049.
    dead port 1/2 on $mux $procmux$4046.
    dead port 1/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$4040.
    dead port 1/2 on $mux $procmux$4037.
    dead port 1/2 on $mux $procmux$4034.
    dead port 1/2 on $mux $procmux$4031.
    dead port 1/2 on $mux $procmux$4028.
    dead port 1/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4022.
    dead port 1/2 on $mux $procmux$4019.
    dead port 1/2 on $mux $procmux$4016.
    dead port 1/2 on $mux $procmux$7172.
    dead port 1/2 on $mux $procmux$6518.
    dead port 1/2 on $mux $procmux$6536.
    dead port 1/2 on $mux $procmux$6581.
    dead port 1/2 on $mux $procmux$6797.
    dead port 1/2 on $mux $procmux$7169.
    dead port 1/2 on $mux $procmux$6794.
    dead port 1/2 on $mux $procmux$6575.
    dead port 2/2 on $mux $procmux$7157.
    dead port 1/2 on $mux $procmux$6572.
    dead port 2/2 on $mux $procmux$6785.
    dead port 2/2 on $mux $procmux$7151.
    dead port 2/2 on $mux $procmux$7149.
    dead port 1/2 on $mux $procmux$8531.
    dead port 1/2 on $mux $procmux$8525.
    dead port 1/2 on $mux $procmux$8522.
    dead port 1/2 on $mux $procmux$8516.
    dead port 1/2 on $mux $procmux$8513.
    dead port 1/2 on $mux $procmux$8510.
    dead port 1/2 on $mux $procmux$8504.
    dead port 1/2 on $mux $procmux$8501.
    dead port 1/2 on $mux $procmux$8498.
    dead port 1/2 on $mux $procmux$8495.
    dead port 1/2 on $mux $procmux$8489.
    dead port 1/2 on $mux $procmux$8486.
    dead port 1/2 on $mux $procmux$8483.
    dead port 1/2 on $mux $procmux$8480.
    dead port 1/2 on $mux $procmux$8477.
    dead port 1/2 on $mux $procmux$8471.
    dead port 1/2 on $mux $procmux$8468.
    dead port 1/2 on $mux $procmux$8465.
    dead port 1/2 on $mux $procmux$8462.
    dead port 1/2 on $mux $procmux$8459.
    dead port 1/2 on $mux $procmux$8456.
    dead port 1/2 on $mux $procmux$8450.
    dead port 1/2 on $mux $procmux$8447.
    dead port 1/2 on $mux $procmux$8444.
    dead port 1/2 on $mux $procmux$8441.
    dead port 1/2 on $mux $procmux$8438.
    dead port 1/2 on $mux $procmux$8435.
    dead port 1/2 on $mux $procmux$8432.
    dead port 1/2 on $mux $procmux$8426.
    dead port 2/2 on $mux $procmux$7142.
    dead port 1/2 on $mux $procmux$8423.
    dead port 1/2 on $mux $procmux$8420.
    dead port 1/2 on $mux $procmux$8417.
    dead port 1/2 on $mux $procmux$8414.
    dead port 1/2 on $mux $procmux$8411.
    dead port 1/2 on $mux $procmux$8408.
    dead port 2/2 on $mux $procmux$7140.
    dead port 1/2 on $mux $procmux$8405.
    dead port 1/2 on $mux $procmux$8399.
    dead port 1/2 on $mux $procmux$8396.
    dead port 1/2 on $mux $procmux$7138.
    dead port 1/2 on $mux $procmux$8393.
    dead port 1/2 on $mux $procmux$8390.
    dead port 1/2 on $mux $procmux$8387.
    dead port 1/2 on $mux $procmux$8384.
    dead port 2/2 on $mux $procmux$6779.
    dead port 1/2 on $mux $procmux$8381.
    dead port 2/2 on $mux $procmux$7130.
    dead port 1/2 on $mux $procmux$8378.
    dead port 1/2 on $mux $procmux$8375.
    dead port 2/2 on $mux $procmux$6777.
    dead port 1/2 on $mux $procmux$7128.
    dead port 1/2 on $mux $procmux$8369.
    dead port 1/2 on $mux $procmux$8366.
    dead port 1/2 on $mux $procmux$8363.
    dead port 1/2 on $mux $procmux$8360.
    dead port 1/2 on $mux $procmux$8357.
    dead port 2/2 on $mux $procmux$6770.
    dead port 1/2 on $mux $procmux$8354.
    dead port 2/2 on $mux $procmux$7118.
    dead port 1/2 on $mux $procmux$8351.
    dead port 1/2 on $mux $procmux$8348.
    dead port 1/2 on $mux $procmux$8345.
    dead port 1/2 on $mux $procmux$8342.
    dead port 1/2 on $mux $procmux$6768.
    dead port 1/2 on $mux $procmux$8336.
    dead port 1/2 on $mux $procmux$8333.
    dead port 1/2 on $mux $procmux$8330.
    dead port 1/2 on $mux $procmux$8327.
    dead port 2/2 on $mux $procmux$7112.
    dead port 1/2 on $mux $procmux$8324.
    dead port 1/2 on $mux $procmux$8321.
    dead port 1/2 on $mux $procmux$8318.
    dead port 1/2 on $mux $procmux$8315.
    dead port 2/2 on $mux $procmux$6761.
    dead port 1/2 on $mux $procmux$8312.
    dead port 1/2 on $mux $procmux$7110.
    dead port 1/2 on $mux $procmux$8309.
    dead port 1/2 on $mux $procmux$8306.
    dead port 1/2 on $mux $procmux$8300.
    dead port 1/2 on $mux $procmux$8297.
    dead port 2/2 on $mux $procmux$7103.
    dead port 1/2 on $mux $procmux$8294.
    dead port 1/2 on $mux $procmux$8291.
    dead port 1/2 on $mux $procmux$8288.
    dead port 1/2 on $mux $procmux$6759.
    dead port 1/2 on $mux $procmux$8285.
    dead port 1/2 on $mux $procmux$7101.
    dead port 1/2 on $mux $procmux$8282.
    dead port 1/2 on $mux $procmux$8279.
    dead port 1/2 on $mux $procmux$8276.
    dead port 1/2 on $mux $procmux$8273.
    dead port 1/2 on $mux $procmux$8270.
    dead port 1/2 on $mux $procmux$8267.
    dead port 1/2 on $mux $procmux$7098.
    dead port 1/2 on $mux $procmux$8261.
    dead port 1/2 on $mux $procmux$8258.
    dead port 1/2 on $mux $procmux$8255.
    dead port 2/2 on $mux $procmux$6756.
    dead port 1/2 on $mux $procmux$8252.
    dead port 1/2 on $mux $procmux$8249.
    dead port 1/2 on $mux $procmux$7091.
    dead port 1/2 on $mux $procmux$8246.
    dead port 1/2 on $mux $procmux$8243.
    dead port 1/2 on $mux $procmux$8240.
    dead port 1/2 on $mux $procmux$8237.
    dead port 1/2 on $mux $procmux$8234.
    dead port 1/2 on $mux $procmux$8231.
    dead port 1/2 on $mux $procmux$8228.
    dead port 1/2 on $mux $procmux$8225.
    dead port 1/2 on $mux $procmux$8219.
    dead port 1/2 on $mux $procmux$8216.
    dead port 1/2 on $mux $procmux$8213.
    dead port 2/2 on $mux $procmux$7082.
    dead port 1/2 on $mux $procmux$8210.
    dead port 1/2 on $mux $procmux$8207.
    dead port 1/2 on $mux $procmux$8204.
    dead port 1/2 on $mux $procmux$6569.
    dead port 1/2 on $mux $procmux$8201.
    dead port 2/2 on $mux $procmux$6749.
    dead port 1/2 on $mux $procmux$8198.
    dead port 1/2 on $mux $procmux$8195.
    dead port 1/2 on $mux $procmux$8192.
    dead port 1/2 on $mux $procmux$8189.
    dead port 1/2 on $mux $procmux$6747.
    dead port 2/2 on $mux $procmux$7076.
    dead port 1/2 on $mux $procmux$8186.
    dead port 1/2 on $mux $procmux$8183.
    dead port 1/2 on $mux $procmux$8180.
    dead port 2/2 on $mux $procmux$6744.
    dead port 1/2 on $mux $procmux$7074.
    dead port 1/2 on $mux $procmux$8171.
    dead port 1/2 on $mux $procmux$6563.
    dead port 2/2 on $mux $procmux$6742.
    dead port 1/2 on $mux $procmux$8165.
    dead port 1/2 on $mux $procmux$8162.
    dead port 2/2 on $mux $procmux$7067.
    dead port 1/2 on $mux $procmux$8156.
    dead port 1/2 on $mux $procmux$8153.
    dead port 1/2 on $mux $procmux$8150.
    dead port 1/2 on $mux $procmux$8144.
    dead port 1/2 on $mux $procmux$7055.
    dead port 1/2 on $mux $procmux$8141.
    dead port 1/2 on $mux $procmux$6530.
    dead port 1/2 on $mux $procmux$8138.
    dead port 1/2 on $mux $procmux$6560.
    dead port 2/2 on $mux $procmux$6734.
    dead port 1/2 on $mux $procmux$8135.
    dead port 1/2 on $mux $procmux$7049.
    dead port 1/2 on $mux $procmux$8129.
    dead port 1/2 on $mux $procmux$6527.
    dead port 1/2 on $mux $procmux$8126.
    dead port 1/2 on $mux $procmux$6557.
    dead port 1/2 on $mux $procmux$6732.
    dead port 1/2 on $mux $procmux$8123.
    dead port 1/2 on $mux $procmux$7046.
    dead port 1/2 on $mux $procmux$8120.
    dead port 2/2 on $mux $procmux$6729.
    dead port 1/2 on $mux $procmux$8117.
    dead port 1/2 on $mux $procmux$8111.
    dead port 1/2 on $mux $procmux$6727.
    dead port 1/2 on $mux $procmux$8108.
    dead port 1/2 on $mux $procmux$7040.
    dead port 1/2 on $mux $procmux$8105.
    dead port 1/2 on $mux $procmux$8102.
    dead port 1/2 on $mux $procmux$8099.
    dead port 1/2 on $mux $procmux$8096.
    dead port 1/2 on $mux $procmux$7037.
    dead port 1/2 on $mux $procmux$8090.
    dead port 1/2 on $mux $procmux$7034.
    dead port 1/2 on $mux $procmux$8087.
    dead port 1/2 on $mux $procmux$8084.
    dead port 1/2 on $mux $procmux$8081.
    dead port 2/2 on $mux $procmux$6719.
    dead port 1/2 on $mux $procmux$7028.
    dead port 1/2 on $mux $procmux$8078.
    dead port 1/2 on $mux $procmux$8075.
    dead port 1/2 on $mux $procmux$6717.
    dead port 1/2 on $mux $procmux$8072.
    dead port 1/2 on $mux $procmux$7025.
    dead port 1/2 on $mux $procmux$8066.
    dead port 1/2 on $mux $procmux$8063.
    dead port 1/2 on $mux $procmux$7022.
    dead port 1/2 on $mux $procmux$8060.
    dead port 1/2 on $mux $procmux$8057.
    dead port 1/2 on $mux $procmux$6714.
    dead port 1/2 on $mux $procmux$7019.
    dead port 1/2 on $mux $procmux$8054.
    dead port 1/2 on $mux $procmux$8051.
    dead port 1/2 on $mux $procmux$8048.
    dead port 1/2 on $mux $procmux$8045.
    dead port 1/2 on $mux $procmux$6707.
    dead port 1/2 on $mux $procmux$8039.
    dead port 2/2 on $mux $procmux$7010.
    dead port 1/2 on $mux $procmux$8036.
    dead port 1/2 on $mux $procmux$8033.
    dead port 1/2 on $mux $procmux$8030.
    dead port 1/2 on $mux $procmux$8027.
    dead port 1/2 on $mux $procmux$6524.
    dead port 1/2 on $mux $procmux$6554.
    dead port 1/2 on $mux $procmux$6701.
    dead port 1/2 on $mux $procmux$8024.
    dead port 2/2 on $mux $procmux$7004.
    dead port 1/2 on $mux $procmux$8021.
    dead port 1/2 on $mux $procmux$7002.
    dead port 1/2 on $mux $procmux$8018.
    dead port 1/2 on $mux $procmux$8015.
    dead port 1/2 on $mux $procmux$8009.
    dead port 2/2 on $mux $procmux$6995.
    dead port 1/2 on $mux $procmux$8006.
    dead port 1/2 on $mux $procmux$8003.
    dead port 1/2 on $mux $procmux$6993.
    dead port 1/2 on $mux $procmux$8000.
    dead port 1/2 on $mux $procmux$7997.
    dead port 1/2 on $mux $procmux$6990.
    dead port 1/2 on $mux $procmux$7994.
    dead port 1/2 on $mux $procmux$7991.
    dead port 1/2 on $mux $procmux$7988.
    dead port 1/2 on $mux $procmux$7985.
    dead port 1/2 on $mux $procmux$6698.
    dead port 1/2 on $mux $procmux$7982.
    dead port 2/2 on $mux $procmux$6983.
    dead port 1/2 on $mux $procmux$7976.
    dead port 1/2 on $mux $procmux$6981.
    dead port 1/2 on $mux $procmux$7973.
    dead port 1/2 on $mux $procmux$7970.
    dead port 1/2 on $mux $procmux$6692.
    dead port 1/2 on $mux $procmux$6978.
    dead port 1/2 on $mux $procmux$7967.
    dead port 1/2 on $mux $procmux$7964.
    dead port 1/2 on $mux $procmux$7961.
    dead port 1/2 on $mux $procmux$7958.
    dead port 1/2 on $mux $procmux$6689.
    dead port 1/2 on $mux $procmux$7955.
    dead port 1/2 on $mux $procmux$6975.
    dead port 1/2 on $mux $procmux$7952.
    dead port 1/2 on $mux $procmux$6686.
    dead port 1/2 on $mux $procmux$7949.
    dead port 1/2 on $mux $procmux$7946.
    dead port 2/2 on $mux $procmux$6968.
    dead port 1/2 on $mux $procmux$7940.
    dead port 1/2 on $mux $procmux$7937.
    dead port 1/2 on $mux $procmux$7934.
    dead port 1/2 on $mux $procmux$7931.
    dead port 1/2 on $mux $procmux$7928.
    dead port 1/2 on $mux $procmux$7925.
    dead port 1/2 on $mux $procmux$6966.
    dead port 1/2 on $mux $procmux$7922.
    dead port 1/2 on $mux $procmux$7919.
    dead port 1/2 on $mux $procmux$6521.
    dead port 1/2 on $mux $procmux$7916.
    dead port 1/2 on $mux $procmux$6963.
    dead port 1/2 on $mux $procmux$7913.
    dead port 1/2 on $mux $procmux$6960.
    dead port 1/2 on $mux $procmux$7910.
    dead port 1/2 on $mux $procmux$7907.
    dead port 1/2 on $mux $procmux$6957.
    dead port 1/2 on $mux $procmux$7901.
    dead port 2/2 on $mux $procmux$6677.
    dead port 1/2 on $mux $procmux$7898.
    dead port 1/2 on $mux $procmux$7895.
    dead port 1/2 on $mux $procmux$6950.
    dead port 1/2 on $mux $procmux$7892.
    dead port 1/2 on $mux $procmux$7889.
    dead port 1/2 on $mux $procmux$7886.
    dead port 1/2 on $mux $procmux$6944.
    dead port 1/2 on $mux $procmux$7883.
    dead port 1/2 on $mux $procmux$7880.
    dead port 1/2 on $mux $procmux$7877.
    dead port 1/2 on $mux $procmux$7874.
    dead port 1/2 on $mux $procmux$7871.
    dead port 1/2 on $mux $procmux$7868.
    dead port 1/2 on $mux $procmux$6941.
    dead port 1/2 on $mux $procmux$7865.
    dead port 2/2 on $mux $procmux$6671.
    dead port 1/2 on $mux $procmux$7859.
    dead port 1/2 on $mux $procmux$7856.
    dead port 1/2 on $mux $procmux$7853.
    dead port 1/2 on $mux $procmux$7850.
    dead port 1/2 on $mux $procmux$7847.
    dead port 1/2 on $mux $procmux$6669.
    dead port 1/2 on $mux $procmux$7844.
    dead port 1/2 on $mux $procmux$6935.
    dead port 1/2 on $mux $procmux$7841.
    dead port 1/2 on $mux $procmux$7838.
    dead port 1/2 on $mux $procmux$7835.
    dead port 1/2 on $mux $procmux$6932.
    dead port 1/2 on $mux $procmux$7832.
    dead port 1/2 on $mux $procmux$7829.
    dead port 1/2 on $mux $procmux$7826.
    dead port 2/2 on $mux $procmux$6662.
    dead port 1/2 on $mux $procmux$7823.
    dead port 1/2 on $mux $procmux$6929.
    dead port 1/2 on $mux $procmux$7820.
    dead port 1/2 on $mux $procmux$6660.
    dead port 1/2 on $mux $procmux$7811.
    dead port 1/2 on $mux $procmux$6923.
    dead port 1/2 on $mux $procmux$7805.
    dead port 1/2 on $mux $procmux$7802.
    dead port 1/2 on $mux $procmux$6657.
    dead port 1/2 on $mux $procmux$6920.
    dead port 1/2 on $mux $procmux$7796.
    dead port 1/2 on $mux $procmux$7793.
    dead port 1/2 on $mux $procmux$6917.
    dead port 1/2 on $mux $procmux$7790.
    dead port 1/2 on $mux $procmux$7784.
    dead port 1/2 on $mux $procmux$7781.
    dead port 1/2 on $mux $procmux$7778.
    dead port 1/2 on $mux $procmux$6914.
    dead port 1/2 on $mux $procmux$7775.
    dead port 1/2 on $mux $procmux$7769.
    dead port 1/2 on $mux $procmux$7766.
    dead port 1/2 on $mux $procmux$7763.
    dead port 1/2 on $mux $procmux$7760.
    dead port 1/2 on $mux $procmux$7757.
    dead port 1/2 on $mux $procmux$7751.
    dead port 1/2 on $mux $procmux$7748.
    dead port 1/2 on $mux $procmux$7745.
    dead port 1/2 on $mux $procmux$7742.
    dead port 1/2 on $mux $procmux$7739.
    dead port 1/2 on $mux $procmux$7736.
    dead port 1/2 on $mux $procmux$6548.
    dead port 1/2 on $mux $procmux$7730.
    dead port 2/2 on $mux $procmux$6650.
    dead port 1/2 on $mux $procmux$7727.
    dead port 1/2 on $mux $procmux$7724.
    dead port 1/2 on $mux $procmux$6648.
    dead port 1/2 on $mux $procmux$7721.
    dead port 1/2 on $mux $procmux$6908.
    dead port 1/2 on $mux $procmux$7718.
    dead port 1/2 on $mux $procmux$6645.
    dead port 1/2 on $mux $procmux$7715.
    dead port 1/2 on $mux $procmux$6905.
    dead port 1/2 on $mux $procmux$7712.
    dead port 1/2 on $mux $procmux$6642.
    dead port 1/2 on $mux $procmux$6902.
    dead port 1/2 on $mux $procmux$7706.
    dead port 1/2 on $mux $procmux$6899.
    dead port 1/2 on $mux $procmux$7703.
    dead port 1/2 on $mux $procmux$7700.
    dead port 1/2 on $mux $procmux$6896.
    dead port 1/2 on $mux $procmux$7697.
    dead port 1/2 on $mux $procmux$7694.
    dead port 1/2 on $mux $procmux$7691.
    dead port 1/2 on $mux $procmux$7688.
    dead port 1/2 on $mux $procmux$6545.
    dead port 1/2 on $mux $procmux$6890.
    dead port 1/2 on $mux $procmux$7685.
    dead port 1/2 on $mux $procmux$6635.
    dead port 1/2 on $mux $procmux$6887.
    dead port 1/2 on $mux $procmux$7679.
    dead port 1/2 on $mux $procmux$6884.
    dead port 1/2 on $mux $procmux$7676.
    dead port 1/2 on $mux $procmux$7673.
    dead port 1/2 on $mux $procmux$6881.
    dead port 1/2 on $mux $procmux$7670.
    dead port 1/2 on $mux $procmux$7667.
    dead port 1/2 on $mux $procmux$7664.
    dead port 1/2 on $mux $procmux$7661.
    dead port 1/2 on $mux $procmux$7658.
    dead port 1/2 on $mux $procmux$6878.
    dead port 1/2 on $mux $procmux$7655.
    dead port 1/2 on $mux $procmux$6629.
    dead port 1/2 on $mux $procmux$6875.
    dead port 1/2 on $mux $procmux$7649.
    dead port 1/2 on $mux $procmux$7646.
    dead port 1/2 on $mux $procmux$6626.
    dead port 1/2 on $mux $procmux$7643.
    dead port 1/2 on $mux $procmux$7640.
    dead port 1/2 on $mux $procmux$6869.
    dead port 1/2 on $mux $procmux$7637.
    dead port 1/2 on $mux $procmux$7634.
    dead port 1/2 on $mux $procmux$7631.
    dead port 1/2 on $mux $procmux$6866.
    dead port 1/2 on $mux $procmux$7628.
    dead port 1/2 on $mux $procmux$6620.
    dead port 1/2 on $mux $procmux$7625.
    dead port 1/2 on $mux $procmux$6863.
    dead port 1/2 on $mux $procmux$7622.
    dead port 1/2 on $mux $procmux$7616.
    dead port 1/2 on $mux $procmux$6617.
    dead port 1/2 on $mux $procmux$6860.
    dead port 1/2 on $mux $procmux$7613.
    dead port 1/2 on $mux $procmux$7610.
    dead port 1/2 on $mux $procmux$7607.
    dead port 1/2 on $mux $procmux$6614.
    dead port 1/2 on $mux $procmux$7604.
    dead port 1/2 on $mux $procmux$6857.
    dead port 1/2 on $mux $procmux$7601.
    dead port 1/2 on $mux $procmux$7598.
    dead port 1/2 on $mux $procmux$6854.
    dead port 1/2 on $mux $procmux$7595.
    dead port 1/2 on $mux $procmux$7592.
    dead port 1/2 on $mux $procmux$6851.
    dead port 1/2 on $mux $procmux$7589.
    dead port 1/2 on $mux $procmux$7586.
    dead port 1/2 on $mux $procmux$7580.
    dead port 2/2 on $mux $procmux$6605.
    dead port 1/2 on $mux $procmux$7577.
    dead port 1/2 on $mux $procmux$7574.
    dead port 1/2 on $mux $procmux$6542.
    dead port 1/2 on $mux $procmux$7571.
    dead port 1/2 on $mux $procmux$7568.
    dead port 1/2 on $mux $procmux$6845.
    dead port 1/2 on $mux $procmux$7565.
    dead port 2/2 on $mux $procmux$6599.
    dead port 1/2 on $mux $procmux$7562.
    dead port 1/2 on $mux $procmux$6842.
    dead port 1/2 on $mux $procmux$7559.
    dead port 1/2 on $mux $procmux$7556.
    dead port 1/2 on $mux $procmux$6839.
    dead port 1/2 on $mux $procmux$7553.
    dead port 1/2 on $mux $procmux$7550.
    dead port 1/2 on $mux $procmux$6836.
    dead port 1/2 on $mux $procmux$7547.
    dead port 1/2 on $mux $procmux$6597.
    dead port 1/2 on $mux $procmux$6833.
    dead port 1/2 on $mux $procmux$7541.
    dead port 1/2 on $mux $procmux$7538.
    dead port 1/2 on $mux $procmux$6830.
    dead port 1/2 on $mux $procmux$7535.
    dead port 1/2 on $mux $procmux$7532.
    dead port 1/2 on $mux $procmux$6827.
    dead port 1/2 on $mux $procmux$7529.
    dead port 1/2 on $mux $procmux$7526.
    dead port 1/2 on $mux $procmux$6824.
    dead port 1/2 on $mux $procmux$7523.
    dead port 1/2 on $mux $procmux$7520.
    dead port 1/2 on $mux $procmux$7517.
    dead port 1/2 on $mux $procmux$7514.
    dead port 1/2 on $mux $procmux$7511.
    dead port 1/2 on $mux $procmux$6590.
    dead port 1/2 on $mux $procmux$7508.
    dead port 1/2 on $mux $procmux$7505.
    dead port 1/2 on $mux $procmux$7499.
    dead port 1/2 on $mux $procmux$7496.
    dead port 1/2 on $mux $procmux$7493.
    dead port 1/2 on $mux $procmux$7490.
    dead port 1/2 on $mux $procmux$7487.
    dead port 1/2 on $mux $procmux$7484.
    dead port 1/2 on $mux $procmux$7481.
    dead port 1/2 on $mux $procmux$7478.
    dead port 1/2 on $mux $procmux$7475.
    dead port 1/2 on $mux $procmux$7472.
    dead port 1/2 on $mux $procmux$7469.
    dead port 1/2 on $mux $procmux$7466.
    dead port 1/2 on $mux $procmux$7463.
    dead port 1/2 on $mux $procmux$7460.
    dead port 2/2 on $mux $procmux$7451.
    dead port 1/2 on $mux $procmux$7445.
    dead port 1/2 on $mux $procmux$7439.
    dead port 1/2 on $mux $procmux$7436.
    dead port 2/2 on $mux $procmux$7427.
    dead port 1/2 on $mux $procmux$7421.
    dead port 2/2 on $mux $procmux$7406.
    dead port 1/2 on $mux $procmux$6818.
    dead port 2/2 on $mux $procmux$7400.
    dead port 1/2 on $mux $procmux$7398.
    dead port 2/2 on $mux $procmux$7391.
    dead port 1/2 on $mux $procmux$6815.
    dead port 1/2 on $mux $procmux$7389.
    dead port 1/2 on $mux $procmux$6812.
    dead port 1/2 on $mux $procmux$7386.
    dead port 1/2 on $mux $procmux$7379.
    dead port 1/2 on $mux $procmux$7373.
    dead port 1/2 on $mux $procmux$7370.
    dead port 1/2 on $mux $procmux$7364.
    dead port 1/2 on $mux $procmux$6809.
    dead port 1/2 on $mux $procmux$7361.
    dead port 1/2 on $mux $procmux$7358.
    dead port 1/2 on $mux $procmux$7349.
    dead port 1/2 on $mux $procmux$7343.
    dead port 1/2 on $mux $procmux$7340.
    dead port 1/2 on $mux $procmux$6806.
    dead port 1/2 on $mux $procmux$7334.
    dead port 1/2 on $mux $procmux$7331.
    dead port 1/2 on $mux $procmux$7328.
    dead port 2/2 on $mux $procmux$7319.
    dead port 2/2 on $mux $procmux$7313.
    dead port 2/2 on $mux $procmux$7311.
    dead port 1/2 on $mux $procmux$6803.
    dead port 1/2 on $mux $procmux$7304.
    dead port 2/2 on $mux $procmux$7295.
    dead port 2/2 on $mux $procmux$7289.
    dead port 1/2 on $mux $procmux$6539.
    dead port 1/2 on $mux $procmux$6584.
    dead port 1/2 on $mux $procmux$6800.
    dead port 1/2 on $mux $procmux$7287.
    dead port 2/2 on $mux $procmux$7280.
    dead port 1/2 on $mux $procmux$7278.
    dead port 1/2 on $mux $procmux$7275.
    dead port 2/2 on $mux $procmux$7268.
    dead port 1/2 on $mux $procmux$7266.
    dead port 1/2 on $mux $procmux$7263.
    dead port 1/2 on $mux $procmux$7260.
    dead port 2/2 on $mux $procmux$7253.
    dead port 1/2 on $mux $procmux$7251.
    dead port 1/2 on $mux $procmux$7248.
    dead port 1/2 on $mux $procmux$7245.
    dead port 1/2 on $mux $procmux$7242.
    dead port 1/2 on $mux $procmux$7235.
    dead port 1/2 on $mux $procmux$7229.
    dead port 1/2 on $mux $procmux$7226.
    dead port 1/2 on $mux $procmux$7220.
    dead port 1/2 on $mux $procmux$7217.
    dead port 1/2 on $mux $procmux$7214.
    dead port 1/2 on $mux $procmux$7205.
    dead port 1/2 on $mux $procmux$7199.
    dead port 1/2 on $mux $procmux$7196.
    dead port 1/2 on $mux $procmux$7190.
    dead port 1/2 on $mux $procmux$7187.
    dead port 1/2 on $mux $procmux$7184.
    dead port 1/2 on $mux $procmux$7178.
    dead port 1/2 on $mux $procmux$7175.
Running muxtree optimizer on module \a25_fetch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_icache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 1216 multiplexer ports.
<suppressed ~308 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \arm_core.
  Optimizing cells in module \a25_coprocessor.
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
  Optimizing cells in module \a25_write_back.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \a25_dcache.
    New ctrl vector for $pmux cell $procmux$3683: { $procmux$3715_CMP $procmux$3711_CMP $procmux$3696_CMP $procmux$3692_CMP $auto$opt_reduce.cc:134:opt_mux$8878 $procmux$3690_CMP $procmux$3687_CMP $procmux$3684_CMP }
    New ctrl vector for $pmux cell $procmux$3656: { $procmux$3715_CMP $procmux$3711_CMP $procmux$3696_CMP $auto$opt_reduce.cc:134:opt_mux$8880 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
  Optimizing cells in module \a25_decode.
  Optimizing cells in module \a25_fetch.
  Optimizing cells in module \a25_icache.
    New ctrl vector for $pmux cell $procmux$8592: { $procmux$8614_CMP $auto$opt_reduce.cc:134:opt_mux$8882 }
  Optimizing cells in module \a25_icache.
  Optimizing cells in module \single_port_ram_128_8.
    Consolidated identical input bits for $mux cell $procmux$8639:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$8639_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8639_Y [0]
      New connections: $procmux$8639_Y [127:1] = { $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] $procmux$8639_Y [0] }
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
    Consolidated identical input bits for $mux cell $procmux$8651:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$procmux$8651_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8651_Y [0]
      New connections: $procmux$8651_Y [20:1] = { $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] $procmux$8651_Y [0] }
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 5 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arm_core'.
Finding identical cells in module `\a25_coprocessor'.
Finding identical cells in module `\a25_wishbone'.
<suppressed ~9 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_write_back'.
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\a25_dcache'.
<suppressed ~9 debug messages>
Finding identical cells in module `\a25_execute'.
<suppressed ~6 debug messages>
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_multiply'.
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Finding identical cells in module `\a25_decode'.
<suppressed ~219 debug messages>
Finding identical cells in module `\a25_fetch'.
Finding identical cells in module `\a25_icache'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 83 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$8662 ($dff) from module a25_coprocessor (D = $procmux$3360_Y, Q = \o_copro_read_data).
Adding EN signal on $procdff$8663 ($dff) from module a25_coprocessor (D = \i_copro_write_data [2:0], Q = \cache_control).
Adding EN signal on $procdff$8664 ($dff) from module a25_coprocessor (D = \i_copro_write_data, Q = \cacheable_area).
Adding EN signal on $procdff$8665 ($dff) from module a25_coprocessor (D = \i_copro_write_data, Q = \updateable_area).
Adding EN signal on $procdff$8666 ($dff) from module a25_coprocessor (D = \i_copro_write_data, Q = \disruptive_area).
Adding EN signal on $procdff$8667 ($dff) from module a25_coprocessor (D = \i_fault_status, Q = \fault_status).
Adding EN signal on $procdff$8668 ($dff) from module a25_coprocessor (D = \i_fault_address, Q = \fault_address).
Adding EN signal on $procdff$8675 ($dff) from module a25_wishbone (D = $procmux$3419_Y, Q = \serving_port).
Adding SRST signal on $auto$ff.cc:262:slice$8914 ($dffe) from module a25_wishbone (D = $procmux$3416_Y [1:0], Q = \serving_port [1:0], rval = 2'01).
Adding SRST signal on $auto$ff.cc:262:slice$8914 ($dffe) from module a25_wishbone (D = $procmux$3413_Y [2], Q = \serving_port [2], rval = 1'0).
Adding EN signal on $procdff$8674 ($dff) from module a25_wishbone (D = $procmux$3430_Y, Q = \o_wb_stb).
Adding EN signal on $procdff$8673 ($dff) from module a25_wishbone (D = $procmux$3441_Y, Q = \o_wb_cyc).
Adding EN signal on $procdff$8672 ($dff) from module a25_wishbone (D = $procmux$3452_Y, Q = \o_wb_dat).
Adding EN signal on $procdff$8671 ($dff) from module a25_wishbone (D = $procmux$3463_Y, Q = \o_wb_we).
Adding EN signal on $procdff$8669 ($dff) from module a25_wishbone (D = $procmux$3485_Y, Q = \o_wb_adr).
Adding EN signal on $procdff$8670 ($dff) from module a25_wishbone (D = $procmux$3474_Y, Q = \o_wb_sel).
Adding EN signal on $procdff$8678 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7244$3274_Y, Q = \wbuf_rp_r).
Adding EN signal on $procdff$8679 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r0).
Adding EN signal on $procdff$8688 ($dff) from module a25_wishbone_buf (D = $procmux$3559_Y, Q = \wbuf_used_r).
Adding EN signal on $procdff$8680 ($dff) from module a25_wishbone_buf (D = \i_addr, Q = \wbuf_addr_r1).
Adding EN signal on $procdff$8681 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r0).
Adding EN signal on $procdff$8682 ($dff) from module a25_wishbone_buf (D = \i_wdata, Q = \wbuf_wdata_r1).
Adding EN signal on $procdff$8683 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7226$3269_Y, Q = \wbuf_be_r0).
Adding EN signal on $procdff$8684 ($dff) from module a25_wishbone_buf (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7235$3271_Y, Q = \wbuf_be_r1).
Adding EN signal on $procdff$8685 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [0]).
Adding EN signal on $procdff$8685 ($dff) from module a25_wishbone_buf (D = \i_write, Q = \wbuf_write_r [1]).
Adding EN signal on $procdff$8686 ($dff) from module a25_wishbone_buf (D = $logic_not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7239$3272_Y, Q = \wbuf_wp_r).
Adding SRST signal on $procdff$8687 ($dff) from module a25_wishbone_buf (D = $procmux$3551_Y, Q = \ack_owed_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$8970 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \ack_owed_r).
Adding SRST signal on $procdff$8677 ($dff) from module a25_wishbone_buf (D = $procmux$3494_Y, Q = \busy_reading_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$8972 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \busy_reading_r).
Adding SRST signal on $procdff$8676 ($dff) from module a25_wishbone_buf (D = $procmux$3489_Y, Q = \wait_rdata_valid_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$8974 ($sdff) from module a25_wishbone_buf (D = 1'0, Q = \wait_rdata_valid_r).
Adding EN signal on $procdff$8689 ($dff) from module a25_write_back (D = \i_mem_read_data, Q = \mem_read_data_r).
Adding EN signal on $procdff$8690 ($dff) from module a25_write_back (D = \i_mem_read_data_valid, Q = \mem_read_data_valid_r).
Adding EN signal on $procdff$8691 ($dff) from module a25_write_back (D = \i_mem_load_rd, Q = \mem_load_rd_r).
Adding EN signal on $procdff$8692 ($dff) from module a25_mem (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6979$3184_Y, Q = \mem_read_data_r).
Adding EN signal on $procdff$8693 ($dff) from module a25_mem (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6984$3188_Y, Q = \mem_read_data_valid_r).
Adding EN signal on $procdff$8694 ($dff) from module a25_mem (D = { \i_daddress [1:0] \i_exec_load_rd }, Q = \mem_load_rd_r).
Adding EN signal on $procdff$8707 ($dff) from module a25_dcache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6082$2888_Y, Q = \data_wdata_r).
Adding EN signal on $procdff$8708 ($dff) from module a25_dcache (D = { $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6341$3038_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6310$3025_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6279$3012_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6247$2999_Y }, Q = \data_hit_way_r).
Adding EN signal on $procdff$8709 ($dff) from module a25_dcache (D = \i_address, Q = \miss_address).
Adding EN signal on $procdff$8710 ($dff) from module a25_dcache (D = \i_wb_cached_rdata, Q = \wb_rdata_burst).
Adding EN signal on $procdff$8706 ($dff) from module a25_dcache (D = $procmux$3597_Y [3:0], Q = \wb_address [3:0]).
Adding EN signal on $procdff$8706 ($dff) from module a25_dcache (D = $procmux$3597_Y [31:4], Q = \wb_address [31:4]).
Adding SRST signal on $procdff$8711 ($dff) from module a25_dcache (D = $procmux$3683_Y, Q = \c_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8996 ($sdff) from module a25_dcache (D = $procmux$3683_Y, Q = \c_state).
Adding SRST signal on $procdff$8712 ($dff) from module a25_dcache (D = $procmux$3656_Y, Q = \source_sel, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$9010 ($sdff) from module a25_dcache (D = $procmux$3656_Y, Q = \source_sel).
Adding SRST signal on $procdff$8713 ($dff) from module a25_dcache (D = $procmux$3648_Y, Q = \init_count, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$9020 ($sdff) from module a25_dcache (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5871$2842_Y, Q = \init_count).
Adding EN signal on $procdff$8714 ($dff) from module a25_dcache (D = $procmux$3628_Y, Q = \select_way).
Adding EN signal on $procdff$8715 ($dff) from module a25_dcache (D = { \random_num [2:0] $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5924$2847_Y }, Q = \random_num).
Adding EN signal on $procdff$8701 ($dff) from module a25_dcache (D = { \tag_rdata_way3 [20] \tag_rdata_way2 [20] \tag_rdata_way1 [20] \tag_rdata_way0 [20] }, Q = \valid_bits_r).
Adding EN signal on $procdff$8702 ($dff) from module a25_dcache (D = \i_address [11:4], Q = \ex_read_address).
Adding SRST signal on $procdff$8703 ($dff) from module a25_dcache (D = $procmux$3589_Y, Q = \ex_read_hit_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9042 ($sdff) from module a25_dcache (D = 1'1, Q = \ex_read_hit_r).
Adding SRST signal on $procdff$8704 ($dff) from module a25_dcache (D = $procmux$3583_Y, Q = \ex_read_hit_way, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9044 ($sdff) from module a25_dcache (D = $procmux$3583_Y, Q = \ex_read_hit_way).
Adding EN signal on $procdff$8716 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5211$2651_Y, Q = \o_copro_write_data).
Adding EN signal on $procdff$8717 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5211$2651_Y, Q = \o_write_data).
Adding EN signal on $procdff$8718 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5114$2596_Y, Q = \o_iaddress).
Adding EN signal on $procdff$8719 ($dff) from module a25_execute (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5271$2725_Y, Q = \o_iaddress_valid).
Adding EN signal on $procdff$8720 ($dff) from module a25_execute (D = \o_daddress_nxt, Q = \o_daddress).
Adding EN signal on $procdff$8721 ($dff) from module a25_execute (D = \daddress_valid_nxt, Q = \o_daddress_valid).
Adding EN signal on $procdff$8722 ($dff) from module a25_execute (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5132$2608_Y, Q = \o_adex).
Adding EN signal on $procdff$8723 ($dff) from module a25_execute (D = \priviledged_nxt, Q = \o_priviledged).
Adding EN signal on $procdff$8724 ($dff) from module a25_execute (D = \i_decode_exclusive, Q = \o_exclusive).
Adding EN signal on $procdff$8725 ($dff) from module a25_execute (D = \write_enable_nxt, Q = \o_write_enable).
Adding EN signal on $procdff$8726 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5197$2649_Y, Q = \o_byte_enable).
Adding SRST signal on $auto$ff.cc:262:slice$9058 ($dffe) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5198$2648_Y, Q = \o_byte_enable, rval = 4'1111).
Adding EN signal on $procdff$8727 ($dff) from module a25_execute (D = { \i_decode_load_rd [7:6] $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5298$2741_Y \i_decode_load_rd [4:0] }, Q = \o_exec_load_rd).
Adding SRST signal on $auto$ff.cc:262:slice$9060 ($dffe) from module a25_execute (D = \status_bits_mode, Q = \o_exec_load_rd [6:5], rval = 2'00).
Adding EN signal on $procdff$8728 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5007$2524_Y [3:2], Q = \status_bits_flags [3:2]).
Adding EN signal on $procdff$8728 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5007$2524_Y [1:0], Q = \status_bits_flags [1:0]).
Adding EN signal on $procdff$8729 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5014$2529_Y, Q = \status_bits_mode).
Adding EN signal on $procdff$8730 ($dff) from module a25_execute (D = \status_bits_mode_rds_oh_nxt, Q = \status_bits_mode_rds_oh).
Adding EN signal on $procdff$8731 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5043$2548_Y, Q = \status_bits_irq_mask).
Adding EN signal on $procdff$8732 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5048$2553_Y, Q = \status_bits_firq_mask).
Adding EN signal on $procdff$8733 ($dff) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5276$2728_Y, Q = \base_address).
Adding EN signal on $procdff$8737 ($dff) from module a25_multiply (D = $procmux$3736_Y, Q = \count).
Adding EN signal on $procdff$8738 ($dff) from module a25_multiply (D = { $procmux$3754_Y [67:65] $procmux$3754_Y [32:0] }, Q = { \product [67:65] \product [32:0] }).
Adding EN signal on $procdff$8738 ($dff) from module a25_multiply (D = $procmux$3754_Y [64:33], Q = \product [64:33]).
Adding SRST signal on $auto$ff.cc:262:slice$9086 ($dffe) from module a25_multiply (D = $2\product_nxt[67:0] [64:33], Q = \product [64:33], rval = 0).
Adding SRST signal on $auto$ff.cc:262:slice$9079 ($dffe) from module a25_multiply (D = { $2\product_nxt[67:0] [67:65] $2\product_nxt[67:0] [0] }, Q = { \product [67:65] \product [0] }, rval = 4'0000).
Adding EN signal on $procdff$8736 ($dff) from module a25_multiply (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4500$2459_Y, Q = \o_done).
Adding EN signal on $procdff$8739 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4186$2210_Y, Q = \r0).
Adding EN signal on $procdff$8740 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4187$2212_Y, Q = \r1).
Adding EN signal on $procdff$8741 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4188$2214_Y, Q = \r2).
Adding EN signal on $procdff$8742 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4189$2216_Y, Q = \r3).
Adding EN signal on $procdff$8743 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4190$2218_Y, Q = \r4).
Adding EN signal on $procdff$8744 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4191$2220_Y, Q = \r5).
Adding EN signal on $procdff$8745 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4192$2222_Y, Q = \r6).
Adding EN signal on $procdff$8746 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4193$2224_Y, Q = \r7).
Adding EN signal on $procdff$8747 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4196$2230_Y, Q = \r8).
Adding EN signal on $procdff$8748 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4197$2236_Y, Q = \r9).
Adding EN signal on $procdff$8749 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4198$2242_Y, Q = \r10).
Adding EN signal on $procdff$8750 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4199$2248_Y, Q = \r11).
Adding EN signal on $procdff$8751 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4200$2254_Y, Q = \r12).
Adding EN signal on $procdff$8752 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4210$2284_Y, Q = \r13).
Adding EN signal on $procdff$8753 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4211$2289_Y, Q = \r14).
Adding EN signal on $procdff$8754 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4226$2321_Y, Q = \r15).
Adding EN signal on $procdff$8755 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4214$2294_Y, Q = \r13_svc).
Adding EN signal on $procdff$8756 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4215$2299_Y, Q = \r14_svc).
Adding EN signal on $procdff$8757 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4218$2304_Y, Q = \r13_irq).
Adding EN signal on $procdff$8758 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4219$2309_Y, Q = \r14_irq).
Adding EN signal on $procdff$8759 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4203$2259_Y, Q = \r8_firq).
Adding EN signal on $procdff$8760 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4204$2264_Y, Q = \r9_firq).
Adding EN signal on $procdff$8761 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4205$2269_Y, Q = \r10_firq).
Adding EN signal on $procdff$8762 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4206$2274_Y, Q = \r11_firq).
Adding EN signal on $procdff$8763 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4207$2279_Y, Q = \r12_firq).
Adding EN signal on $procdff$8764 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4222$2314_Y, Q = \r13_firq).
Adding EN signal on $procdff$8765 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4223$2319_Y, Q = \r14_firq).
Adding EN signal on $procdff$8778 ($dff) from module a25_decode (D = $procmux$3857_Y, Q = \saved_current_instruction_iabt_status).
Adding EN signal on $procdff$8782 ($dff) from module a25_decode (D = \adex_reg, Q = \pre_fetch_instruction_adex).
Adding EN signal on $procdff$8779 ($dff) from module a25_decode (D = \fetch_instruction_r, Q = \pre_fetch_instruction).
Adding EN signal on $procdff$8775 ($dff) from module a25_decode (D = $procmux$3878_Y, Q = \saved_current_instruction_iabt).
Adding EN signal on $procdff$8801 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [3:0], Q = \o_rm_sel).
Adding EN signal on $procdff$8802 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1469$337_Y, Q = \o_rs_sel).
Adding EN signal on $procdff$8791 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1514$432_Y, Q = \o_imm32).
Adding SRST signal on $auto$ff.cc:262:slice$9210 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1519$429_Y [1:0], Q = \o_imm32 [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$9210 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1517$431_Y [6:2], Q = \o_imm32 [6:2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:262:slice$9210 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1518$430_Y [31:7], Q = \o_imm32 [31:7], rval = 25'0000000000000000000000000).
Adding EN signal on $procdff$8784 ($dff) from module a25_decode (D = \abt_status_reg, Q = \pre_fetch_instruction_iabt_status).
Adding EN signal on $procdff$8792 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [11:7], Q = \o_imm_shift_amount).
Adding EN signal on $procdff$8783 ($dff) from module a25_decode (D = \fetch_address_r, Q = \pre_fetch_instruction_address).
Adding EN signal on $procdff$8780 ($dff) from module a25_decode (D = \fetch_instruction_type_r, Q = \pre_fetch_instruction_type).
Adding EN signal on $procdff$8776 ($dff) from module a25_decode (D = $procmux$3871_Y, Q = \saved_current_instruction_adex).
Adding EN signal on $procdff$8803 ($dff) from module a25_decode (D = { $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1477$345_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1478$352_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1476$340_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1479$356_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1469$337_Y }, Q = \o_load_rd).
Adding EN signal on $procdff$8804 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1468$331_Y, Q = \o_rn_sel).
Adding EN signal on $procdff$8805 ($dff) from module a25_decode (D = \barrel_shift_amount_sel_nxt, Q = \o_barrel_shift_amount_sel).
Adding EN signal on $procdff$8806 ($dff) from module a25_decode (D = \barrel_shift_data_sel_nxt, Q = \o_barrel_shift_data_sel).
Adding EN signal on $procdff$8807 ($dff) from module a25_decode (D = \barrel_shift_function_nxt, Q = \o_barrel_shift_function).
Adding EN signal on $procdff$8852 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1592$526_Y, Q = \rd_conflict1_r).
Adding EN signal on $procdff$8808 ($dff) from module a25_decode (D = { \alu_swap_sel_nxt \alu_not_sel_nxt \alu_cin_sel_nxt \alu_cout_sel_nxt \alu_out_sel_nxt }, Q = \o_alu_function).
Adding EN signal on $procdff$8809 ($dff) from module a25_decode (D = \multiply_function_nxt, Q = \o_multiply_function).
Adding EN signal on $procdff$8810 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1794$663_Y, Q = \o_interrupt_vector_sel).
Adding EN signal on $procdff$8811 ($dff) from module a25_decode (D = \iaddress_sel_nxt, Q = \o_iaddress_sel).
Adding EN signal on $procdff$8812 ($dff) from module a25_decode (D = \daddress_sel_nxt, Q = \o_daddress_sel).
Adding EN signal on $procdff$8813 ($dff) from module a25_decode (D = \pc_sel_nxt, Q = \o_pc_sel).
Adding EN signal on $procdff$8814 ($dff) from module a25_decode (D = \byte_enable_sel_nxt, Q = \o_byte_enable_sel).
Adding EN signal on $procdff$8815 ($dff) from module a25_decode (D = \status_bits_sel_nxt, Q = \o_status_bits_sel).
Adding EN signal on $procdff$8851 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1591$525_Y, Q = \rs_conflict1_r).
Adding EN signal on $procdff$8816 ($dff) from module a25_decode (D = \reg_write_sel_nxt, Q = \o_reg_write_sel).
Adding EN signal on $procdff$8817 ($dff) from module a25_decode (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2795$1630_Y, Q = \o_firq_not_user_mode).
Adding EN signal on $procdff$8818 ($dff) from module a25_decode (D = \write_data_wen_nxt, Q = \o_write_data_wen).
Adding EN signal on $procdff$8819 ($dff) from module a25_decode (D = \base_address_wen_nxt, Q = \o_base_address_wen).
Adding EN signal on $procdff$8820 ($dff) from module a25_decode (D = \pc_wen_nxt, Q = \o_pc_wen).
Adding EN signal on $procdff$8821 ($dff) from module a25_decode (D = \reg_bank_wen_nxt, Q = \o_reg_bank_wen).
Adding EN signal on $procdff$8822 ($dff) from module a25_decode (D = \status_bits_flags_wen_nxt, Q = \o_status_bits_flags_wen).
Adding EN signal on $procdff$8823 ($dff) from module a25_decode (D = \status_bits_mode_wen_nxt, Q = \o_status_bits_mode_wen).
Adding EN signal on $procdff$8824 ($dff) from module a25_decode (D = \status_bits_irq_mask_wen_nxt, Q = \o_status_bits_irq_mask_wen).
Adding EN signal on $procdff$8825 ($dff) from module a25_decode (D = \status_bits_firq_mask_wen_nxt, Q = \o_status_bits_firq_mask_wen).
Adding EN signal on $procdff$8826 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [23:21], Q = \o_copro_opcode1).
Adding EN signal on $procdff$8827 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [7:5], Q = \o_copro_opcode2).
Adding EN signal on $procdff$8828 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [19:16], Q = \o_copro_crn).
Adding EN signal on $procdff$8829 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [3:0], Q = \o_copro_crm).
Adding EN signal on $procdff$8830 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [11:8], Q = \o_copro_num).
Adding EN signal on $procdff$8831 ($dff) from module a25_decode (D = \copro_operation_nxt, Q = \o_copro_operation).
Adding EN signal on $procdff$8832 ($dff) from module a25_decode (D = \copro_write_data_wen_nxt, Q = \o_copro_write_data_wen).
Adding EN signal on $procdff$8833 ($dff) from module a25_decode (D = \load_pc_nxt, Q = \load_pc_r).
Adding EN signal on $procdff$8834 ($dff) from module a25_decode (D = \control_state_nxt, Q = \control_state).
Adding EN signal on $procdff$8835 ($dff) from module a25_decode (D = \i_iabt, Q = \iabt_reg).
Adding EN signal on $procdff$8836 ($dff) from module a25_decode (D = \i_adex, Q = \adex_reg).
Adding EN signal on $procdff$8837 ($dff) from module a25_decode (D = \i_execute_iaddress, Q = \fetch_address_r).
Adding EN signal on $procdff$8838 ($dff) from module a25_decode (D = \i_abt_status, Q = \abt_status_reg).
Adding EN signal on $procdff$8839 ($dff) from module a25_decode (D = \i_fetch_instruction, Q = \fetch_instruction_r).
Adding EN signal on $procdff$8840 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2995$1785_Y, Q = \fetch_instruction_type_r).
Adding SRST signal on $auto$ff.cc:262:slice$9310 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2996$1784_Y [1:0], Q = \fetch_instruction_type_r [1:0], rval = 2'10).
Adding SRST signal on $auto$ff.cc:262:slice$9310 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2999$1781_Y [2], Q = \fetch_instruction_type_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9310 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3003$1777_Y [3], Q = \fetch_instruction_type_r [3], rval = 1'0).
Adding EN signal on $procdff$8841 ($dff) from module a25_decode (D = \restore_base_address_nxt, Q = \restore_base_address).
Adding EN signal on $procdff$8842 ($dff) from module a25_decode (D = { 2'00 $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1484$358_Y \o_load_rd [3:0] }, Q = \load_rd_d1).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$9325 ($dffe) from module a25_decode.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$9325 ($dffe) from module a25_decode.
Adding EN signal on $procdff$8843 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1593$528_Y, Q = \o_rn_use_read).
Adding EN signal on $procdff$8844 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1594$530_Y, Q = \o_rm_use_read).
Adding EN signal on $procdff$8845 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1595$532_Y, Q = \o_rs_use_read).
Adding EN signal on $procdff$8846 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1596$534_Y, Q = \o_rd_use_read).
Adding EN signal on $procdff$8847 ($dff) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2804$1688_Y, Q = \instruction_execute_r).
Adding EN signal on $procdff$8850 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1590$524_Y, Q = \rm_conflict1_r).
Adding EN signal on $procdff$8848 ($dff) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1581$520_Y, Q = \conflict_r).
Adding EN signal on $procdff$8849 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1589$523_Y, Q = \rn_conflict1_r).
Adding EN signal on $procdff$8793 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1542$435_Y, Q = \o_shift_imm_zero).
Adding EN signal on $procdff$8794 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3024$1788_Y, Q = \o_condition).
Adding SRST signal on $auto$ff.cc:262:slice$9336 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y [31:28], Q = \o_condition, rval = 4'1110).
Adding EN signal on $procdff$8795 ($dff) from module a25_decode (D = \decode_exclusive_nxt, Q = \o_decode_exclusive).
Adding EN signal on $procdff$8796 ($dff) from module a25_decode (D = \decode_iaccess_nxt, Q = \o_decode_iaccess).
Adding EN signal on $procdff$8797 ($dff) from module a25_decode (D = \decode_daccess_nxt, Q = \o_decode_daccess).
Adding EN signal on $procdff$8798 ($dff) from module a25_decode (D = \status_bits_mode_nxt, Q = \o_status_bits_mode).
Adding EN signal on $procdff$8786 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1432$306_Y, Q = \hold_instruction_type).
Adding EN signal on $procdff$8799 ($dff) from module a25_decode (D = \status_bits_irq_mask_nxt, Q = \o_status_bits_irq_mask).
Adding EN signal on $procdff$8787 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1438$312_Y, Q = \hold_instruction_iabt).
Adding EN signal on $procdff$8800 ($dff) from module a25_decode (D = \status_bits_firq_mask_nxt, Q = \o_status_bits_firq_mask).
Adding EN signal on $procdff$8788 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1454$330_Y, Q = \hold_instruction_adex).
Adding EN signal on $procdff$8785 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1427$300_Y, Q = \hold_instruction).
Adding EN signal on $procdff$8789 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1443$318_Y, Q = \hold_instruction_address).
Adding EN signal on $procdff$8790 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:1448$324_Y, Q = \hold_instruction_iabt_status).
Adding EN signal on $procdff$8781 ($dff) from module a25_decode (D = \iabt_reg, Q = \pre_fetch_instruction_iabt).
Adding EN signal on $procdff$8777 ($dff) from module a25_decode (D = $procmux$3864_Y, Q = \saved_current_instruction_address).
Adding EN signal on $procdff$8769 ($dff) from module a25_decode (D = $procmux$3814_Y, Q = \dabt_reg).
Adding SRST signal on $auto$ff.cc:262:slice$9362 ($dffe) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3131$1797_Y, Q = \dabt_reg, rval = 1'0).
Adding EN signal on $procdff$8770 ($dff) from module a25_decode (D = \dabt_reg, Q = \dabt_reg_d1).
Adding EN signal on $procdff$8771 ($dff) from module a25_decode (D = \i_irq, Q = \irq).
Adding EN signal on $procdff$8772 ($dff) from module a25_decode (D = \i_firq, Q = \firq).
Adding EN signal on $procdff$8773 ($dff) from module a25_decode (D = $procmux$3892_Y, Q = \saved_current_instruction).
Adding EN signal on $procdff$8774 ($dff) from module a25_decode (D = $procmux$3885_Y, Q = \saved_current_instruction_type).
Adding EN signal on $procdff$8854 ($dff) from module a25_icache (D = { \tag_rdata_way3 [20] \tag_rdata_way2 [20] \tag_rdata_way1 [20] \tag_rdata_way0 [20] }, Q = \valid_bits_r).
Adding EN signal on $procdff$8855 ($dff) from module a25_icache (D = $procmux$8561_Y [3:0], Q = \wb_address [3:0]).
Adding EN signal on $procdff$8855 ($dff) from module a25_icache (D = $procmux$8561_Y [31:4], Q = \wb_address [31:4]).
Adding EN signal on $procdff$8857 ($dff) from module a25_icache (D = \i_address, Q = \miss_address).
Adding SRST signal on $procdff$8858 ($dff) from module a25_icache (D = $procmux$8602_Y, Q = \c_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9393 ($sdff) from module a25_icache (D = $procmux$8602_Y, Q = \c_state).
Adding SRST signal on $procdff$8859 ($dff) from module a25_icache (D = $procmux$8592_Y, Q = \source_sel, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$9405 ($sdff) from module a25_icache (D = $procmux$8592_Y, Q = \source_sel).
Adding SRST signal on $procdff$8860 ($dff) from module a25_icache (D = $procmux$8586_Y, Q = \init_count, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$9409 ($sdff) from module a25_icache (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:367$33_Y, Q = \init_count).
Adding EN signal on $procdff$8861 ($dff) from module a25_icache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:660$134_Y, Q = \select_way).
Adding SRST signal on $auto$ff.cc:262:slice$9413 ($dffe) from module a25_icache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:661$133_Y [1:0], Q = \select_way [1:0], rval = 2'01).
Adding SRST signal on $auto$ff.cc:262:slice$9413 ($dffe) from module a25_icache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:662$132_Y [2], Q = \select_way [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9413 ($dffe) from module a25_icache (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:663$131_Y [3], Q = \select_way [3], rval = 1'0).
Adding EN signal on $procdff$8862 ($dff) from module a25_icache (D = { \random_num [2:0] $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:392$34_Y }, Q = \random_num).
Adding EN signal on $procdff$8863 ($dff) from module a25_icache (D = \i_wb_read_data, Q = \read_buf_data_r).
Adding EN signal on $procdff$8864 ($dff) from module a25_icache (D = \miss_address, Q = \read_buf_addr_r).
Adding SRST signal on $procdff$8865 ($dff) from module a25_icache (D = $procmux$8621_Y, Q = \read_buf_valid_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9440 ($sdff) from module a25_icache (D = $procmux$8621_Y, Q = \read_buf_valid_r).
Adding EN signal on $procdff$8867 ($dff) from module single_port_ram_128_8 (D = $memrd$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:63$18_DATA, Q = \out).
Adding EN signal on $procdff$8871 ($dff) from module single_port_ram_21_8 (D = $memrd$\RAM$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:29$9_DATA, Q = \out).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arm_core..
Finding unused cells or wires in module \a25_coprocessor..
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Finding unused cells or wires in module \a25_write_back..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Finding unused cells or wires in module \a25_decode..
Finding unused cells or wires in module \a25_fetch..
Finding unused cells or wires in module \a25_icache..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..
Removed 240 unused cells and 5479 unused wires.
<suppressed ~265 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_coprocessor.
Optimizing module a25_dcache.
<suppressed ~6 debug messages>
Optimizing module a25_decode.
<suppressed ~7 debug messages>
Optimizing module a25_execute.
<suppressed ~1 debug messages>
Optimizing module a25_fetch.
Optimizing module a25_icache.
<suppressed ~5 debug messages>
Optimizing module a25_mem.
Optimizing module a25_multiply.
<suppressed ~2 debug messages>
Optimizing module a25_register_bank.
<suppressed ~27 debug messages>
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_wishbone.
<suppressed ~1 debug messages>
Optimizing module a25_wishbone_buf.
<suppressed ~1 debug messages>
Optimizing module a25_write_back.
Optimizing module arm_core.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_coprocessor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_fetch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_icache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_write_back..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arm_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_coprocessor.
  Optimizing cells in module \a25_dcache.
    New ctrl vector for $pmux cell $procmux$3683: { $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6175$2978_Y $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5847$2837_Y \fill_state $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6175$2976_Y $auto$opt_reduce.cc:134:opt_mux$8878 $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6009$2857_Y $auto$opt_reduce.cc:134:opt_mux$9447 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_decode.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_fetch.
  Optimizing cells in module \a25_icache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
  Optimizing cells in module \a25_write_back.
  Optimizing cells in module \arm_core.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 1 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_coprocessor'.
<suppressed ~18 debug messages>
Finding identical cells in module `\a25_dcache'.
<suppressed ~15 debug messages>
Finding identical cells in module `\a25_decode'.
<suppressed ~138 debug messages>
Finding identical cells in module `\a25_execute'.
Finding identical cells in module `\a25_fetch'.
Finding identical cells in module `\a25_icache'.
<suppressed ~21 debug messages>
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\a25_multiply'.
<suppressed ~15 debug messages>
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Finding identical cells in module `\a25_wishbone'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
<suppressed ~27 debug messages>
Finding identical cells in module `\a25_write_back'.
Finding identical cells in module `\arm_core'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 79 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$8997 ($sdffe) from module a25_dcache (D = $procmux$3683_Y, Q = \c_state).
Adding EN signal on $auto$ff.cc:262:slice$9345 ($dffe) from module a25_decode (D = 1'1, Q = \o_status_bits_firq_mask).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$9453 ($dffe) from module a25_decode.
Adding EN signal on $auto$ff.cc:262:slice$9343 ($dffe) from module a25_decode (D = \status_bits_irq_mask_nxt, Q = \o_status_bits_irq_mask).
Adding SRST signal on $auto$ff.cc:262:slice$9339 ($dffe) from module a25_decode (D = $4\decode_iaccess_nxt[0:0], Q = \o_decode_iaccess, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9324 ($dffe) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:2010$859_Y, Q = \restore_base_address).
Adding EN signal on $auto$ff.cc:262:slice$9274 ($dffe) from module a25_decode (D = \control_state_nxt, Q = \control_state).
Adding SRST signal on $auto$ff.cc:262:slice$9265 ($dffe) from module a25_decode (D = $3\status_bits_firq_mask_wen_nxt[0:0], Q = \o_status_bits_firq_mask_wen, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9262 ($dffe) from module a25_decode (D = $3\status_bits_flags_wen_nxt[0:0], Q = \o_status_bits_flags_wen, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9254 ($dffe) from module a25_decode (D = { $2\status_bits_sel_nxt[2:0] [2] $2\status_bits_sel_nxt[2:0] [0] }, Q = { \o_status_bits_sel [2] \o_status_bits_sel [0] }, rval = 2'01).
Adding SRST signal on $auto$ff.cc:262:slice$9254 ($dffe) from module a25_decode (D = $3\status_bits_sel_nxt[2:0] [1], Q = \o_status_bits_sel [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9248 ($dffe) from module a25_decode (D = $3\multiply_function_nxt[1:0] [0], Q = \o_multiply_function [0], rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$9248 ($dffe) from module a25_decode (D = \multiply_function_nxt [1], Q = \o_multiply_function [1]).
Adding SRST signal on $auto$ff.cc:262:slice$9247 ($dffe) from module a25_decode (D = { $2\alu_not_sel_nxt[0:0] $2\alu_cin_sel_nxt[1:0] $2\alu_out_sel_nxt[3:0] }, Q = { \o_alu_function [7:5] \o_alu_function [3:0] }, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:262:slice$9247 ($dffe) from module a25_decode (D = { $2\alu_swap_sel_nxt[0:0] $2\alu_cout_sel_nxt[0:0] }, Q = { \o_alu_function [8] \o_alu_function [4] }, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$9245 ($dffe) from module a25_decode (D = $2\barrel_shift_function_nxt[1:0], Q = \o_barrel_shift_function, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$9070 ($dffe) from module a25_execute (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5033$2542_Y, Q = \status_bits_mode_rds_oh, rval = 4'0001).
Adding SRST signal on $auto$ff.cc:262:slice$8919 ($dffe) from module a25_wishbone (D = $procmux$3424_Y, Q = \o_wb_stb, rval = 1'1).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_coprocessor..
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_decode..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_fetch..
Finding unused cells or wires in module \a25_icache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Finding unused cells or wires in module \a25_write_back..
Finding unused cells or wires in module \arm_core..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..
Removed 22 unused cells and 99 unused wires.
<suppressed ~43 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_coprocessor.
Optimizing module a25_dcache.
Optimizing module a25_decode.
<suppressed ~2 debug messages>
Optimizing module a25_execute.
Optimizing module a25_fetch.
Optimizing module a25_icache.
Optimizing module a25_mem.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.
Optimizing module a25_write_back.
Optimizing module arm_core.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_coprocessor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_fetch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_icache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_write_back..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arm_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_coprocessor.
  Optimizing cells in module \a25_dcache.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$9452: { $auto$opt_dff.cc:197:make_patterns_logic$9000 $auto$opt_dff.cc:197:make_patterns_logic$9002 $auto$opt_dff.cc:197:make_patterns_logic$9006 $auto$opt_dff.cc:197:make_patterns_logic$9004 $auto$opt_dff.cc:197:make_patterns_logic$8998 $auto$opt_dff.cc:197:make_patterns_logic$9449 }
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_decode.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_fetch.
  Optimizing cells in module \a25_icache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
  Optimizing cells in module \a25_write_back.
  Optimizing cells in module \arm_core.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 1 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_coprocessor'.
Finding identical cells in module `\a25_dcache'.
Finding identical cells in module `\a25_decode'.
<suppressed ~12 debug messages>
Finding identical cells in module `\a25_execute'.
Finding identical cells in module `\a25_fetch'.
Finding identical cells in module `\a25_icache'.
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\a25_multiply'.
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Finding identical cells in module `\a25_wishbone'.
<suppressed ~3 debug messages>
Finding identical cells in module `\a25_wishbone_buf'.
Finding identical cells in module `\a25_write_back'.
Finding identical cells in module `\arm_core'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 5 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_coprocessor..
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_decode..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_fetch..
Finding unused cells or wires in module \a25_icache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Finding unused cells or wires in module \a25_write_back..
Finding unused cells or wires in module \arm_core..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..
Removed 1 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_coprocessor.
Optimizing module a25_dcache.
Optimizing module a25_decode.
Optimizing module a25_execute.
Optimizing module a25_fetch.
Optimizing module a25_icache.
Optimizing module a25_mem.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.
Optimizing module a25_write_back.
Optimizing module arm_core.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_barrel_shift..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_coprocessor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_dcache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_fetch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_icache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_multiply..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_full..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_shifter_quick..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_wishbone_buf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \a25_write_back..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arm_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_128_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \single_port_ram_21_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_alu.
  Optimizing cells in module \a25_barrel_shift.
  Optimizing cells in module \a25_coprocessor.
  Optimizing cells in module \a25_dcache.
  Optimizing cells in module \a25_decode.
  Optimizing cells in module \a25_execute.
  Optimizing cells in module \a25_fetch.
  Optimizing cells in module \a25_icache.
  Optimizing cells in module \a25_mem.
  Optimizing cells in module \a25_multiply.
  Optimizing cells in module \a25_register_bank.
  Optimizing cells in module \a25_shifter_full.
  Optimizing cells in module \a25_shifter_quick.
  Optimizing cells in module \a25_wishbone.
  Optimizing cells in module \a25_wishbone_buf.
  Optimizing cells in module \a25_write_back.
  Optimizing cells in module \arm_core.
  Optimizing cells in module \single_port_ram_128_8.
  Optimizing cells in module \single_port_ram_21_8.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_alu'.
Finding identical cells in module `\a25_barrel_shift'.
Finding identical cells in module `\a25_coprocessor'.
Finding identical cells in module `\a25_dcache'.
Finding identical cells in module `\a25_decode'.
Finding identical cells in module `\a25_execute'.
Finding identical cells in module `\a25_fetch'.
Finding identical cells in module `\a25_icache'.
Finding identical cells in module `\a25_mem'.
Finding identical cells in module `\a25_multiply'.
Finding identical cells in module `\a25_register_bank'.
Finding identical cells in module `\a25_shifter_full'.
Finding identical cells in module `\a25_shifter_quick'.
Finding identical cells in module `\a25_wishbone'.
Finding identical cells in module `\a25_wishbone_buf'.
Finding identical cells in module `\a25_write_back'.
Finding identical cells in module `\arm_core'.
Finding identical cells in module `\single_port_ram_128_8'.
Finding identical cells in module `\single_port_ram_21_8'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_alu..
Finding unused cells or wires in module \a25_barrel_shift..
Finding unused cells or wires in module \a25_coprocessor..
Finding unused cells or wires in module \a25_dcache..
Finding unused cells or wires in module \a25_decode..
Finding unused cells or wires in module \a25_execute..
Finding unused cells or wires in module \a25_fetch..
Finding unused cells or wires in module \a25_icache..
Finding unused cells or wires in module \a25_mem..
Finding unused cells or wires in module \a25_multiply..
Finding unused cells or wires in module \a25_register_bank..
Finding unused cells or wires in module \a25_shifter_full..
Finding unused cells or wires in module \a25_shifter_quick..
Finding unused cells or wires in module \a25_wishbone..
Finding unused cells or wires in module \a25_wishbone_buf..
Finding unused cells or wires in module \a25_write_back..
Finding unused cells or wires in module \arm_core..
Finding unused cells or wires in module \single_port_ram_128_8..
Finding unused cells or wires in module \single_port_ram_21_8..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_alu.
Optimizing module a25_barrel_shift.
Optimizing module a25_coprocessor.
Optimizing module a25_dcache.
Optimizing module a25_decode.
Optimizing module a25_execute.
Optimizing module a25_fetch.
Optimizing module a25_icache.
Optimizing module a25_mem.
Optimizing module a25_multiply.
Optimizing module a25_register_bank.
Optimizing module a25_shifter_full.
Optimizing module a25_shifter_quick.
Optimizing module a25_wishbone.
Optimizing module a25_wishbone_buf.
Optimizing module a25_write_back.
Optimizing module arm_core.
Optimizing module single_port_ram_128_8.
Optimizing module single_port_ram_21_8.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_alu ===

   Number of wires:                 56
   Number of wire bits:            786
   Number of public wires:          27
   Number of public wire bits:     477
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $add                           66
     $and                           32
     $eq                            30
     $logic_and                      5
     $logic_not                      9
     $logic_or                       1
     $mux                          355
     $not                           33
     $or                            32
     $reduce_or                     32
     $xor                           32

=== a25_barrel_shift ===

   Number of wires:                 18
   Number of wire bits:            181
   Number of public wires:          16
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            1
     $dff                           34
     $logic_not                      1
     $mux                           33
     $reduce_or                      6

=== a25_coprocessor ===

   Number of wires:                 37
   Number of wire bits:            336
   Number of public wires:          19
   Number of public wire bits:     287
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $dffe                         171
     $eq                            30
     $logic_and                      2
     $logic_not                      5
     $not                            1
     $pmux                          32
     $reduce_and                    14

=== a25_dcache ===

   Number of wires:                260
   Number of wire bits:           4014
   Number of public wires:          76
   Number of public wire bits:    2178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                           11
     $dff                            1
     $dffe                         344
     $eq                           215
     $logic_and                     58
     $logic_not                     15
     $logic_or                      32
     $lt                            32
     $mux                         2508
     $ne                            21
     $not                            1
     $or                             4
     $pmux                          12
     $reduce_and                    20
     $reduce_bool                   18
     $reduce_or                      8
     $sdffe                         22
     $xor                            1

=== a25_decode ===

   Number of wires:               1092
   Number of wire bits:           5245
   Number of public wires:         207
   Number of public wire bits:    1104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1063
     $add                           75
     $and                          256
     $dffe                         425
     $eq                           977
     $gt                            10
     $logic_and                    197
     $logic_not                     72
     $logic_or                      77
     $mux                         3296
     $ne                            64
     $not                           19
     $reduce_and                    19
     $reduce_bool                  297
     $reduce_or                     26
     $sdffce                        59

=== a25_execute ===

   Number of wires:                316
   Number of wire bits:           2563
   Number of public wires:         140
   Number of public wire bits:    1520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                          128
     $and                           41
     $dff                           36
     $dffe                         181
     $eq                           173
     $logic_and                     37
     $logic_not                     38
     $logic_or                      26
     $mux                         1395
     $ne                             1
     $not                            5
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_or                      6
     $sdffce                        10
     $sub                           32

=== a25_fetch ===

   Number of wires:                119
   Number of wire bits:            745
   Number of public wires:          28
   Number of public wire bits:     499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $dff                            1
     $eq                           172
     $ge                            32
     $logic_and                     10
     $logic_not                     12
     $logic_or                       9
     $lt                            64
     $mux                          287

=== a25_icache ===

   Number of wires:                134
   Number of wire bits:           2151
   Number of public wires:          52
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           11
     $dff                           33
     $dffe                         232
     $eq                           171
     $logic_and                     28
     $logic_not                     11
     $logic_or                       7
     $lt                            32
     $mux                          967
     $ne                            40
     $not                            1
     $pmux                           8
     $reduce_and                    17
     $reduce_bool                    9
     $reduce_or                      6
     $sdffce                         4
     $sdffe                         18
     $xor                            1

=== a25_mem ===

   Number of wires:                166
   Number of wire bits:           1036
   Number of public wires:          55
   Number of public wire bits:     802
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $dff                            6
     $dffe                          44
     $eq                           172
     $ge                            32
     $logic_and                     28
     $logic_not                     20
     $logic_or                      11
     $lt                            64
     $mux                          283

=== a25_multiply ===

   Number of wires:                 46
   Number of wire bits:            665
   Number of public wires:          21
   Number of public wire bits:     425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                          107
     $dffe                          39
     $eq                            22
     $le                             6
     $logic_and                      3
     $logic_not                     39
     $logic_or                       1
     $mux                          290
     $ne                             3
     $not                           35
     $reduce_and                     9
     $reduce_bool                    3
     $sdffce                        36

=== a25_register_bank ===

   Number of wires:                314
   Number of wire bits:           5009
   Number of public wires:          91
   Number of public wire bits:    2012
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $and                           33
     $dffe                         856
     $eq                           244
     $logic_and                     36
     $logic_not                     23
     $mux                         3376
     $ne                             2
     $not                            2
     $pmux                          79
     $reduce_bool                   54

=== a25_shifter_full ===

   Number of wires:                210
   Number of wire bits:           4632
   Number of public wires:          11
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $eq                           410
     $logic_not                     15
     $mux                         4521

=== a25_shifter_quick ===

   Number of wires:                 34
   Number of wire bits:            680
   Number of public wires:          11
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $eq                            24
     $logic_not                     12
     $mux                          627

=== a25_wishbone ===

   Number of wires:                 70
   Number of wire bits:           2322
   Number of public wires:          45
   Number of public wire bits:    1774
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            4
     $dffe                         177
     $logic_and                      5
     $logic_not                      3
     $logic_or                       1
     $mux                          538
     $not                            1
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      2
     $sdffce                         4

=== a25_wishbone_buf ===

   Number of wires:                 71
   Number of wire bits:           1211
   Number of public wires:          32
   Number of public wire bits:     980
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $add                            2
     $dffe                         358
     $eq                             2
     $logic_and                     14
     $logic_not                     10
     $logic_or                       3
     $mux                          375
     $not                            2
     $reduce_and                     6
     $reduce_bool                    4
     $sdffe                          3
     $sub                            2

=== a25_write_back ===

   Number of wires:                 12
   Number of wire bits:            166
   Number of public wires:          12
   Number of public wire bits:     166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe                          44

=== arm_core ===

   Number of wires:                116
   Number of wire bits:           1628
   Number of public wires:         115
   Number of public wire bits:    1627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $logic_or                       2
     $mux                           40
     $or                             1

=== single_port_ram_128_8 ===

   Number of wires:                  9
   Number of wire bits:            658
   Number of public wires:           5
   Number of public wire bits:     266
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dffe                         128
     $mux                          137

=== single_port_ram_21_8 ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:         5376
   Number of processes:              0
   Number of cells:                  6
     $dffe                          21
     $mux                           30

=== design hierarchy ===

   arm_core                          1
     a25_coprocessor                 0
     a25_decode                      0
     a25_execute                     0
       a25_alu                       0
       a25_barrel_shift              0
         a25_shifter_full            0
         a25_shifter_quick           0
       a25_multiply                  0
       a25_register_bank             0
     a25_fetch                       0
       a25_icache                    0
         single_port_ram_128_8       0
         single_port_ram_21_8        0
     a25_mem                         0
       a25_dcache                    0
         single_port_ram_128_8       0
         single_port_ram_21_8        0
     a25_wishbone                    0
       a25_wishbone_buf              0
     a25_write_back                  0

   Number of wires:                116
   Number of wire bits:           1628
   Number of public wires:         115
   Number of public wire bits:    1627
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $logic_or                       2
     $mux                           40
     $or                             1

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 1fa25fafca, CPU: user 3.42s system 0.02s, MEM: 50.53 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 6x opt_expr (0 sec), 17% 4x opt_clean (0 sec), ...
