#ifndef _VTSS_VENICE_REGS_VENICE_PCS_H_
#define _VTSS_VENICE_REGS_VENICE_PCS_H_

/*


 Copyright (c) 2002-2017 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/

#include "vtss_venice_regs_common.h"

/*********************************************************************** 
 *
 * Target: \a VENICE_PCS
 *
 * 
 *
 ***********************************************************************/

/**
 * Register Group: \a VENICE_PCS:PCS_Control_1
 *
 * Not documented
 */


/** 
 * \brief PCS Control 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Control_1:PCS_Control_1
 */
#define VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1  VTSS_IOREG(0x03, 0, 0x0000)

/** 
 * \brief
 * MDIO Managable Device (MMD) software reset.	This register resets all
 * portions of the channel on the host side of the failover mux.  Data path
 * logic and configuration registers are reset.
 *
 * \details 
 * 0: Normal operation
 * 1: Reset
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . SOFT_RST
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_SOFT_RST  VTSS_BIT(15)

/** 
 * \brief
 * PCS System loopback.  Loopback H3.
 *
 * \details 
 * 0: Disable PCS loopback mode
 * 1: Enable PCS loopback mode
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . PCS_System_loopback
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_PCS_System_loopback  VTSS_BIT(14)

/** 
 * \details 
 * 0: Unspecified
 * 1: Operation at 10 Gb/s and above
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . Speed_selection
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_Speed_selection  VTSS_BIT(13)

/** 
 * \brief
 * The channel's data path is placed into low power mode with this
 * register.  The PMA in this channel is also placed into low power mode
 * regardless of the channel cross connect configuration.  The
 * PMD_TRANSMIT_DISABLE.GLOBAL_PMD_TRANSMIT_DISABLE register state can can
 * be transmitted from a GPIO pin to shut off an optics module's TX driver.
 *
 * \details 
 * 0: Normal Operation
 * 1: Low Power Mode
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . LOW_PWR_PCS
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_LOW_PWR_PCS  VTSS_BIT(11)

/** 
 * \details 
 * 0: Unspecified
 * 1: Operation at 10 Gb/s and above
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . Speed_selection_idx2
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_Speed_selection_idx2  VTSS_BIT(6)

/** 
 * \details 
 * 1xxx: Reserved.
 * x1xx: Reserved.
 * xx1x: Reserved.
 * 0001: Reserved.
 * 0000: 10 Gbps
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_1_PCS_Control_1 . Speed_selection_idx3
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_1_PCS_Control_1_Speed_selection_idx3(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_VENICE_PCS_PCS_Control_1_PCS_Control_1_Speed_selection_idx3     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_VENICE_PCS_PCS_Control_1_PCS_Control_1_Speed_selection_idx3(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * Register Group: \a VENICE_PCS:PCS_Status_1
 *
 * Not documented
 */


/** 
 * \brief PCS Status 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Status_1:PCS_Status_1
 */
#define VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1  VTSS_IOREG(0x03, 0, 0x0001)

/** 
 * \details 
 * 0: Fault condition not detected.  (PCS receive local fault
 * (PCS_Status_2.Receive_fault) = 0) AND (PCS transmit local fault
 * (PCS_Status_2.Transmit_fault) = 0)
 * 1: Fault condition detected. (PCS receive local fault
 * (PCS_Status_2.Receive_fault) = 1) OR (PCS transmit local fault
 * (PCS_Status_2.Transmit_fault) = 1)
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1 . Fault
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_1_PCS_Status_1_Fault  VTSS_BIT(7)

/** 
 * \brief
 * This is a sticky bit that latches the low state.  The latch-low bit is
 * cleared when the register is read.
 *
 * \details 
 * 0: PCS received link down. BLOCK_LOCK=0 OR HI_BER=1
 * 1: PCS receive link up. BLOCK_LOCK=1 AND HI_BER=0.
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1 . PCS_receive_link_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_1_PCS_Status_1_PCS_receive_link_status  VTSS_BIT(2)

/** 
 * \details 
 * 0: PCS does not support low power mode
 * 1: PCS supports low power mode
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_1_PCS_Status_1 . Low_power_ability
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_1_PCS_Status_1_Low_power_ability  VTSS_BIT(1)

/**
 * Register Group: \a VENICE_PCS:PCS_Device_Identifier
 *
 * Not documented
 */


/** 
 * \brief PCS Device Identifier 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Device_Identifier:PCS_Device_Identifier_1
 */
#define VTSS_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_1  VTSS_IOREG(0x03, 0, 0x0002)

/** 
 * \brief
 * Upper 16 bits of a 32-bit unique PCS device identifier. Bits 3-18 of the
 * device manufacturer's OUI.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_1 . PCS_Device_Identifier_1
 */
#define  VTSS_F_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_1_PCS_Device_Identifier_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_1_PCS_Device_Identifier_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_1_PCS_Device_Identifier_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief PCS Device Identifier 2
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Device_Identifier:PCS_Device_Identifier_2
 */
#define VTSS_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_2  VTSS_IOREG(0x03, 0, 0x0003)

/** 
 * \brief
 * Lower 16 bits of a 32-bit unique PCS device identifier. Bits 19-24 of
 * the device manufacturer's OUI. Six-bit model number, and a four-bit
 * revision number.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_2 . PCS_Device_Identifier_2
 */
#define  VTSS_F_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_2_PCS_Device_Identifier_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_2_PCS_Device_Identifier_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Device_Identifier_PCS_Device_Identifier_2_PCS_Device_Identifier_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Speed_Ability
 *
 * Not documented
 */


/** 
 * \brief PCS Speed Ability
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Speed_Ability:PCS_Speed_Ability
 */
#define VTSS_VENICE_PCS_PCS_Speed_Ability_PCS_Speed_Ability  VTSS_IOREG(0x03, 0, 0x0004)

/** 
 * \details 
 * 0: Not capable of 10Gbps
 * 1: Capable of 10Gbps
 *
 * Field: VTSS_VENICE_PCS_PCS_Speed_Ability_PCS_Speed_Ability . is_10G_capable
 */
#define  VTSS_F_VENICE_PCS_PCS_Speed_Ability_PCS_Speed_Ability_is_10G_capable  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Devices_in_Package_1
 *
 * Not documented
 */


/** 
 * \brief PCS Devices in Package 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Devices_in_Package_1:PCS_Devices_in_Package_1
 */
#define VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1  VTSS_IOREG(0x03, 0, 0x0005)

/** 
 * \brief
 * Indicates whether DTE XS is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . DTE_XS_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_DTE_XS_present  VTSS_BIT(5)

/** 
 * \brief
 * Indicates whether PHY XS is present in the package 
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . PHY_XS_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_PHY_XS_present  VTSS_BIT(4)

/** 
 * \brief
 * Indicates whether PCS is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . PCS_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_PCS_present  VTSS_BIT(3)

/** 
 * \brief
 * Indicates whether WIS is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . WIS_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_WIS_present  VTSS_BIT(2)

/** 
 * \brief
 * Indicates whether PMA/PMD is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . PMD_PMA_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_PMD_PMA_present  VTSS_BIT(1)

/** 
 * \brief
 * Indicates whether Clause 22 registers are present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1 . Clause_22_registers_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_1_PCS_Devices_in_Package_1_Clause_22_registers_present  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Devices_in_Package_2
 *
 * Not documented
 */


/** 
 * \brief PCS Devices in Package 2
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Devices_in_Package_2:PCS_Devices_in_Package_2
 */
#define VTSS_VENICE_PCS_PCS_Devices_in_Package_2_PCS_Devices_in_Package_2  VTSS_IOREG(0x03, 0, 0x0006)

/** 
 * \brief
 * Indicates whether vendor specific device 2 is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_2_PCS_Devices_in_Package_2 . Vendor_spec_dev_2_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_2_PCS_Devices_in_Package_2_Vendor_spec_dev_2_present  VTSS_BIT(15)

/** 
 * \brief
 * Indicates whether vendor specific device 1 is present in the package
 *
 * \details 
 * 0: Not present
 * 1: Present
 *
 * Field: VTSS_VENICE_PCS_PCS_Devices_in_Package_2_PCS_Devices_in_Package_2 . Vendor_spec_dev_1_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Devices_in_Package_2_PCS_Devices_in_Package_2_Vendor_spec_dev_1_present  VTSS_BIT(14)

/**
 * Register Group: \a VENICE_PCS:PCS_Control_2
 *
 * Not documented
 */


/** 
 * \brief PCS Control 2
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Control_2:PCS_Control_2
 */
#define VTSS_VENICE_PCS_PCS_Control_2_PCS_Control_2  VTSS_IOREG(0x03, 0, 0x0007)

/** 
 * \brief
 * Indicates the PCS type selected
 *
 * \details 
 * 11: Reserved
 * 10: 10GBASE-W PCS
 * 01: Reserved
 * 00: 10GBASE-R PCS
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_2_PCS_Control_2 . Select_WAN_mode_or_10GBASE_R
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_2_PCS_Control_2_Select_WAN_mode_or_10GBASE_R(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_VENICE_PCS_PCS_Control_2_PCS_Control_2_Select_WAN_mode_or_10GBASE_R     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_VENICE_PCS_PCS_Control_2_PCS_Control_2_Select_WAN_mode_or_10GBASE_R(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * Register Group: \a VENICE_PCS:PCS_Status_2
 *
 * Not documented
 */


/** 
 * \brief PCS Status 2
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Status_2:PCS_Status_2
 */
#define VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2  VTSS_IOREG(0x03, 0, 0x0008)

/** 
 * \details 
 * 00: No device responding at this address
 * 01: No device responding at this address
 * 10: Device responding at this address
 * 11: No device responding at this address
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . Device_present
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_Device_present(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_VENICE_PCS_PCS_Status_2_PCS_Status_2_Device_present     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_VENICE_PCS_PCS_Status_2_PCS_Status_2_Device_present(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/** 
 * \brief
 * This is a sticky bit that latches the high state.  The latch-high bit is
 * cleared when the register is read.
 *
 * \details 
 * 0: No fault condition on transmit path
 * 1: Fault condition on transmit path
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . Transmit_fault
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_Transmit_fault  VTSS_BIT(11)

/** 
 * \brief
 * This is a sticky bit that latches the high state.  The latch-high bit is
 * cleared when the register is read.
 *
 * \details 
 * 0: No fault condition on receive path
 * 1: Fault condition on receive path
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . Receive_fault
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_Receive_fault  VTSS_BIT(10)

/** 
 * \details 
 * 0: Not supported
 * 1: Supported
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . is_10GBASE_W_ability
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_is_10GBASE_W_ability  VTSS_BIT(2)

/** 
 * \details 
 * 0: Not supported
 * 1: Supported
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . is_10GBASE_X_ability
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_is_10GBASE_X_ability  VTSS_BIT(1)

/** 
 * \details 
 * 0: Not supported
 * 1: Supported
 *
 * Field: VTSS_VENICE_PCS_PCS_Status_2_PCS_Status_2 . is_10GBASE_R_ability
 */
#define  VTSS_F_VENICE_PCS_PCS_Status_2_PCS_Status_2_is_10GBASE_R_ability  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Package_Identifier
 *
 * Not documented
 */


/** 
 * \brief PCS Package Identifier 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Package_Identifier:PCS_Package_Identifier_1
 */
#define VTSS_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_1  VTSS_IOREG(0x03, 0, 0x000e)

/** 
 * \brief
 * Upper 16 bits of a 32-bit unique PCS package identifier. Bits 3-18 of
 * the device manufacturer's OUI. Six-bit model number and a four-bit
 * revision number.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_1 . PCS_package_identifier_1
 */
#define  VTSS_F_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_1_PCS_package_identifier_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_1_PCS_package_identifier_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_1_PCS_package_identifier_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief PCS Package Identifier 2
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Package_Identifier:PCS_Package_Identifier_2
 */
#define VTSS_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_2  VTSS_IOREG(0x03, 0, 0x000f)

/** 
 * \brief
 * Lower 16 bits of a 32-bit unique PCS package identifier. Bits 19-24 of
 * the device manufacturer's OUI. Six-bit model number and a four-bit
 * revision number.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_2 . PCS_package_identifier_2
 */
#define  VTSS_F_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_2_PCS_package_identifier_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_2_PCS_package_identifier_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Package_Identifier_PCS_Package_Identifier_2_PCS_package_identifier_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:Eth_10Gbase_X_Status
 *
 * Not documented
 */


/** 
 * \brief Eth_10Gbase-X Status
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10Gbase_X_Status:Eth_10Gbase_X_Status
 */
#define VTSS_VENICE_PCS_Eth_10Gbase_X_Status_Eth_10Gbase_X_Status  VTSS_IOREG(0x03, 0, 0x0018)

/** 
 * \brief
 * Not supported
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10Gbase_X_Status_Eth_10Gbase_X_Status . is_10Gbase_X_Status
 */
#define  VTSS_F_VENICE_PCS_Eth_10Gbase_X_Status_Eth_10Gbase_X_Status_is_10Gbase_X_Status(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10Gbase_X_Status_Eth_10Gbase_X_Status_is_10Gbase_X_Status     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10Gbase_X_Status_Eth_10Gbase_X_Status_is_10Gbase_X_Status(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:Eth_10Gbase_X_Control
 *
 * Not documented
 */


/** 
 * \brief Eth_10Gbase-X Control
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10Gbase_X_Control:Eth_10Gbase_X_Control
 */
#define VTSS_VENICE_PCS_Eth_10Gbase_X_Control_Eth_10Gbase_X_Control  VTSS_IOREG(0x03, 0, 0x0019)

/** 
 * \brief
 * Not supported
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10Gbase_X_Control_Eth_10Gbase_X_Control . is_10Gbase_X_Control
 */
#define  VTSS_F_VENICE_PCS_Eth_10Gbase_X_Control_Eth_10Gbase_X_Control_is_10Gbase_X_Control(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10Gbase_X_Control_Eth_10Gbase_X_Control_is_10Gbase_X_Control     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10Gbase_X_Control_Eth_10Gbase_X_Control_is_10Gbase_X_Control(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_Status_1
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS Status 1
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Status_1:Eth_10GBASE_R_PCS_Status_1
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1  VTSS_IOREG(0x03, 0, 0x0020)

/** 
 * \details 
 * 0: 10GBASE-R PCS receive link down BLOCK_LOCK
 * (Eth_10GBASE_R_PCS_Status_1.is_10GBASE_R_PCS_block_lock) = 0 OR BER_HI
 * (Eth_10GBASE_R_PCS_Status_1.is_10GBASE_R_PCS_high_BER) = 1
 * 1: 10GBASE-R PCS receive link up BLOCK_LOCK
 * (Eth_10GBASE_R_PCS_Status_1.is_10GBASE_R_PCS_block_lock) = 1 AND BER_HI
 * (Eth_10GBASE_R_PCS_Status_1.is_10GBASE_R_PCS_high_BER) = 0
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1 . is_10GBASE_R_receive_lock_status
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1_is_10GBASE_R_receive_lock_status  VTSS_BIT(12)

/** 
 * \details 
 * 0: PCS does not support PRBS31 pattern testing
 * 1: PCS is able to support PRBS31 pattern testing
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1 . PRBS31_pattern_testing_ability
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1_PRBS31_pattern_testing_ability  VTSS_BIT(2)

/** 
 * \details 
 * 0: 10GBASE-R PCS not reporting a high BER.
 * 1: 10GBASE-R PCS reporting a high BER.
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1 . is_10GBASE_R_PCS_high_BER
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1_is_10GBASE_R_PCS_high_BER  VTSS_BIT(1)

/** 
 * \details 
 * 0: 10GBASE-R PCS is not locked to receive blocks.
 * 1: 10GBASE-R PCS is locked to receive blocks.
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1 . is_10GBASE_R_PCS_block_lock
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_1_Eth_10GBASE_R_PCS_Status_1_is_10GBASE_R_PCS_block_lock  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_Status_2
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS Status 2
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Status_2:Eth_10GBASE_R_PCS_Status_2
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2  VTSS_IOREG(0x03, 0, 0x0021)

/** 
 * \brief
 * This is a sticky bit that latches the low state.  The latch-low bit is
 * cleared when the register is read.
 *
 * \details 
 * 0: 10GBASE-R PCS does not have block lock
 * 1: 10GBASE-R PCS has block lock
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2 . BLOCK_LOCK
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_BLOCK_LOCK  VTSS_BIT(15)

/** 
 * \brief
 * This is a sticky bit that latches the high state.  The latch-high bit is
 * cleared when the register is read.
 *
 * \details 
 * 0: 10GBASE-R PCS has not reported a high BER
 * 1: 10GBASE-R PCS has reported a high BER
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2 . PCS_HIGHBER
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_PCS_HIGHBER  VTSS_BIT(14)

/** 
 * \brief
 * BER counter.  The counter saturates when the maximum value is exceeded. 
 * The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2 . BER
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_BER(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_BER     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_BER(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/** 
 * \brief
 * Errored blocks counter.  The counter saturates when the maximum value is
 * exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2 . PCS_ERRORED_BLOCKS
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_PCS_ERRORED_BLOCKS(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_PCS_ERRORED_BLOCKS     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Status_2_Eth_10GBASE_R_PCS_Status_2_PCS_ERRORED_BLOCKS(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed A 0
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0  VTSS_IOREG(0x03, 0, 0x0022)

/** 
 * \brief
 * Test pattern seed A bits 0-15
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0 . PCS_SEEDA_0
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0_PCS_SEEDA_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0_PCS_SEEDA_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_0_PCS_SEEDA_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed A 1
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1  VTSS_IOREG(0x03, 0, 0x0023)

/** 
 * \brief
 * Test pattern seed A bits 16-31
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1 . PCS_SEEDA_1
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1_PCS_SEEDA_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1_PCS_SEEDA_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_1_PCS_SEEDA_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed A 2
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2  VTSS_IOREG(0x03, 0, 0x0024)

/** 
 * \brief
 * Test pattern seed A bits 32-47
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2 . PCS_SEEDA_2
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2_PCS_SEEDA_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2_PCS_SEEDA_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_2_PCS_SEEDA_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed A 3
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A:Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3  VTSS_IOREG(0x03, 0, 0x0025)

/** 
 * \brief
 * Test pattern seed A bits 48-57
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3 . PCS_SEEDA_3
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3_PCS_SEEDA_3(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3_PCS_SEEDA_3     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_Eth_10GBASE_R_PCS_Test_Pattern_Seed_A_3_PCS_SEEDA_3(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed B 0
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0  VTSS_IOREG(0x03, 0, 0x0026)

/** 
 * \brief
 * Test pattern seed B bits 0-15
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0 . PCS_SEEDB_0
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0_PCS_SEEDB_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0_PCS_SEEDB_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_0_PCS_SEEDB_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed B 1
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1  VTSS_IOREG(0x03, 0, 0x0027)

/** 
 * \brief
 * Test pattern seed B bits 16-31
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1 . PCS_SEEDB_1
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1_PCS_SEEDB_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1_PCS_SEEDB_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_1_PCS_SEEDB_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed B 2
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2  VTSS_IOREG(0x03, 0, 0x0028)

/** 
 * \brief
 * Test pattern seed B bits 32-47
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2 . PCS_SEEDB_2
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2_PCS_SEEDB_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2_PCS_SEEDB_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_2_PCS_SEEDB_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Eth_10GBASE-R PCS Test Pattern Seed B 3
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B:Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3  VTSS_IOREG(0x03, 0, 0x0029)

/** 
 * \brief
 * Test pattern seed B bits 48-57
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3 . PCS_SEEDB_3
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3_PCS_SEEDB_3(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3_PCS_SEEDB_3     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_Eth_10GBASE_R_PCS_Test_Pattern_Seed_B_3_PCS_SEEDB_3(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_test_pattern_control
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS test-pattern control
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_test_pattern_control:Eth_10GBASE_R_PCS_test_pattern_control
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control  VTSS_IOREG(0x03, 0, 0x002a)

/** 
 * \details 
 * 0: Disable PRBS31 test pattern mode on the receive path
 * 1: Enable PRBS31 test pattern mode on the receive path
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_PRBS31_ANA
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_PRBS31_ANA  VTSS_BIT(5)

/** 
 * \details 
 * 0: Disable PRBS31 test pattern mode on the transmit path
 * 1: Enable PRBS31 test pattern mode on the transmit path
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_PRBS31_GEN
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_PRBS31_GEN  VTSS_BIT(4)

/** 
 * \details 
 * 0: Disable transmit test pattern
 * 1: Enable transmit test pattern
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_TSTPAT_GEN
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_TSTPAT_GEN  VTSS_BIT(3)

/** 
 * \details 
 * 0: Disable receive test pattern
 * 1: Enable receive test pattern
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_TSTPAT_ENA
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_TSTPAT_ENA  VTSS_BIT(2)

/** 
 * \details 
 * 0: Pseudo random test pattern
 * 1: Square wave test pattern
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_TSTPAT_SEL
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_TSTPAT_SEL  VTSS_BIT(1)

/** 
 * \details 
 * 0: LF data pettern
 * 1: Zero data pattern
 *
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control . PCS_TSTDAT_SEL
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_control_Eth_10GBASE_R_PCS_test_pattern_control_PCS_TSTDAT_SEL  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:Eth_10GBASE_R_PCS_test_pattern_counter
 *
 * Not documented
 */


/** 
 * \brief Eth_10GBASE-R PCS test-pattern counter
 *
 * \details
 * Register: \a VENICE_PCS:Eth_10GBASE_R_PCS_test_pattern_counter:Eth_10GBASE_R_PCS_test_pattern_counter
 */
#define VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_counter_Eth_10GBASE_R_PCS_test_pattern_counter  VTSS_IOREG(0x03, 0, 0x002b)

/** 
 * \brief
 * (COR) Error counter
 *	     This is the 16-bit test pattern error counter defined by IEEE.
 *  The counter is cleared upon read of this register.	There is a 32-bit
 * version of this counter in registers Test_Error_Counter_0 and
 * Test_Error_Counter_1.  If reading the 32-bit version, read
 * Test_Error_Counter_1, followed by Test_Error_Counter_0.  A read of
 * register Test_Error_Counter_0 or Eth_10GBASE_R_PCS_test_pattern_counter
 * will clear the 32-bit error counter.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_counter_Eth_10GBASE_R_PCS_test_pattern_counter . PCS_ERR_CNT
 */
#define  VTSS_F_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_counter_Eth_10GBASE_R_PCS_test_pattern_counter_PCS_ERR_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_counter_Eth_10GBASE_R_PCS_test_pattern_counter_PCS_ERR_CNT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Eth_10GBASE_R_PCS_test_pattern_counter_Eth_10GBASE_R_PCS_test_pattern_counter_PCS_ERR_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:USR_Test
 *
 * Not documented
 */


/** 
 * \brief USR Test 0
 *
 * \details
 * Register: \a VENICE_PCS:USR_Test:USR_Test_0
 */
#define VTSS_VENICE_PCS_USR_Test_USR_Test_0  VTSS_IOREG(0x03, 0, 0x8000)

/** 
 * \brief
 * User-defined data pattern [15:0]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_USR_Test_USR_Test_0 . PCS_USRPAT_0
 */
#define  VTSS_F_VENICE_PCS_USR_Test_USR_Test_0_PCS_USRPAT_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_USR_Test_USR_Test_0_PCS_USRPAT_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_USR_Test_USR_Test_0_PCS_USRPAT_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief USR Test 1
 *
 * \details
 * Register: \a VENICE_PCS:USR_Test:USR_Test_1
 */
#define VTSS_VENICE_PCS_USR_Test_USR_Test_1  VTSS_IOREG(0x03, 0, 0x8001)

/** 
 * \brief
 * User-defined data pattern [31:16]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_USR_Test_USR_Test_1 . PCS_USRPAT_1
 */
#define  VTSS_F_VENICE_PCS_USR_Test_USR_Test_1_PCS_USRPAT_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_USR_Test_USR_Test_1_PCS_USRPAT_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_USR_Test_USR_Test_1_PCS_USRPAT_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief USR Test 2
 *
 * \details
 * Register: \a VENICE_PCS:USR_Test:USR_Test_2
 */
#define VTSS_VENICE_PCS_USR_Test_USR_Test_2  VTSS_IOREG(0x03, 0, 0x8002)

/** 
 * \brief
 * User-defined data pattern [47:32]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_USR_Test_USR_Test_2 . PCS_USRPAT_2
 */
#define  VTSS_F_VENICE_PCS_USR_Test_USR_Test_2_PCS_USRPAT_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_USR_Test_USR_Test_2_PCS_USRPAT_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_USR_Test_USR_Test_2_PCS_USRPAT_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief USR Test 3
 *
 * \details
 * Register: \a VENICE_PCS:USR_Test:USR_Test_3
 */
#define VTSS_VENICE_PCS_USR_Test_USR_Test_3  VTSS_IOREG(0x03, 0, 0x8003)

/** 
 * \brief
 * User-defined data pattern [63:48]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_USR_Test_USR_Test_3 . PCS_USRPAT_3
 */
#define  VTSS_F_VENICE_PCS_USR_Test_USR_Test_3_PCS_USRPAT_3(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_USR_Test_USR_Test_3_PCS_USRPAT_3     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_USR_Test_USR_Test_3_PCS_USRPAT_3(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:Square_Wave_Pulse_Width
 *
 * Not documented
 */


/** 
 * \brief Square Wave Pulse Width
 *
 * \details
 * Register: \a VENICE_PCS:Square_Wave_Pulse_Width:Square_Wave_Pulse_Width
 */
#define VTSS_VENICE_PCS_Square_Wave_Pulse_Width_Square_Wave_Pulse_Width  VTSS_IOREG(0x03, 0, 0x8004)

/** 
 * \brief
 * Square wave pulse width
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Square_Wave_Pulse_Width_Square_Wave_Pulse_Width . PCS_SQPW
 */
#define  VTSS_F_VENICE_PCS_Square_Wave_Pulse_Width_Square_Wave_Pulse_Width_PCS_SQPW(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_VENICE_PCS_Square_Wave_Pulse_Width_Square_Wave_Pulse_Width_PCS_SQPW     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_VENICE_PCS_Square_Wave_Pulse_Width_Square_Wave_Pulse_Width_PCS_SQPW(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * Register Group: \a VENICE_PCS:PCS_Control_3
 *
 * Not documented
 */


/** 
 * \brief PCS Control 3
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Control_3:PCS_Control_3
 */
#define VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3  VTSS_IOREG(0x03, 0, 0x8005)

/** 
 * \details 
 * 0: Enable
 * 1: Disable
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3 . DSCR_DIS
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_3_PCS_Control_3_DSCR_DIS  VTSS_BIT(10)

/** 
 * \details 
 * 0: Enable
 * 1: Disable
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3 . SCR_DIS
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_3_PCS_Control_3_SCR_DIS  VTSS_BIT(9)

/** 
 * \details 
 * 0: Blocks errors are  generated when an invalid block sequence is
 * encoutnered in the Rx path
 * 1: Blocks errors are not generated when an invalid block sequence is
 * encoutnered in the Rx path
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3 . Disable_RX_block_sequence_check
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_3_PCS_Control_3_Disable_RX_block_sequence_check  VTSS_BIT(5)

/** 
 * \details 
 * 0: Blocks errors are  generated when an invalid block sequence is
 * encoutnered in the Tx path
 * 1: Blocks errors are not generated when an invalid block sequence is
 * encoutnered in the Tx path
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3 . Disable_TX_block_sequence_check
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_3_PCS_Control_3_Disable_TX_block_sequence_check  VTSS_BIT(4)

/** 
 * \brief
 * User test pattern enable
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_3_PCS_Control_3 . PCS_USRPAT_ENA
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_3_PCS_Control_3_PCS_USRPAT_ENA  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:Test_Error_Counter
 *
 * Not documented
 */


/** 
 * \brief Test Error Counter 0
 *
 * \details
 * Register: \a VENICE_PCS:Test_Error_Counter:Test_Error_Counter_0
 */
#define VTSS_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_0  VTSS_IOREG(0x03, 0, 0x8007)

/** 
 * \brief
 * (COR) Lower 16 bits of 32-bit version of PCS_ERR_CNT
 * (Eth_10GBASE_R_PCS_test_pattern_counter)
 *	     This register should only be read directly after reading
 * Test_Error_Counter_1.  Upon read of this register or
 * Eth_10GBASE_R_PCS_test_pattern_counter, the 32-bit error counter is
 * cleared.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_0 . PCS_VSERR_CNT_0
 */
#define  VTSS_F_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_0_PCS_VSERR_CNT_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_0_PCS_VSERR_CNT_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_0_PCS_VSERR_CNT_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Test Error Counter 1
 *
 * \details
 * Register: \a VENICE_PCS:Test_Error_Counter:Test_Error_Counter_1
 */
#define VTSS_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_1  VTSS_IOREG(0x03, 0, 0x8008)

/** 
 * \brief
 * (COR) Upper 16 bits of 32-bit version of PCS_ERR_CNT
 * (Eth_10GBASE_R_PCS_test_pattern_counter)
 *	     This register should be read, followed immediately by
 * Test_Error_Counter_0.  Upon read of Test_Error_Counter_0 or
 * Eth_10GBASE_R_PCS_test_pattern_counter, the 32-bit error counter is
 * cleared.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_1 . PCS_VSERR_CNT_1
 */
#define  VTSS_F_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_1_PCS_VSERR_CNT_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_1_PCS_VSERR_CNT_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Test_Error_Counter_Test_Error_Counter_1_PCS_VSERR_CNT_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Tx_Sequencing_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Tx Sequencing Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Tx_Sequencing_Error_Count:PCS_Tx_Sequencing_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count  VTSS_IOREG(0x03, 0, 0x8010)

/** 
 * \brief
 * Tx sequencing error count.  The counter saturates when the maximum value
 * is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count . Tx_sequencing_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count_Tx_sequencing_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count_Tx_sequencing_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Tx_Sequencing_Error_Count_PCS_Tx_Sequencing_Error_Count_Tx_sequencing_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Rx_Sequencing_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Rx Sequencing Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Rx_Sequencing_Error_Count:PCS_Rx_Sequencing_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count  VTSS_IOREG(0x03, 0, 0x8011)

/** 
 * \brief
 * Rx sequencing error count.  The counter saturates when the maximum value
 * is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count . Rx_sequencing_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count_Rx_sequencing_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count_Rx_sequencing_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Rx_Sequencing_Error_Count_PCS_Rx_Sequencing_Error_Count_Rx_sequencing_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Tx_Block_Encode_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Tx Block Encode Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Tx_Block_Encode_Error_Count:PCS_Tx_Block_Encode_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count  VTSS_IOREG(0x03, 0, 0x8012)

/** 
 * \brief
 * Tx block encode error count.  The counter saturates when the maximum
 * value is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count . Tx_block_encode_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count_Tx_block_encode_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count_Tx_block_encode_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Tx_Block_Encode_Error_Count_PCS_Tx_Block_Encode_Error_Count_Tx_block_encode_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Rx_Block_Decode_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Rx Block Decode Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Rx_Block_Decode_Error_Count:PCS_Rx_Block_Decode_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count  VTSS_IOREG(0x03, 0, 0x8013)

/** 
 * \brief
 * Rx block decode error count.  The counter saturates when the maximum
 * value is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count . Rx_block_decode_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count_Rx_block_decode_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count_Rx_block_decode_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Rx_Block_Decode_Error_Count_PCS_Rx_Block_Decode_Error_Count_Rx_block_decode_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Tx_Char_Encode_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Tx Character Encode Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Tx_Char_Encode_Error_Count:PCS_Tx_Char_Encode_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count  VTSS_IOREG(0x03, 0, 0x8014)

/** 
 * \brief
 * Tx character encode error count.  The counter saturates when the maximum
 * value is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count . Tx_char_encode_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count_Tx_char_encode_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count_Tx_char_encode_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Tx_Char_Encode_Error_Count_PCS_Tx_Char_Encode_Error_Count_Tx_char_encode_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:PCS_Rx_Char_Decode_Error_Count
 *
 * Not documented
 */


/** 
 * \brief PCS Rx Character Decode Error Count
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Rx_Char_Decode_Error_Count:PCS_Rx_Char_Decode_Error_Count
 */
#define VTSS_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count  VTSS_IOREG(0x03, 0, 0x8015)

/** 
 * \brief
 * Rx character decode error count.  The counter saturates when the maximum
 * value is exceeded.  The counter is cleared when the register is read.
 *
 * \details 
 * Field: VTSS_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count . Rx_char_decode_error_count
 */
#define  VTSS_F_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count_Rx_char_decode_error_count(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count_Rx_char_decode_error_count     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_PCS_Rx_Char_Decode_Error_Count_PCS_Rx_Char_Decode_Error_Count_Rx_char_decode_error_count(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a VENICE_PCS:Loopback_FIFOs_Stat_Ctrl
 *
 * Not documented
 */


/** 
 * \brief Loopback FIFOs Stat/Ctrl
 *
 * \details
 * Register: \a VENICE_PCS:Loopback_FIFOs_Stat_Ctrl:Loopback_FIFOs_Stat_Ctrl
 */
#define VTSS_VENICE_PCS_Loopback_FIFOs_Stat_Ctrl_Loopback_FIFOs_Stat_Ctrl  VTSS_IOREG(0x03, 0, 0x8016)

/** 
 * \brief
 * Loopback H3 FIFO overflow status.  This is a sticky bit that latches the
 * high state.	The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: normal operation
 * 1: over/under flow condition
 *
 * Field: VTSS_VENICE_PCS_Loopback_FIFOs_Stat_Ctrl_Loopback_FIFOs_Stat_Ctrl . Loop_H3_FIFO_Overflow
 */
#define  VTSS_F_VENICE_PCS_Loopback_FIFOs_Stat_Ctrl_Loopback_FIFOs_Stat_Ctrl_Loop_H3_FIFO_Overflow  VTSS_BIT(1)

/** 
 * \brief
 * Selects whether loopback H3 FIFO's sync inhibit feature is enabled.
 *
 * \details 
 * 0: Disabled
 * 1: Enabled
 *
 * Field: VTSS_VENICE_PCS_Loopback_FIFOs_Stat_Ctrl_Loopback_FIFOs_Stat_Ctrl . Loop_H3_FIFO_Sync_Inhibit
 */
#define  VTSS_F_VENICE_PCS_Loopback_FIFOs_Stat_Ctrl_Loopback_FIFOs_Stat_Ctrl_Loop_H3_FIFO_Sync_Inhibit  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Control_4
 *
 * Not documented
 */


/** 
 * \brief PCS Control 4
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Control_4:PCS_Control_4
 */
#define VTSS_VENICE_PCS_PCS_Control_4_PCS_Control_4  VTSS_IOREG(0x03, 0, 0x8600)

/** 
 * \details 
 * 0:  Inversion is enabled
 * 1: Disable inversion of input pattern during PRBS58 test pattern
 * generation
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_4_PCS_Control_4 . Disable_inversion_of_input_pattern
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_4_PCS_Control_4_Disable_inversion_of_input_pattern  VTSS_BIT(1)

/** 
 * \details 
 * 0: rx_status = block_lock
 * 1: rx_status = block_lock * !hi_ber (IEEE compliant)
 *
 * Field: VTSS_VENICE_PCS_PCS_Control_4_PCS_Control_4 . RX_fault_sel
 */
#define  VTSS_F_VENICE_PCS_PCS_Control_4_PCS_Control_4_RX_fault_sel  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Interrupt_Pending_1
 *
 * Not documented
 */


/** 
 * \brief PCS Interrupt Pending 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Interrupt_Pending_1:PCS_Interrupt_Pending_1
 */
#define VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1  VTSS_IOREG(0x03, 0, 0x8e00)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . FEC_fixed_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_FEC_fixed_error_count_pending  VTSS_BIT(7)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . FEC_unfixable_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_FEC_unfixable_error_count_pending  VTSS_BIT(6)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Tx_sequencing_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Tx_sequencing_error_count_pending  VTSS_BIT(5)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Rx_sequencing_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Rx_sequencing_error_count_pending  VTSS_BIT(4)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Tx_block_encode_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Tx_block_encode_error_count_pending  VTSS_BIT(3)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Rx_block_decode_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Rx_block_decode_error_count_pending  VTSS_BIT(2)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Tx_character_encode_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Tx_character_encode_error_count_pending  VTSS_BIT(1)

/** 
 * \brief
 * This is an interrupt_pending sticky bit that latches the high state. 
 * The latch-high bit is cleared when the register is read.
 *
 * \details 
 * 0: Error counter has not exceeded threshold since the last time this
 * interrupt pending bit was asserted
 * 1: Error count exceeded threshold.  Bit is asserted only when counter
 * changes from less_than thresshold to greater_than threshold.
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1 . Rx_character_decode_error_count_pending
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Pending_1_PCS_Interrupt_Pending_1_Rx_character_decode_error_count_pending  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Interrupt_WIS_Mask
 *
 * Not documented
 */


/** 
 * \brief PCS Interrupt WIS_INT0 Mask 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Interrupt_WIS_Mask:PCS_Interrupt_WIS_INT0_Mask_1
 */
#define VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1  VTSS_IOREG(0x03, 0, 0x8e01)

/** 
 * \brief
 * Enable propagation of FEC_fixed_error_count_pending to the WIS_INTA
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . FEC_fixed_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_FEC_fixed_error_count_WIS_INT0_mask  VTSS_BIT(7)

/** 
 * \brief
 * Enable propagation of FEC_unfixable_error_count_pending to the WIS_INTA
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . FEC_unfixable_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_FEC_unfixable_error_count_WIS_INT0_mask  VTSS_BIT(6)

/** 
 * \brief
 * Enable propagation of Tx_sequencing_error_count_pending to the WIS_INTA
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Tx_sequencing_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Tx_sequencing_error_count_WIS_INT0_mask  VTSS_BIT(5)

/** 
 * \brief
 * Enable propagation of Rx_sequencing_error_count_pending to the WIS_INTA
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Rx_sequencing_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Rx_sequencing_error_count_WIS_INT0_mask  VTSS_BIT(4)

/** 
 * \brief
 * Enable propagation of Tx_block_encode_error_count_pending to the
 * WIS_INTA (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Tx_block_encode_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Tx_block_encode_error_count_WIS_INT0_mask  VTSS_BIT(3)

/** 
 * \brief
 * Enable propagation of Rx_block_decode_error_count_pending to the
 * WIS_INTA (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Rx_block_decode_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Rx_block_decode_error_count_WIS_INT0_mask  VTSS_BIT(2)

/** 
 * \brief
 * Enable propagation of Tx_character_encode_error_count_pending to the
 * WIS_INTA (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Tx_character_encode_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Tx_character_encode_error_count_WIS_INT0_mask  VTSS_BIT(1)

/** 
 * \brief
 * Enable propagation of Rx_character_decode_error_count_pending to the
 * WIS_INTA (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1 . Rx_character_decode_error_count_WIS_INT0_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT0_Mask_1_Rx_character_decode_error_count_WIS_INT0_mask  VTSS_BIT(0)


/** 
 * \brief PCS Interrupt WIS_INT1 Mask 1
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Interrupt_WIS_Mask:PCS_Interrupt_WIS_INT1_Mask_1
 */
#define VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1  VTSS_IOREG(0x03, 0, 0x8e02)

/** 
 * \brief
 * Enable propagation of FEC_fixed_error_count_pending to the WIS_INTB
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . FEC_fixed_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_FEC_fixed_error_count_WIS_INT1_mask  VTSS_BIT(7)

/** 
 * \brief
 * Enable propagation of FEC_unfixable_error_count_pending to the WIS_INTB
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . FEC_unfixable_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_FEC_unfixable_error_count_WIS_INT1_mask  VTSS_BIT(6)

/** 
 * \brief
 * Enable propagation of Tx_sequencing_error_count_pending to the WIS_INTB
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Tx_sequencing_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Tx_sequencing_error_count_WIS_INT1_mask  VTSS_BIT(5)

/** 
 * \brief
 * Enable propagation of Rx_sequencing_error_count_pending to the WIS_INTB
 * (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Rx_sequencing_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Rx_sequencing_error_count_WIS_INT1_mask  VTSS_BIT(4)

/** 
 * \brief
 * Enable propagation of Tx_block_encode_error_count_pending to the
 * WIS_INTB (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Tx_block_encode_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Tx_block_encode_error_count_WIS_INT1_mask  VTSS_BIT(3)

/** 
 * \brief
 * Enable propagation of Rx_block_decode_error_count_pending to the
 * WIS_INTB (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Rx_block_decode_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Rx_block_decode_error_count_WIS_INT1_mask  VTSS_BIT(2)

/** 
 * \brief
 * Enable propagation of Tx_character_encode_error_count_pending to the
 * WIS_INTB (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Tx_character_encode_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Tx_character_encode_error_count_WIS_INT1_mask  VTSS_BIT(1)

/** 
 * \brief
 * Enable propagation of Rx_character_decode_error_count_pending to the
 * WIS_INTB (GPIO) pin
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1 . Rx_character_decode_error_count_WIS_INT1_mask
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_WIS_Mask_PCS_Interrupt_WIS_INT1_Mask_1_Rx_character_decode_error_count_WIS_INT1_mask  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:PCS_Interrupt_Error_Status
 *
 * Not documented
 */


/** 
 * \brief PCS Interrupt Error Status
 *
 * \details
 * Register: \a VENICE_PCS:PCS_Interrupt_Error_Status:PCS_Interrupt_Error_Status
 */
#define VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status  VTSS_IOREG(0x03, 0, 0x8e03)

/** 
 * \brief
 * Result of comparing KR FEC's corrected block count
 * (KR_FEC_corrected_upper/KR_FEC_corrected_lower) to the threshold setting
 * in FEC_Fixed_Error_Count_Threshold_1/FEC_Fixed_Error_Count_Threshold_0.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . FEC_fixed_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_FEC_fixed_error_count_error_status  VTSS_BIT(7)

/** 
 * \brief
 * Result of comparing KR FEC's uncorrectable block count
 * (KR_FEC_uncorrected_upper/KR_FEC_uncorrected_lower) to the threshold
 * setting in
 * FEC_Unfixable_Error_Count_Threshold_1/FEC_Unfixable_Error_Count_Threshol
 * d_0.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . FEC_unfixable_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_FEC_unfixable_error_count_error_status  VTSS_BIT(6)

/** 
 * \brief
 * Result of comparing TX sequencing error count
 * (PCS_Tx_Sequencing_Error_Count) to the threshold setting in register
 * Tx_Sequencing_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Tx_sequencing_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Tx_sequencing_error_count_error_status  VTSS_BIT(5)

/** 
 * \brief
 * Result of comparing RX sequencing error count
 * (PCS_Rx_Sequencing_Error_Count) to the threshold setting in register
 * Rx_Sequencing_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Rx_sequencing_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Rx_sequencing_error_count_error_status  VTSS_BIT(4)

/** 
 * \brief
 * Result of comparing TX block encode error count
 * (PCS_Tx_Block_Encode_Error_Count) to the threshold setting in register
 * Tx_Block_Encode_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Tx_block_encode_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Tx_block_encode_error_count_error_status  VTSS_BIT(3)

/** 
 * \brief
 * Result of comparing RX block encode error count
 * (PCS_Rx_Block_Decode_Error_Count) to the threshold setting in register
 * Rx_Block_Encode_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Rx_block_decode_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Rx_block_decode_error_count_error_status  VTSS_BIT(2)

/** 
 * \brief
 * Result of comparing TX character encode error count
 * (PCS_Tx_Char_Encode_Error_Count) to the threshold setting in register
 * Tx_Char_Encode_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Tx_char_encode_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Tx_char_encode_error_count_error_status  VTSS_BIT(1)

/** 
 * \brief
 * Result of comparing RX character encode error count
 * (PCS_Rx_Char_Decode_Error_Count) to the threshold setting in register
 * Rx_Char_Encode_Error_Count_Threshold.
 *
 * \details 
 * 0: count did not exceed threshold setting
 * 1: count exceeded threshold setting
 *
 * Field: VTSS_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status . Rx_char_decode_error_count_error_status
 */
#define  VTSS_F_VENICE_PCS_PCS_Interrupt_Error_Status_PCS_Interrupt_Error_Status_Rx_char_decode_error_count_error_status  VTSS_BIT(0)

/**
 * Register Group: \a VENICE_PCS:Error_Count_Thresholds
 *
 * Not documented
 */


/** 
 * \brief Tx Sequencing Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Tx_Sequencing_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Sequencing_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e04)

/** 
 * \brief
 * Tx sequencing error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Sequencing_Error_Count_Threshold . Tx_sequencing_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Tx_Sequencing_Error_Count_Threshold_Tx_sequencing_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Tx_Sequencing_Error_Count_Threshold_Tx_sequencing_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Tx_Sequencing_Error_Count_Threshold_Tx_sequencing_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Rx Sequencing Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Rx_Sequencing_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Sequencing_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e05)

/** 
 * \brief
 * Rx sequencing error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Sequencing_Error_Count_Threshold . Rx_sequencing_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Rx_Sequencing_Error_Count_Threshold_Rx_sequencing_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Rx_Sequencing_Error_Count_Threshold_Rx_sequencing_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Rx_Sequencing_Error_Count_Threshold_Rx_sequencing_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Tx Block Encode Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Tx_Block_Encode_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Block_Encode_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e06)

/** 
 * \brief
 * Tx block encode error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Block_Encode_Error_Count_Threshold . Tx_block_encode_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Tx_Block_Encode_Error_Count_Threshold_Tx_block_encode_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Tx_Block_Encode_Error_Count_Threshold_Tx_block_encode_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Tx_Block_Encode_Error_Count_Threshold_Tx_block_encode_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Rx Block Encode Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Rx_Block_Encode_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Block_Encode_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e07)

/** 
 * \brief
 * Rx block encode error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Block_Encode_Error_Count_Threshold . Rx_block_encode_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Rx_Block_Encode_Error_Count_Threshold_Rx_block_encode_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Rx_Block_Encode_Error_Count_Threshold_Rx_block_encode_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Rx_Block_Encode_Error_Count_Threshold_Rx_block_encode_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Tx Character Encode Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Tx_Char_Encode_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Char_Encode_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e08)

/** 
 * \brief
 * Tx character encode error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Tx_Char_Encode_Error_Count_Threshold . Tx_char_encode_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Tx_Char_Encode_Error_Count_Threshold_Tx_char_encode_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Tx_Char_Encode_Error_Count_Threshold_Tx_char_encode_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Tx_Char_Encode_Error_Count_Threshold_Tx_char_encode_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Rx Character Encode Error Count Threshold
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:Rx_Char_Encode_Error_Count_Threshold
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Char_Encode_Error_Count_Threshold  VTSS_IOREG(0x03, 0, 0x8e09)

/** 
 * \brief
 * Rx character encode error count Threshold
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_Rx_Char_Encode_Error_Count_Threshold . Rx_char_encode_error_count_Threshold
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_Rx_Char_Encode_Error_Count_Threshold_Rx_char_encode_error_count_Threshold(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_Rx_Char_Encode_Error_Count_Threshold_Rx_char_encode_error_count_Threshold     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_Rx_Char_Encode_Error_Count_Threshold_Rx_char_encode_error_count_Threshold(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief FEC Fixed Error Count Threshold 1
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:FEC_Fixed_Error_Count_Threshold_1
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_1  VTSS_IOREG(0x03, 0, 0x8e0a)

/** 
 * \brief
 * FEC fixed error count Threshold[31:16]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_1 . FEC_fixed_error_count_Threshold_1
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_1_FEC_fixed_error_count_Threshold_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_1_FEC_fixed_error_count_Threshold_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_1_FEC_fixed_error_count_Threshold_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief FEC Fixed Error Count Threshold 0
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:FEC_Fixed_Error_Count_Threshold_0
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_0  VTSS_IOREG(0x03, 0, 0x8e0b)

/** 
 * \brief
 * FEC fixed error count Threshold[15:0]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_0 . FEC_fixed_error_count_Threshold_0
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_0_FEC_fixed_error_count_Threshold_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_0_FEC_fixed_error_count_Threshold_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_FEC_Fixed_Error_Count_Threshold_0_FEC_fixed_error_count_Threshold_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief FEC Unfixable Error Count Threshold 1
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:FEC_Unfixable_Error_Count_Threshold_1
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_1  VTSS_IOREG(0x03, 0, 0x8e0c)

/** 
 * \brief
 * FEC unfixable error count Threshold[31:16]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_1 . FEC_unfixable_error_count_Threshold_1
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_1_FEC_unfixable_error_count_Threshold_1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_1_FEC_unfixable_error_count_Threshold_1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_1_FEC_unfixable_error_count_Threshold_1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief FEC Unfixable Error Count Threshold 0
 *
 * \details
 * Register: \a VENICE_PCS:Error_Count_Thresholds:FEC_Unfixable_Error_Count_Threshold_0
 */
#define VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_0  VTSS_IOREG(0x03, 0, 0x8e0d)

/** 
 * \brief
 * FEC unfixable error count Threshold[15:0]
 *
 * \details 
 * Field: VTSS_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_0 . FEC_unfixable_error_count_Threshold_0
 */
#define  VTSS_F_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_0_FEC_unfixable_error_count_Threshold_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_0_FEC_unfixable_error_count_Threshold_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_VENICE_PCS_Error_Count_Thresholds_FEC_Unfixable_Error_Count_Threshold_0_FEC_unfixable_error_count_Threshold_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


#endif /* _VTSS_VENICE_REGS_VENICE_PCS_H_ */
