if {![file exists "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/sim_mult_flutuante/sim_mult_flutuante.mpf"]} { 
	project new "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/sim_mult_flutuante" sim_mult_flutuante
	project addfile "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/mult_flutuante.vhd"
	project addfile "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/ieee754_multiplier_tb.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/mult_flutuante.vhd"
	vcom -work work "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/ieee754_multiplier_tb.vhd"
} else {
	project open "D:/RTL_FPGA/SD2/VHDL/aula3_multiplicador_flutuante/sim_mult_flutuante/sim_mult_flutuante"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  testbench
view wave
add wave /*
run 1000ns
