[15:10:32.870] <TB2>     INFO: *** Welcome to pxar ***
[15:10:32.870] <TB2>     INFO: *** Today: 2016/08/26
[15:10:32.877] <TB2>     INFO: *** Version: b2a7-dirty
[15:10:32.877] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:10:32.878] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:10:32.878] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//defaultMaskFile.dat
[15:10:32.878] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C15.dat
[15:10:32.954] <TB2>     INFO:         clk: 4
[15:10:32.954] <TB2>     INFO:         ctr: 4
[15:10:32.954] <TB2>     INFO:         sda: 19
[15:10:32.954] <TB2>     INFO:         tin: 9
[15:10:32.954] <TB2>     INFO:         level: 15
[15:10:32.954] <TB2>     INFO:         triggerdelay: 0
[15:10:32.954] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:10:32.954] <TB2>     INFO: Log level: DEBUG
[15:10:32.964] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:10:32.976] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:10:32.979] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:10:32.982] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:10:34.545] <TB2>     INFO: DUT info: 
[15:10:34.545] <TB2>     INFO: The DUT currently contains the following objects:
[15:10:34.545] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:10:34.545] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:10:34.545] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:10:34.545] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:10:34.545] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.545] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:10:34.546] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:10:34.547] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:34.548] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30892032
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xee2d60
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xe55770
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7235d94010
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f723bfff510
[15:10:34.559] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30957568 fPxarMemory = 0x7f7235d94010
[15:10:34.560] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 352.9mA
[15:10:34.561] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[15:10:34.561] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 1.7 C
[15:10:34.562] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:10:34.962] <TB2>     INFO: enter 'restricted' command line mode
[15:10:34.962] <TB2>     INFO: enter test to run
[15:10:34.962] <TB2>     INFO:   test: FPIXTest no parameter change
[15:10:34.962] <TB2>     INFO:   running: fpixtest
[15:10:34.962] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:10:34.966] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:10:34.966] <TB2>     INFO: ######################################################################
[15:10:34.966] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:10:34.966] <TB2>     INFO: ######################################################################
[15:10:34.969] <TB2>     INFO: ######################################################################
[15:10:34.969] <TB2>     INFO: PixTestPretest::doTest()
[15:10:34.969] <TB2>     INFO: ######################################################################
[15:10:34.972] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:34.972] <TB2>     INFO:    PixTestPretest::programROC() 
[15:10:34.972] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:52.989] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:10:52.989] <TB2>     INFO: IA differences per ROC:  17.7 19.3 17.7 18.5 17.7 20.1 17.7 17.7 17.7 17.7 17.7 17.7 16.1 17.7 16.9 18.5
[15:10:53.060] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:53.060] <TB2>     INFO:    PixTestPretest::checkIdig() 
[15:10:53.060] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:54.313] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:10:54.815] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[15:10:55.316] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:10:55.818] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:10:56.320] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[15:10:56.821] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:10:57.323] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:10:57.824] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:10:58.326] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 3.2 mA
[15:10:58.828] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[15:10:59.330] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:10:59.831] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:11:00.333] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[15:11:00.835] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:11:01.336] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:11:01.838] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:11:02.091] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 3.2 1.6 2.4 2.4 2.4 2.4 2.4 2.4 
[15:11:02.091] <TB2>     INFO: Test took 9034 ms.
[15:11:02.091] <TB2>     INFO: PixTestPretest::checkIdig() done.
[15:11:02.121] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:02.121] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:11:02.121] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:02.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 63.2812 mA
[15:11:02.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.7188 mA
[15:11:02.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  86 Ia 24.3187 mA
[15:11:02.526] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.5187 mA
[15:11:02.627] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  81 Ia 25.1188 mA
[15:11:02.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  75 Ia 22.7188 mA
[15:11:02.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 25.1188 mA
[15:11:02.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  77 Ia 23.5187 mA
[15:11:03.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 24.3187 mA
[15:11:03.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.9188 mA
[15:11:03.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  91 Ia 25.1188 mA
[15:11:03.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 24.3187 mA
[15:11:03.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.7188 mA
[15:11:03.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  86 Ia 25.1188 mA
[15:11:03.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 23.5187 mA
[15:11:03.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 24.3187 mA
[15:11:03.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.7188 mA
[15:11:03.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  86 Ia 24.3187 mA
[15:11:04.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.3187 mA
[15:11:04.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.9188 mA
[15:11:04.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  91 Ia 25.1188 mA
[15:11:04.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.3187 mA
[15:11:04.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.7188 mA
[15:11:04.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  86 Ia 24.3187 mA
[15:11:04.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.9188 mA
[15:11:04.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  91 Ia 25.1188 mA
[15:11:04.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  85 Ia 24.3187 mA
[15:11:04.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.9188 mA
[15:11:05.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  91 Ia 24.3187 mA
[15:11:05.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.9188 mA
[15:11:05.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  91 Ia 25.1188 mA
[15:11:05.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 23.5187 mA
[15:11:05.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 24.3187 mA
[15:11:05.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.9188 mA
[15:11:05.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  91 Ia 24.3187 mA
[15:11:05.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 20.3187 mA
[15:11:05.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana 100 Ia 25.1188 mA
[15:11:05.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  94 Ia 24.3187 mA
[15:11:06.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.7188 mA
[15:11:06.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  86 Ia 24.3187 mA
[15:11:06.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.1188 mA
[15:11:06.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  95 Ia 24.3187 mA
[15:11:06.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.7188 mA
[15:11:06.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  86 Ia 25.1188 mA
[15:11:06.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 24.3187 mA
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  86
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  86
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  85
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  86
[15:11:06.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  85
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  91
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  91
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  94
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  86
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  95
[15:11:06.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[15:11:08.519] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[15:11:08.519] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  19.3
[15:11:08.552] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:08.552] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:11:08.552] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:08.688] <TB2>     INFO: Expecting 231680 events.
[15:11:16.745] <TB2>     INFO: 231680 events read in total (7340ms).
[15:11:16.899] <TB2>     INFO: Test took 8344ms.
[15:11:17.100] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 113 and Delta(CalDel) = 62
[15:11:17.104] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 116 and Delta(CalDel) = 63
[15:11:17.107] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 62
[15:11:17.111] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 87 and Delta(CalDel) = 62
[15:11:17.114] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 62
[15:11:17.118] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 114 and Delta(CalDel) = 60
[15:11:17.121] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 63
[15:11:17.125] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 64
[15:11:17.129] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 64
[15:11:17.132] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 119 and Delta(CalDel) = 57
[15:11:17.136] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 66
[15:11:17.139] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 58
[15:11:17.143] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 78 and Delta(CalDel) = 59
[15:11:17.146] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 105 and Delta(CalDel) = 58
[15:11:17.150] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 75 and Delta(CalDel) = 56
[15:11:17.154] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 101 and Delta(CalDel) = 60
[15:11:17.196] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:11:17.228] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:17.228] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:11:17.228] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:17.364] <TB2>     INFO: Expecting 231680 events.
[15:11:25.508] <TB2>     INFO: 231680 events read in total (7430ms).
[15:11:25.513] <TB2>     INFO: Test took 8281ms.
[15:11:25.537] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[15:11:25.850] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[15:11:25.854] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[15:11:25.857] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[15:11:25.861] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[15:11:25.864] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[15:11:25.868] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:11:25.871] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[15:11:25.875] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 32.5
[15:11:25.878] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 106 +/- 28.5
[15:11:25.882] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32.5
[15:11:25.885] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[15:11:25.889] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[15:11:25.893] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[15:11:25.896] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 28.5
[15:11:25.900] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[15:11:25.936] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:11:25.936] <TB2>     INFO: CalDel:      133   133   144   140   137   121   143   153   159   106   138   114   120   114   115   126
[15:11:25.936] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    52    51    51    51    51    51    51
[15:11:25.941] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat
[15:11:25.941] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C1.dat
[15:11:25.941] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C2.dat
[15:11:25.941] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C3.dat
[15:11:25.941] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C4.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C5.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C6.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C7.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C8.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C9.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C10.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C11.dat
[15:11:25.942] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C12.dat
[15:11:25.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C13.dat
[15:11:25.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C14.dat
[15:11:25.943] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:11:25.943] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:11:25.943] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:11:25.943] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[15:11:25.943] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:11:26.027] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:11:26.027] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:11:26.027] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:11:26.027] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:11:26.030] <TB2>     INFO: ######################################################################
[15:11:26.030] <TB2>     INFO: PixTestTiming::doTest()
[15:11:26.030] <TB2>     INFO: ######################################################################
[15:11:26.030] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:26.030] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:11:26.030] <TB2>     INFO:    ----------------------------------------------------------------------
[15:11:26.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:11:27.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:11:30.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:11:32.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:11:34.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:11:37.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:11:39.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:11:41.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:11:43.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:11:45.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:11:47.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:11:49.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:11:52.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:11:54.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:11:56.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:11:58.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:12:01.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:12:06.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:12:07.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:12:09.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:12:10.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:12:12.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:12:13.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:12:15.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:12:16.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:12:20.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:12:25.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:12:30.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:12:35.193] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:12:40.095] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:12:44.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:12:49.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:12:54.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:13:07.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:13:10.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:13:14.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:13:18.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:13:21.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:13:25.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:13:29.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:13:32.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:13:35.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:13:37.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:13:39.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:13:42.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:13:44.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:13:46.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:13:48.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:13:51.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:13:53.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:13:55.711] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:13:57.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:14:00.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:14:02.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:14:04.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:14:07.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:14:09.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:14:11.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:14:13.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:14:16.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:14:18.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:14:20.715] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:14:22.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:14:25.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:14:27.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:14:29.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:14:32.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:14:34.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:14:36.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:14:38.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:14:41.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:14:43.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:14:45.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:14:47.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:14:50.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:14:52.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:14:54.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:14:57.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:14:59.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:15:01.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:15:03.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:15:05.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:15:06.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:15:08.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:15:09.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:15:11.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:15:13.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:15:14.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:15:27.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:15:29.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:15:30.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:15:32.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:15:33.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:15:35.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:15:36.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:15:38.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:15:39.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:15:41.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:15:42.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:15:44.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:15:45.991] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:15:47.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:15:49.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:15:50.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:15:52.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:15:54.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:15:55.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:15:58.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:15:59.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:16:01.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:16:03.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:16:05.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:16:07.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:16:10.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:16:12.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:16:14.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:16:17.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:16:19.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:16:21.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:16:23.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:16:26.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:16:28.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:16:30.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:16:32.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:16:35.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:16:37.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:16:39.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:16:42.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:16:44.755] <TB2>     INFO: TBM Phase Settings: 240
[15:16:44.755] <TB2>     INFO: 400MHz Phase: 4
[15:16:44.755] <TB2>     INFO: 160MHz Phase: 7
[15:16:44.755] <TB2>     INFO: Functional Phase Area: 4
[15:16:44.759] <TB2>     INFO: Test took 318729 ms.
[15:16:44.759] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:16:44.759] <TB2>     INFO:    ----------------------------------------------------------------------
[15:16:44.759] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:16:44.759] <TB2>     INFO:    ----------------------------------------------------------------------
[15:16:44.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:16:49.095] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:16:52.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:16:55.143] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:16:58.166] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:17:01.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:17:04.213] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:17:06.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:17:08.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:17:10.277] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:17:11.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:17:13.316] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:17:14.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:17:16.356] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:17:17.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:17:19.396] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:17:20.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:17:22.437] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:17:23.958] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:17:25.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:17:27.751] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:17:30.025] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:17:32.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:17:33.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:17:35.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:17:36.858] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:17:38.378] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:17:39.898] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:17:42.172] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:17:44.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:17:46.718] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:17:48.238] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:17:49.758] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:17:51.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:17:52.798] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:17:54.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:17:56.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:17:58.864] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:18:01.139] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:18:02.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:18:04.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:18:05.699] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:18:07.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:18:08.737] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:18:11.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:18:13.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:18:15.557] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:18:17.078] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:18:18.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:18:20.118] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:18:21.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:18:23.157] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:18:25.431] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:18:27.704] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:18:29.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:18:31.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:18:33.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:18:36.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:18:40.567] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:18:44.343] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:18:48.118] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:18:51.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:18:55.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:18:59.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:19:03.602] <TB2>     INFO: ROC Delay Settings: 228
[15:19:03.602] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:19:03.603] <TB2>     INFO: ROC Port 0 Delay: 4
[15:19:03.603] <TB2>     INFO: ROC Port 1 Delay: 4
[15:19:03.603] <TB2>     INFO: Functional ROC Area: 3
[15:19:03.605] <TB2>     INFO: Test took 138846 ms.
[15:19:03.605] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:19:03.606] <TB2>     INFO:    ----------------------------------------------------------------------
[15:19:03.606] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:19:03.606] <TB2>     INFO:    ----------------------------------------------------------------------
[15:19:04.744] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 408b 408b 408b 4088 4089 408b 408b 408b e062 c000 a101 80c0 4088 4088 4088 4088 4088 4089 4088 4088 e062 c000 
[15:19:04.744] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a102 8000 4088 4088 4088 4088 4088 4089 4088 4089 e022 c000 
[15:19:04.745] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4088 4088 4088 4089 4088 4089 4089 4089 e022 c000 a103 8040 4088 4089 4088 4088 4088 4088 4088 4089 e022 c000 
[15:19:04.745] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:19:18.835] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:18.835] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:19:32.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:32.862] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:19:46.914] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:46.914] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:20:00.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:00.902] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:20:14.863] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:14.864] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:20:28.831] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:28.831] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:20:42.806] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:42.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:20:56.825] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:56.825] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:21:10.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:10.877] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:21:24.864] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:25.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:25.259] <TB2>     INFO: Decoding statistics:
[15:21:25.259] <TB2>     INFO:   General information:
[15:21:25.259] <TB2>     INFO: 	 16bit words read:         240000000
[15:21:25.259] <TB2>     INFO: 	 valid events total:       20000000
[15:21:25.259] <TB2>     INFO: 	 empty events:             20000000
[15:21:25.259] <TB2>     INFO: 	 valid events with pixels: 0
[15:21:25.259] <TB2>     INFO: 	 valid pixel hits:         0
[15:21:25.259] <TB2>     INFO:   Event errors: 	           0
[15:21:25.259] <TB2>     INFO: 	 start marker:             0
[15:21:25.259] <TB2>     INFO: 	 stop marker:              0
[15:21:25.259] <TB2>     INFO: 	 overflow:                 0
[15:21:25.259] <TB2>     INFO: 	 invalid 5bit words:       0
[15:21:25.259] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:21:25.259] <TB2>     INFO:   TBM errors: 		           0
[15:21:25.259] <TB2>     INFO: 	 flawed TBM headers:       0
[15:21:25.259] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:21:25.259] <TB2>     INFO: 	 event ID mismatches:      0
[15:21:25.259] <TB2>     INFO:   ROC errors: 		           0
[15:21:25.259] <TB2>     INFO: 	 missing ROC header(s):    0
[15:21:25.259] <TB2>     INFO: 	 misplaced readback start: 0
[15:21:25.259] <TB2>     INFO:   Pixel decoding errors:	   0
[15:21:25.259] <TB2>     INFO: 	 pixel data incomplete:    0
[15:21:25.259] <TB2>     INFO: 	 pixel address:            0
[15:21:25.259] <TB2>     INFO: 	 pulse height fill bit:    0
[15:21:25.259] <TB2>     INFO: 	 buffer corruption:        0
[15:21:25.259] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.259] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:21:25.259] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.259] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.260] <TB2>     INFO:    Read back bit status: 1
[15:21:25.260] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.260] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.260] <TB2>     INFO:    Timings are good!
[15:21:25.260] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.260] <TB2>     INFO: Test took 141655 ms.
[15:21:25.260] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:21:25.260] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:21:25.260] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:21:25.260] <TB2>     INFO: PixTestTiming::doTest took 599233 ms.
[15:21:25.260] <TB2>     INFO: PixTestTiming::doTest() done
[15:21:25.260] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:21:25.260] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:21:25.260] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:21:25.260] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:21:25.260] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:21:25.261] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:21:25.261] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:21:25.613] <TB2>     INFO: ######################################################################
[15:21:25.613] <TB2>     INFO: PixTestAlive::doTest()
[15:21:25.613] <TB2>     INFO: ######################################################################
[15:21:25.616] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.616] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:21:25.616] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:25.617] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:21:25.962] <TB2>     INFO: Expecting 41600 events.
[15:21:30.012] <TB2>     INFO: 41600 events read in total (3335ms).
[15:21:30.013] <TB2>     INFO: Test took 4396ms.
[15:21:30.021] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:30.021] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:21:30.021] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:21:30.394] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:21:30.394] <TB2>     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:21:30.394] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    2    0    0    0    0    0    0    0    7    0    0    0    0    0    0
[15:21:30.397] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:30.397] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:21:30.397] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:30.399] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:21:30.744] <TB2>     INFO: Expecting 41600 events.
[15:21:33.704] <TB2>     INFO: 41600 events read in total (2245ms).
[15:21:33.705] <TB2>     INFO: Test took 3306ms.
[15:21:33.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:33.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:21:33.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:21:33.705] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:21:34.109] <TB2>     INFO: PixTestAlive::maskTest() done
[15:21:34.109] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:21:34.112] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:34.112] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:21:34.112] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:34.114] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:21:34.467] <TB2>     INFO: Expecting 41600 events.
[15:21:38.549] <TB2>     INFO: 41600 events read in total (3368ms).
[15:21:38.552] <TB2>     INFO: Test took 4438ms.
[15:21:38.560] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:38.560] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:21:38.560] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:21:38.934] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:21:38.934] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:21:38.934] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:21:38.934] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:21:38.942] <TB2>     INFO: ######################################################################
[15:21:38.942] <TB2>     INFO: PixTestTrim::doTest()
[15:21:38.942] <TB2>     INFO: ######################################################################
[15:21:38.945] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:38.945] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:21:38.945] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:39.022] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:21:39.022] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:21:39.035] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:21:39.035] <TB2>     INFO:     run 1 of 1
[15:21:39.035] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:39.378] <TB2>     INFO: Expecting 5025280 events.
[15:22:24.095] <TB2>     INFO: 1416720 events read in total (44003ms).
[15:23:07.952] <TB2>     INFO: 2819128 events read in total (87860ms).
[15:23:51.549] <TB2>     INFO: 4228984 events read in total (131457ms).
[15:24:16.731] <TB2>     INFO: 5025280 events read in total (156639ms).
[15:24:16.768] <TB2>     INFO: Test took 157733ms.
[15:24:16.823] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:16.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:18.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:19.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:21.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:22.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:24.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:25.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:26.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:28.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:29.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:31.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:32.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:34.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:35.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:36.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:38.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:39.557] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236027904
[15:24:39.560] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9832 minThrLimit = 92.9435 minThrNLimit = 115.865 -> result = 92.9832 -> 92
[15:24:39.560] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.644 minThrLimit = 101.613 minThrNLimit = 123.952 -> result = 101.644 -> 101
[15:24:39.561] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6126 minThrLimit = 90.6096 minThrNLimit = 112.402 -> result = 90.6126 -> 90
[15:24:39.561] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3861 minThrLimit = 96.37 minThrNLimit = 119.856 -> result = 96.3861 -> 96
[15:24:39.562] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0781 minThrLimit = 97.0579 minThrNLimit = 119.265 -> result = 97.0781 -> 97
[15:24:39.562] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.601 minThrLimit = 110.552 minThrNLimit = 140.808 -> result = 110.601 -> 110
[15:24:39.562] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.81 minThrLimit = 92.7948 minThrNLimit = 111.911 -> result = 92.81 -> 92
[15:24:39.563] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1351 minThrLimit = 97.1306 minThrNLimit = 117.296 -> result = 97.1351 -> 97
[15:24:39.563] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0396 minThrLimit = 83.0364 minThrNLimit = 104.512 -> result = 83.0396 -> 83
[15:24:39.563] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.951 minThrLimit = 106.944 minThrNLimit = 132.573 -> result = 106.951 -> 106
[15:24:39.564] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.35 minThrLimit = 102.301 minThrNLimit = 126.763 -> result = 102.35 -> 102
[15:24:39.564] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9656 minThrLimit = 99.9604 minThrNLimit = 120.574 -> result = 99.9656 -> 99
[15:24:39.565] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7182 minThrLimit = 91.709 minThrNLimit = 111.622 -> result = 91.7182 -> 91
[15:24:39.565] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.358 minThrLimit = 103.309 minThrNLimit = 127.498 -> result = 103.358 -> 103
[15:24:39.565] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7411 minThrLimit = 90.6864 minThrNLimit = 109.084 -> result = 90.7411 -> 90
[15:24:39.566] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8777 minThrLimit = 93.8706 minThrNLimit = 116.393 -> result = 93.8777 -> 93
[15:24:39.566] <TB2>     INFO: ROC 0 VthrComp = 92
[15:24:39.566] <TB2>     INFO: ROC 1 VthrComp = 101
[15:24:39.566] <TB2>     INFO: ROC 2 VthrComp = 90
[15:24:39.566] <TB2>     INFO: ROC 3 VthrComp = 96
[15:24:39.566] <TB2>     INFO: ROC 4 VthrComp = 97
[15:24:39.566] <TB2>     INFO: ROC 5 VthrComp = 110
[15:24:39.567] <TB2>     INFO: ROC 6 VthrComp = 92
[15:24:39.567] <TB2>     INFO: ROC 7 VthrComp = 97
[15:24:39.567] <TB2>     INFO: ROC 8 VthrComp = 83
[15:24:39.567] <TB2>     INFO: ROC 9 VthrComp = 106
[15:24:39.567] <TB2>     INFO: ROC 10 VthrComp = 102
[15:24:39.568] <TB2>     INFO: ROC 11 VthrComp = 99
[15:24:39.568] <TB2>     INFO: ROC 12 VthrComp = 91
[15:24:39.568] <TB2>     INFO: ROC 13 VthrComp = 103
[15:24:39.568] <TB2>     INFO: ROC 14 VthrComp = 90
[15:24:39.568] <TB2>     INFO: ROC 15 VthrComp = 93
[15:24:39.568] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:24:39.568] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:24:39.581] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:24:39.581] <TB2>     INFO:     run 1 of 1
[15:24:39.581] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:39.924] <TB2>     INFO: Expecting 5025280 events.
[15:25:14.504] <TB2>     INFO: 887272 events read in total (33865ms).
[15:25:49.466] <TB2>     INFO: 1772736 events read in total (68827ms).
[15:26:24.512] <TB2>     INFO: 2657712 events read in total (103873ms).
[15:26:59.491] <TB2>     INFO: 3534344 events read in total (138852ms).
[15:27:34.465] <TB2>     INFO: 4407400 events read in total (173826ms).
[15:27:59.504] <TB2>     INFO: 5025280 events read in total (198865ms).
[15:27:59.576] <TB2>     INFO: Test took 199995ms.
[15:27:59.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:00.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:01.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:03.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:04.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:06.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:07.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:09.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:11.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:12.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:14.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:16.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:17.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:19.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:20.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:22.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:23.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:25.523] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256389120
[15:28:25.526] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.2918 for pixel 0/1 mean/min/max = 46.5323/33.7642/59.3005
[15:28:25.527] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0344 for pixel 8/0 mean/min/max = 44.148/32.0754/56.2206
[15:28:25.527] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.7296 for pixel 1/79 mean/min/max = 46.0687/33.351/58.7863
[15:28:25.527] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.8422 for pixel 50/9 mean/min/max = 44.7329/32.5723/56.8935
[15:28:25.528] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.6063 for pixel 0/9 mean/min/max = 44.3904/31.8196/56.9612
[15:28:25.528] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.9999 for pixel 51/13 mean/min/max = 46.5071/34.9675/58.0467
[15:28:25.528] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.8415 for pixel 0/38 mean/min/max = 46.3002/33.6567/58.9437
[15:28:25.529] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.1247 for pixel 9/6 mean/min/max = 45.0149/31.8627/58.1672
[15:28:25.529] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 71.0849 for pixel 4/1 mean/min/max = 48.552/25.8478/71.2562
[15:28:25.529] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.0374 for pixel 51/0 mean/min/max = 47.603/31.542/63.664
[15:28:25.530] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.2604 for pixel 19/1 mean/min/max = 46.4169/31.5633/61.2705
[15:28:25.530] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.4395 for pixel 10/15 mean/min/max = 45.8048/32.1672/59.4424
[15:28:25.530] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.7557 for pixel 11/20 mean/min/max = 45.2735/33.7689/56.7782
[15:28:25.531] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.3089 for pixel 17/6 mean/min/max = 45.2772/32.1909/58.3635
[15:28:25.531] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.7152 for pixel 15/1 mean/min/max = 45.6893/34.5142/56.8644
[15:28:25.531] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.8881 for pixel 2/57 mean/min/max = 45.6812/33.4734/57.889
[15:28:25.531] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:25.664] <TB2>     INFO: Expecting 411648 events.
[15:28:33.280] <TB2>     INFO: 411648 events read in total (6901ms).
[15:28:33.285] <TB2>     INFO: Expecting 411648 events.
[15:28:40.936] <TB2>     INFO: 411648 events read in total (6984ms).
[15:28:40.945] <TB2>     INFO: Expecting 411648 events.
[15:28:48.675] <TB2>     INFO: 411648 events read in total (7066ms).
[15:28:48.687] <TB2>     INFO: Expecting 411648 events.
[15:28:56.576] <TB2>     INFO: 411648 events read in total (7222ms).
[15:28:56.593] <TB2>     INFO: Expecting 411648 events.
[15:29:04.176] <TB2>     INFO: 411648 events read in total (6935ms).
[15:29:04.190] <TB2>     INFO: Expecting 411648 events.
[15:29:11.796] <TB2>     INFO: 411648 events read in total (6942ms).
[15:29:11.813] <TB2>     INFO: Expecting 411648 events.
[15:29:19.320] <TB2>     INFO: 411648 events read in total (6852ms).
[15:29:19.339] <TB2>     INFO: Expecting 411648 events.
[15:29:26.905] <TB2>     INFO: 411648 events read in total (6905ms).
[15:29:26.928] <TB2>     INFO: Expecting 411648 events.
[15:29:34.445] <TB2>     INFO: 411648 events read in total (6874ms).
[15:29:34.470] <TB2>     INFO: Expecting 411648 events.
[15:29:41.985] <TB2>     INFO: 411648 events read in total (6868ms).
[15:29:42.010] <TB2>     INFO: Expecting 411648 events.
[15:29:49.687] <TB2>     INFO: 411648 events read in total (7021ms).
[15:29:49.715] <TB2>     INFO: Expecting 411648 events.
[15:29:57.288] <TB2>     INFO: 411648 events read in total (6929ms).
[15:29:57.318] <TB2>     INFO: Expecting 411648 events.
[15:30:04.863] <TB2>     INFO: 411648 events read in total (6905ms).
[15:30:04.895] <TB2>     INFO: Expecting 411648 events.
[15:30:12.524] <TB2>     INFO: 411648 events read in total (6986ms).
[15:30:12.565] <TB2>     INFO: Expecting 411648 events.
[15:30:20.134] <TB2>     INFO: 411648 events read in total (6939ms).
[15:30:20.171] <TB2>     INFO: Expecting 411648 events.
[15:30:27.805] <TB2>     INFO: 411648 events read in total (6999ms).
[15:30:27.844] <TB2>     INFO: Test took 122313ms.
[15:30:28.338] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3184 < 35 for itrim = 95; old thr = 34.421 ... break
[15:30:28.375] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0739 < 35 for itrim = 99; old thr = 33.8189 ... break
[15:30:28.402] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2964 < 35 for itrim = 92; old thr = 33.543 ... break
[15:30:28.446] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0941 < 35 for itrim = 109; old thr = 34.2708 ... break
[15:30:28.480] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2681 < 35 for itrim+1 = 90; old thr = 34.7606 ... break
[15:30:28.517] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2731 < 35 for itrim = 100; old thr = 34.5173 ... break
[15:30:28.538] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0631 < 35 for itrim+1 = 87; old thr = 34.783 ... break
[15:30:28.579] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4211 < 35 for itrim+1 = 105; old thr = 34.9331 ... break
[15:30:28.600] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7697 < 35 for itrim+1 = 122; old thr = 34.3757 ... break
[15:30:28.611] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0704 < 35 for itrim = 86; old thr = 32.5045 ... break
[15:30:28.641] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8481 < 35 for itrim+1 = 105; old thr = 34.5169 ... break
[15:30:28.669] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2936 < 35 for itrim = 104; old thr = 33.9709 ... break
[15:30:28.701] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8064 < 35 for itrim = 96; old thr = 33.6715 ... break
[15:30:28.742] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2628 < 35 for itrim = 106; old thr = 34.3888 ... break
[15:30:28.776] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.523 < 35 for itrim+1 = 101; old thr = 34.8136 ... break
[15:30:28.810] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.508 < 35 for itrim+1 = 99; old thr = 34.7315 ... break
[15:30:28.885] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:30:28.895] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:28.895] <TB2>     INFO:     run 1 of 1
[15:30:28.896] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:29.238] <TB2>     INFO: Expecting 5025280 events.
[15:31:04.846] <TB2>     INFO: 871776 events read in total (34893ms).
[15:31:39.523] <TB2>     INFO: 1742384 events read in total (69570ms).
[15:32:14.206] <TB2>     INFO: 2613416 events read in total (104253ms).
[15:32:48.161] <TB2>     INFO: 3474352 events read in total (138208ms).
[15:33:22.043] <TB2>     INFO: 4331248 events read in total (172091ms).
[15:33:50.355] <TB2>     INFO: 5025280 events read in total (200402ms).
[15:33:50.424] <TB2>     INFO: Test took 201529ms.
[15:33:50.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:50.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:52.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:54.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:55.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:57.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:58.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:00.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:01.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:03.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:04.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:06.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:08.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:09.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:11.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:12.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:14.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:15.978] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243486720
[15:34:15.979] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.922363 .. 77.466402
[15:34:16.053] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 87 (-1/-1) hits flags = 528 (plus default)
[15:34:16.063] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:16.063] <TB2>     INFO:     run 1 of 1
[15:34:16.063] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:16.407] <TB2>     INFO: Expecting 2629120 events.
[15:34:52.151] <TB2>     INFO: 951464 events read in total (35029ms).
[15:35:28.440] <TB2>     INFO: 1901416 events read in total (71318ms).
[15:35:56.516] <TB2>     INFO: 2629120 events read in total (99394ms).
[15:35:56.550] <TB2>     INFO: Test took 100488ms.
[15:35:56.630] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:56.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:58.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:59.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:00.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:01.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:02.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:04.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:05.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:06.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:07.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:09.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:10.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:11.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:12.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:13.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:15.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:16.400] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284258304
[15:36:16.483] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.660876 .. 64.819330
[15:36:16.557] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 74 (-1/-1) hits flags = 528 (plus default)
[15:36:16.567] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:36:16.567] <TB2>     INFO:     run 1 of 1
[15:36:16.567] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:36:16.909] <TB2>     INFO: Expecting 2296320 events.
[15:36:55.020] <TB2>     INFO: 1012152 events read in total (37396ms).
[15:37:32.328] <TB2>     INFO: 2023440 events read in total (74704ms).
[15:37:42.789] <TB2>     INFO: 2296320 events read in total (85165ms).
[15:37:42.813] <TB2>     INFO: Test took 86247ms.
[15:37:42.873] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:42.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:44.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:45.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:46.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:47.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:48.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:49.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:50.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:52.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:53.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:54.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:55.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:56.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:57.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:58.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:59.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:01.083] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274587648
[15:38:01.165] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.985013 .. 60.203956
[15:38:01.241] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:38:01.252] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:38:01.252] <TB2>     INFO:     run 1 of 1
[15:38:01.252] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:01.601] <TB2>     INFO: Expecting 2063360 events.
[15:38:38.806] <TB2>     INFO: 1012016 events read in total (36490ms).
[15:39:16.617] <TB2>     INFO: 2023504 events read in total (74303ms).
[15:39:18.504] <TB2>     INFO: 2063360 events read in total (76189ms).
[15:39:18.538] <TB2>     INFO: Test took 77287ms.
[15:39:18.600] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:18.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:19.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:21.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:22.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:23.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:24.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:25.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:26.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:27.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:28.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:29.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:31.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:32.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:33.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:34.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:35.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:36.604] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411439104
[15:39:36.685] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.364663 .. 59.809377
[15:39:36.762] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 69 (-1/-1) hits flags = 528 (plus default)
[15:39:36.772] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:39:36.773] <TB2>     INFO:     run 1 of 1
[15:39:36.773] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:37.125] <TB2>     INFO: Expecting 1930240 events.
[15:40:14.645] <TB2>     INFO: 997592 events read in total (36805ms).
[15:40:49.615] <TB2>     INFO: 1930240 events read in total (71775ms).
[15:40:49.639] <TB2>     INFO: Test took 72866ms.
[15:40:49.694] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:49.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:50.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:51.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:53.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:54.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:55.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:56.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:57.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:58.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:59.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:00.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:01.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:03.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:04.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:05.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:06.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:07.467] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411570176
[15:41:07.564] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:41:07.564] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:41:07.580] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:07.580] <TB2>     INFO:     run 1 of 1
[15:41:07.580] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:07.970] <TB2>     INFO: Expecting 1364480 events.
[15:41:46.984] <TB2>     INFO: 1075728 events read in total (38300ms).
[15:41:57.787] <TB2>     INFO: 1364480 events read in total (49103ms).
[15:41:57.804] <TB2>     INFO: Test took 50225ms.
[15:41:57.838] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:57.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:58.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:59.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:00.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:01.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:02.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:04.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:05.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:06.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:07.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:08.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:09.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:10.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:11.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:12.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:13.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:14.558] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424542208
[15:42:14.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[15:42:14.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[15:42:14.605] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[15:42:14.606] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[15:42:14.606] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[15:42:14.607] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[15:42:14.608] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[15:42:14.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[15:42:14.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[15:42:14.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[15:42:14.611] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[15:42:14.611] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[15:42:14.612] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[15:42:14.613] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[15:42:14.613] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[15:42:14.614] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[15:42:14.614] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C0.dat
[15:42:14.626] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C1.dat
[15:42:14.634] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C2.dat
[15:42:14.643] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C3.dat
[15:42:14.651] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C4.dat
[15:42:14.663] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C5.dat
[15:42:14.671] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C6.dat
[15:42:14.679] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C7.dat
[15:42:14.688] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C8.dat
[15:42:14.697] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C9.dat
[15:42:14.705] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C10.dat
[15:42:14.714] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C11.dat
[15:42:14.722] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C12.dat
[15:42:14.736] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C13.dat
[15:42:14.745] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C14.dat
[15:42:14.752] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C15.dat
[15:42:14.760] <TB2>     INFO: PixTestTrim::trimTest() done
[15:42:14.760] <TB2>     INFO: vtrim:      95  99  92 109  90 100  87 105 122  86 105 104  96 106 101  99 
[15:42:14.760] <TB2>     INFO: vthrcomp:   92 101  90  96  97 110  92  97  83 106 102  99  91 103  90  93 
[15:42:14.760] <TB2>     INFO: vcal mean:  34.97  34.94  35.00  35.00  34.97  35.02  34.99  34.93  35.05  35.10  35.02  34.96  34.99  34.97  35.03  34.97 
[15:42:14.760] <TB2>     INFO: vcal RMS:    0.80   1.14   0.82   0.80   0.82   0.80   0.83   0.87   1.16   1.21   0.97   0.89   0.80   0.84   0.81   0.82 
[15:42:14.760] <TB2>     INFO: bits mean:   8.39  10.09   9.13   9.69   9.50   8.57   9.18   9.84   9.56   7.21   9.19   9.56   9.54   9.44   9.16   9.36 
[15:42:14.760] <TB2>     INFO: bits RMS:    2.85   2.52   2.65   2.62   2.87   2.58   2.54   2.64   2.63   3.03   2.67   2.67   2.42   2.72   2.53   2.55 
[15:42:14.774] <TB2>     INFO:    ----------------------------------------------------------------------
[15:42:14.774] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:42:14.774] <TB2>     INFO:    ----------------------------------------------------------------------
[15:42:14.776] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:42:14.777] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:42:14.788] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:42:14.789] <TB2>     INFO:     run 1 of 1
[15:42:14.790] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:15.144] <TB2>     INFO: Expecting 4160000 events.
[15:43:02.783] <TB2>     INFO: 1173765 events read in total (46923ms).
[15:43:48.816] <TB2>     INFO: 2335705 events read in total (92957ms).
[15:44:37.148] <TB2>     INFO: 3485720 events read in total (141288ms).
[15:45:04.259] <TB2>     INFO: 4160000 events read in total (168399ms).
[15:45:04.312] <TB2>     INFO: Test took 169522ms.
[15:45:04.426] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:04.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:06.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:08.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:10.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:12.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:14.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:16.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:18.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:20.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:22.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:24.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:26.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:28.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:30.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:32.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:34.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:36.173] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435908608
[15:45:36.174] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:45:36.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:45:36.247] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:45:36.258] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:36.258] <TB2>     INFO:     run 1 of 1
[15:45:36.258] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:36.605] <TB2>     INFO: Expecting 5324800 events.
[15:46:20.006] <TB2>     INFO: 1019530 events read in total (42687ms).
[15:47:02.665] <TB2>     INFO: 2033960 events read in total (85346ms).
[15:47:43.773] <TB2>     INFO: 3044585 events read in total (126454ms).
[15:48:26.312] <TB2>     INFO: 4050310 events read in total (168993ms).
[15:49:09.105] <TB2>     INFO: 5056300 events read in total (211786ms).
[15:49:20.749] <TB2>     INFO: 5324800 events read in total (223430ms).
[15:49:20.830] <TB2>     INFO: Test took 224572ms.
[15:49:21.045] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:21.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:23.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:25.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:27.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:29.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:31.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:34.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:36.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:38.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:40.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:42.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:45.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:47.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:49.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:51.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:53.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:55.695] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408338432
[15:49:55.696] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:49:55.770] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:49:55.770] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 249 (-1/-1) hits flags = 528 (plus default)
[15:49:55.780] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:55.780] <TB2>     INFO:     run 1 of 1
[15:49:55.780] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:56.123] <TB2>     INFO: Expecting 5200000 events.
[15:50:39.000] <TB2>     INFO: 1027880 events read in total (43162ms).
[15:51:23.400] <TB2>     INFO: 2050865 events read in total (86563ms).
[15:52:05.724] <TB2>     INFO: 3068660 events read in total (128886ms).
[15:52:47.992] <TB2>     INFO: 4082100 events read in total (171154ms).
[15:53:30.924] <TB2>     INFO: 5096420 events read in total (214086ms).
[15:53:35.636] <TB2>     INFO: 5200000 events read in total (218798ms).
[15:53:35.708] <TB2>     INFO: Test took 219928ms.
[15:53:35.903] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:36.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:38.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:40.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:42.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:44.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:46.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:48.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:50.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:53.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:55.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:57.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:59.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:01.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:03.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:06.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:08.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:10.296] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391610368
[15:54:10.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:54:10.372] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:54:10.372] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 249 (-1/-1) hits flags = 528 (plus default)
[15:54:10.383] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:54:10.383] <TB2>     INFO:     run 1 of 1
[15:54:10.383] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:10.733] <TB2>     INFO: Expecting 5200000 events.
[15:54:54.431] <TB2>     INFO: 1027425 events read in total (42984ms).
[15:55:36.843] <TB2>     INFO: 2050035 events read in total (85396ms).
[15:56:19.675] <TB2>     INFO: 3067965 events read in total (128228ms).
[15:57:01.104] <TB2>     INFO: 4080955 events read in total (169657ms).
[15:57:43.857] <TB2>     INFO: 5095155 events read in total (212411ms).
[15:57:48.476] <TB2>     INFO: 5200000 events read in total (217029ms).
[15:57:48.549] <TB2>     INFO: Test took 218166ms.
[15:57:48.746] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:49.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:51.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:53.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:55.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:57.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:59.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:01.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:58:03.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:58:06.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:58:08.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:58:10.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:58:12.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:58:14.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:58:16.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:58:19.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:21.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:23.371] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445190144
[15:58:23.372] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:58:23.446] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:58:23.446] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 248 (-1/-1) hits flags = 528 (plus default)
[15:58:23.457] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:58:23.457] <TB2>     INFO:     run 1 of 1
[15:58:23.457] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:23.801] <TB2>     INFO: Expecting 5179200 events.
[15:59:07.283] <TB2>     INFO: 1028725 events read in total (42767ms).
[15:59:49.862] <TB2>     INFO: 2052640 events read in total (85346ms).
[16:00:32.741] <TB2>     INFO: 3071540 events read in total (128225ms).
[16:01:15.610] <TB2>     INFO: 4085910 events read in total (171094ms).
[16:01:58.462] <TB2>     INFO: 5101715 events read in total (213946ms).
[16:02:02.081] <TB2>     INFO: 5179200 events read in total (217565ms).
[16:02:02.147] <TB2>     INFO: Test took 218691ms.
[16:02:02.355] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:02.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:04.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:06.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:09.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:11.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:13.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:15.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:17.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:19.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:21.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:24.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:26.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:28.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:30.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:32.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:34.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:36.847] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453402624
[16:02:36.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.10303, thr difference RMS: 1.53693
[16:02:36.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.74825, thr difference RMS: 1.58004
[16:02:36.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.57795, thr difference RMS: 1.55966
[16:02:36.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.98173, thr difference RMS: 1.52777
[16:02:36.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.95866, thr difference RMS: 1.76971
[16:02:36.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4601, thr difference RMS: 1.20597
[16:02:36.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.95963, thr difference RMS: 1.47934
[16:02:36.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0507, thr difference RMS: 1.83454
[16:02:36.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.50739, thr difference RMS: 1.71783
[16:02:36.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.2888, thr difference RMS: 1.60387
[16:02:36.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.4135, thr difference RMS: 1.27944
[16:02:36.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.7102, thr difference RMS: 1.41023
[16:02:36.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.80933, thr difference RMS: 1.46614
[16:02:36.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3712, thr difference RMS: 1.304
[16:02:36.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.86058, thr difference RMS: 1.53575
[16:02:36.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.31715, thr difference RMS: 1.72934
[16:02:36.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.11192, thr difference RMS: 1.53652
[16:02:36.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.68915, thr difference RMS: 1.56784
[16:02:36.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.61489, thr difference RMS: 1.5436
[16:02:36.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.88151, thr difference RMS: 1.5341
[16:02:36.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.91312, thr difference RMS: 1.77462
[16:02:36.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5034, thr difference RMS: 1.19577
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.0129, thr difference RMS: 1.47308
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0106, thr difference RMS: 1.8107
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.42639, thr difference RMS: 1.70843
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.3005, thr difference RMS: 1.58478
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.3732, thr difference RMS: 1.28746
[16:02:36.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.6992, thr difference RMS: 1.40695
[16:02:36.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.80947, thr difference RMS: 1.44499
[16:02:36.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3642, thr difference RMS: 1.29608
[16:02:36.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.75198, thr difference RMS: 1.54202
[16:02:36.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.41474, thr difference RMS: 1.72801
[16:02:36.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.17874, thr difference RMS: 1.55515
[16:02:36.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.70563, thr difference RMS: 1.56393
[16:02:36.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.77723, thr difference RMS: 1.54275
[16:02:36.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.91466, thr difference RMS: 1.53898
[16:02:36.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.00206, thr difference RMS: 1.76646
[16:02:36.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.6344, thr difference RMS: 1.189
[16:02:36.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1129, thr difference RMS: 1.47393
[16:02:36.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0448, thr difference RMS: 1.79672
[16:02:36.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.49365, thr difference RMS: 1.69362
[16:02:36.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.4451, thr difference RMS: 1.61339
[16:02:36.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.3341, thr difference RMS: 1.27735
[16:02:36.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.784, thr difference RMS: 1.41645
[16:02:36.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.02219, thr difference RMS: 1.43686
[16:02:36.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3814, thr difference RMS: 1.29516
[16:02:36.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.76377, thr difference RMS: 1.52156
[16:02:36.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.53137, thr difference RMS: 1.72712
[16:02:36.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.2458, thr difference RMS: 1.55267
[16:02:36.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.74385, thr difference RMS: 1.58938
[16:02:36.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.93483, thr difference RMS: 1.53038
[16:02:36.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.87431, thr difference RMS: 1.52176
[16:02:36.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.06263, thr difference RMS: 1.7721
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.6097, thr difference RMS: 1.19917
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.2198, thr difference RMS: 1.44792
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.1553, thr difference RMS: 1.83346
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.5298, thr difference RMS: 1.73241
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.5575, thr difference RMS: 1.629
[16:02:36.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.2352, thr difference RMS: 1.26853
[16:02:36.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.845, thr difference RMS: 1.39007
[16:02:36.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.20242, thr difference RMS: 1.44234
[16:02:36.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.4528, thr difference RMS: 1.30012
[16:02:36.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.73636, thr difference RMS: 1.54302
[16:02:36.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.63769, thr difference RMS: 1.71162
[16:02:36.972] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:02:36.976] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2458 seconds
[16:02:36.976] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:02:37.686] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:02:37.686] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:02:37.688] <TB2>     INFO: ######################################################################
[16:02:37.688] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:02:37.688] <TB2>     INFO: ######################################################################
[16:02:37.689] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:37.689] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:02:37.689] <TB2>     INFO:    ----------------------------------------------------------------------
[16:02:37.689] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:02:37.699] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:02:37.699] <TB2>     INFO:     run 1 of 1
[16:02:37.699] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:38.052] <TB2>     INFO: Expecting 59072000 events.
[16:03:06.950] <TB2>     INFO: 1072400 events read in total (28181ms).
[16:03:35.088] <TB2>     INFO: 2140600 events read in total (56319ms).
[16:04:03.300] <TB2>     INFO: 3209000 events read in total (84531ms).
[16:04:31.482] <TB2>     INFO: 4281800 events read in total (112713ms).
[16:04:59.603] <TB2>     INFO: 5350400 events read in total (140834ms).
[16:05:27.792] <TB2>     INFO: 6421200 events read in total (169023ms).
[16:05:55.004] <TB2>     INFO: 7492200 events read in total (197235ms).
[16:06:24.168] <TB2>     INFO: 8561000 events read in total (225399ms).
[16:06:52.275] <TB2>     INFO: 9631200 events read in total (253506ms).
[16:07:20.583] <TB2>     INFO: 10702200 events read in total (281814ms).
[16:07:48.855] <TB2>     INFO: 11769800 events read in total (310086ms).
[16:08:17.077] <TB2>     INFO: 12840800 events read in total (338308ms).
[16:08:45.297] <TB2>     INFO: 13911200 events read in total (366528ms).
[16:09:13.388] <TB2>     INFO: 14980400 events read in total (394619ms).
[16:09:41.589] <TB2>     INFO: 16053200 events read in total (422820ms).
[16:10:09.772] <TB2>     INFO: 17122200 events read in total (451003ms).
[16:10:37.914] <TB2>     INFO: 18190200 events read in total (479145ms).
[16:11:06.288] <TB2>     INFO: 19262800 events read in total (507519ms).
[16:11:34.475] <TB2>     INFO: 20331600 events read in total (535706ms).
[16:12:02.731] <TB2>     INFO: 21402200 events read in total (563962ms).
[16:12:30.991] <TB2>     INFO: 22473600 events read in total (592222ms).
[16:12:59.228] <TB2>     INFO: 23542000 events read in total (620459ms).
[16:13:27.486] <TB2>     INFO: 24612800 events read in total (648717ms).
[16:13:55.663] <TB2>     INFO: 25683000 events read in total (676894ms).
[16:14:23.953] <TB2>     INFO: 26751800 events read in total (705184ms).
[16:14:52.191] <TB2>     INFO: 27823400 events read in total (733422ms).
[16:15:20.425] <TB2>     INFO: 28893000 events read in total (761656ms).
[16:15:48.540] <TB2>     INFO: 29961600 events read in total (789771ms).
[16:16:16.765] <TB2>     INFO: 31034400 events read in total (817996ms).
[16:16:44.004] <TB2>     INFO: 32103400 events read in total (846235ms).
[16:17:13.096] <TB2>     INFO: 33173400 events read in total (874327ms).
[16:17:41.287] <TB2>     INFO: 34244800 events read in total (902518ms).
[16:18:09.383] <TB2>     INFO: 35313400 events read in total (930614ms).
[16:18:37.586] <TB2>     INFO: 36383000 events read in total (958817ms).
[16:19:05.809] <TB2>     INFO: 37454600 events read in total (987040ms).
[16:19:33.946] <TB2>     INFO: 38523400 events read in total (1015177ms).
[16:20:02.291] <TB2>     INFO: 39595800 events read in total (1043522ms).
[16:20:30.490] <TB2>     INFO: 40665200 events read in total (1071721ms).
[16:20:58.719] <TB2>     INFO: 41733600 events read in total (1099950ms).
[16:21:26.890] <TB2>     INFO: 42806600 events read in total (1128121ms).
[16:21:55.076] <TB2>     INFO: 43875400 events read in total (1156307ms).
[16:22:23.286] <TB2>     INFO: 44944000 events read in total (1184517ms).
[16:22:51.461] <TB2>     INFO: 46015400 events read in total (1212692ms).
[16:23:19.631] <TB2>     INFO: 47084000 events read in total (1240862ms).
[16:23:47.961] <TB2>     INFO: 48152800 events read in total (1269192ms).
[16:24:16.025] <TB2>     INFO: 49225200 events read in total (1297256ms).
[16:24:44.074] <TB2>     INFO: 50293600 events read in total (1325305ms).
[16:25:12.276] <TB2>     INFO: 51362000 events read in total (1353507ms).
[16:25:40.263] <TB2>     INFO: 52434400 events read in total (1381494ms).
[16:26:08.060] <TB2>     INFO: 53502800 events read in total (1409291ms).
[16:26:36.032] <TB2>     INFO: 54573200 events read in total (1437263ms).
[16:27:04.031] <TB2>     INFO: 55644200 events read in total (1465262ms).
[16:27:32.126] <TB2>     INFO: 56712000 events read in total (1493357ms).
[16:28:00.093] <TB2>     INFO: 57781000 events read in total (1521324ms).
[16:28:28.132] <TB2>     INFO: 58853000 events read in total (1549363ms).
[16:28:34.225] <TB2>     INFO: 59072000 events read in total (1555456ms).
[16:28:34.245] <TB2>     INFO: Test took 1556546ms.
[16:28:34.303] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:34.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:34.433] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:35.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:35.656] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:36.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:36.884] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:38.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:38.092] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:39.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:39.341] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:40.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:40.566] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:41.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:41.788] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:43.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:43.007] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:44.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:44.217] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:45.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:45.449] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:46.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:46.684] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:47.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:47.860] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:49.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:49.041] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:50.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:50.210] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:51.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:51.392] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:52.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:52.564] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:53.730] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499724288
[16:28:53.759] <TB2>     INFO: PixTestScurves::scurves() done 
[16:28:53.759] <TB2>     INFO: Vcal mean:  35.09  35.03  35.13  35.06  35.08  35.13  35.13  35.11  35.26  35.30  35.16  35.08  35.08  35.06  35.15  35.13 
[16:28:53.759] <TB2>     INFO: Vcal RMS:    0.67   1.04   0.67   0.67   0.69   0.66   0.70   0.75   1.10   1.36   0.86   0.77   0.65   0.72   0.68   0.68 
[16:28:53.759] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:28:53.831] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:28:53.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:28:53.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:28:53.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:28:53.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:28:53.831] <TB2>     INFO: ######################################################################
[16:28:53.831] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:28:53.831] <TB2>     INFO: ######################################################################
[16:28:53.834] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:54.181] <TB2>     INFO: Expecting 41600 events.
[16:28:58.282] <TB2>     INFO: 41600 events read in total (3381ms).
[16:28:58.283] <TB2>     INFO: Test took 4448ms.
[16:28:58.291] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:58.291] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:28:58.291] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:28:58.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 32, 12] has eff 0/10
[16:28:58.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 32, 12]
[16:28:58.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 34, 27] has eff 0/10
[16:28:58.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 34, 27]
[16:28:58.299] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[16:28:58.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:28:58.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:28:58.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:28:58.638] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:28:58.989] <TB2>     INFO: Expecting 41600 events.
[16:29:03.113] <TB2>     INFO: 41600 events read in total (3409ms).
[16:29:03.113] <TB2>     INFO: Test took 4475ms.
[16:29:03.121] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:03.121] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:29:03.121] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.204
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.122
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 174
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.071
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.042
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 195
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.856
[16:29:03.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.069
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.785
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.552
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 187
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.93
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.714
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.853
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:29:03.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.471
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.74
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 193
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.502
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 165
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.235
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.11
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:29:03.128] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:29:03.212] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:29:03.557] <TB2>     INFO: Expecting 41600 events.
[16:29:07.687] <TB2>     INFO: 41600 events read in total (3415ms).
[16:29:07.688] <TB2>     INFO: Test took 4476ms.
[16:29:07.695] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:07.695] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:29:07.695] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:29:07.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 11
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.2829
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 92
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5745
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 76
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.1129
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 95
[16:29:07.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.9844
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 95
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7668
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 90
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0185
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6852
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1071
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 89
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1172
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2587
[16:29:07.701] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 63
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8144
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 72
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.7125
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 54
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8912
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 87
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.4817
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 53
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1276
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 88
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8149
[16:29:07.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 65
[16:29:07.704] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[16:29:08.107] <TB2>     INFO: Expecting 2560 events.
[16:29:09.067] <TB2>     INFO: 2560 events read in total (245ms).
[16:29:09.067] <TB2>     INFO: Test took 1363ms.
[16:29:09.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:09.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[16:29:09.575] <TB2>     INFO: Expecting 2560 events.
[16:29:10.534] <TB2>     INFO: 2560 events read in total (244ms).
[16:29:10.534] <TB2>     INFO: Test took 1466ms.
[16:29:10.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:10.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[16:29:11.042] <TB2>     INFO: Expecting 2560 events.
[16:29:11.000] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:11.000] <TB2>     INFO: Test took 1465ms.
[16:29:11.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:11.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[16:29:12.508] <TB2>     INFO: Expecting 2560 events.
[16:29:13.465] <TB2>     INFO: 2560 events read in total (242ms).
[16:29:13.466] <TB2>     INFO: Test took 1465ms.
[16:29:13.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:13.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 4 4
[16:29:13.973] <TB2>     INFO: Expecting 2560 events.
[16:29:14.931] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:14.932] <TB2>     INFO: Test took 1465ms.
[16:29:14.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:14.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[16:29:15.442] <TB2>     INFO: Expecting 2560 events.
[16:29:16.400] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:16.400] <TB2>     INFO: Test took 1468ms.
[16:29:16.400] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:16.401] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[16:29:16.908] <TB2>     INFO: Expecting 2560 events.
[16:29:17.866] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:17.867] <TB2>     INFO: Test took 1466ms.
[16:29:17.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:17.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[16:29:18.374] <TB2>     INFO: Expecting 2560 events.
[16:29:19.333] <TB2>     INFO: 2560 events read in total (244ms).
[16:29:19.334] <TB2>     INFO: Test took 1467ms.
[16:29:19.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:19.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[16:29:19.841] <TB2>     INFO: Expecting 2560 events.
[16:29:20.802] <TB2>     INFO: 2560 events read in total (246ms).
[16:29:20.802] <TB2>     INFO: Test took 1468ms.
[16:29:20.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:20.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[16:29:21.310] <TB2>     INFO: Expecting 2560 events.
[16:29:22.268] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:22.268] <TB2>     INFO: Test took 1465ms.
[16:29:22.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:22.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 10 10
[16:29:22.775] <TB2>     INFO: Expecting 2560 events.
[16:29:23.734] <TB2>     INFO: 2560 events read in total (244ms).
[16:29:23.734] <TB2>     INFO: Test took 1466ms.
[16:29:23.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:23.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 11 11
[16:29:24.242] <TB2>     INFO: Expecting 2560 events.
[16:29:25.200] <TB2>     INFO: 2560 events read in total (243ms).
[16:29:25.201] <TB2>     INFO: Test took 1466ms.
[16:29:25.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:25.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[16:29:25.709] <TB2>     INFO: Expecting 2560 events.
[16:29:26.667] <TB2>     INFO: 2560 events read in total (244ms).
[16:29:26.667] <TB2>     INFO: Test took 1466ms.
[16:29:26.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:26.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[16:29:27.176] <TB2>     INFO: Expecting 2560 events.
[16:29:28.134] <TB2>     INFO: 2560 events read in total (244ms).
[16:29:28.135] <TB2>     INFO: Test took 1468ms.
[16:29:28.135] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:28.135] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[16:29:28.643] <TB2>     INFO: Expecting 2560 events.
[16:29:29.603] <TB2>     INFO: 2560 events read in total (245ms).
[16:29:29.603] <TB2>     INFO: Test took 1468ms.
[16:29:29.603] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:29.603] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 15 15
[16:29:30.111] <TB2>     INFO: Expecting 2560 events.
[16:29:31.071] <TB2>     INFO: 2560 events read in total (245ms).
[16:29:31.071] <TB2>     INFO: Test took 1468ms.
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:29:31.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC8
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC9
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:29:31.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[16:29:31.076] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:29:31.581] <TB2>     INFO: Expecting 655360 events.
[16:29:43.277] <TB2>     INFO: 655360 events read in total (10982ms).
[16:29:43.289] <TB2>     INFO: Expecting 655360 events.
[16:29:54.856] <TB2>     INFO: 655360 events read in total (11012ms).
[16:29:54.872] <TB2>     INFO: Expecting 655360 events.
[16:30:06.408] <TB2>     INFO: 655360 events read in total (10987ms).
[16:30:06.428] <TB2>     INFO: Expecting 655360 events.
[16:30:17.951] <TB2>     INFO: 655360 events read in total (10977ms).
[16:30:17.976] <TB2>     INFO: Expecting 655360 events.
[16:30:29.468] <TB2>     INFO: 655360 events read in total (10957ms).
[16:30:29.498] <TB2>     INFO: Expecting 655360 events.
[16:30:41.008] <TB2>     INFO: 655360 events read in total (10974ms).
[16:30:41.043] <TB2>     INFO: Expecting 655360 events.
[16:30:52.583] <TB2>     INFO: 655360 events read in total (11009ms).
[16:30:52.623] <TB2>     INFO: Expecting 655360 events.
[16:31:04.124] <TB2>     INFO: 655360 events read in total (10974ms).
[16:31:04.168] <TB2>     INFO: Expecting 655360 events.
[16:31:15.708] <TB2>     INFO: 655360 events read in total (11013ms).
[16:31:15.763] <TB2>     INFO: Expecting 655360 events.
[16:31:27.371] <TB2>     INFO: 655360 events read in total (11082ms).
[16:31:27.430] <TB2>     INFO: Expecting 655360 events.
[16:31:39.048] <TB2>     INFO: 655360 events read in total (11091ms).
[16:31:39.106] <TB2>     INFO: Expecting 655360 events.
[16:31:50.695] <TB2>     INFO: 655360 events read in total (11062ms).
[16:31:50.764] <TB2>     INFO: Expecting 655360 events.
[16:32:02.374] <TB2>     INFO: 655360 events read in total (11083ms).
[16:32:02.449] <TB2>     INFO: Expecting 655360 events.
[16:32:13.003] <TB2>     INFO: 655360 events read in total (11028ms).
[16:32:14.074] <TB2>     INFO: Expecting 655360 events.
[16:32:25.658] <TB2>     INFO: 655360 events read in total (11058ms).
[16:32:25.744] <TB2>     INFO: Expecting 655360 events.
[16:32:37.336] <TB2>     INFO: 655360 events read in total (11065ms).
[16:32:37.431] <TB2>     INFO: Test took 186355ms.
[16:32:37.528] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:37.835] <TB2>     INFO: Expecting 655360 events.
[16:32:49.581] <TB2>     INFO: 655360 events read in total (11031ms).
[16:32:49.591] <TB2>     INFO: Expecting 655360 events.
[16:33:01.159] <TB2>     INFO: 655360 events read in total (11016ms).
[16:33:01.175] <TB2>     INFO: Expecting 655360 events.
[16:33:12.729] <TB2>     INFO: 655360 events read in total (11004ms).
[16:33:12.749] <TB2>     INFO: Expecting 655360 events.
[16:33:24.380] <TB2>     INFO: 655360 events read in total (11078ms).
[16:33:24.405] <TB2>     INFO: Expecting 655360 events.
[16:33:36.016] <TB2>     INFO: 655360 events read in total (11069ms).
[16:33:36.047] <TB2>     INFO: Expecting 655360 events.
[16:33:47.618] <TB2>     INFO: 655360 events read in total (11036ms).
[16:33:47.653] <TB2>     INFO: Expecting 655360 events.
[16:33:59.217] <TB2>     INFO: 655360 events read in total (11026ms).
[16:33:59.260] <TB2>     INFO: Expecting 655360 events.
[16:34:10.784] <TB2>     INFO: 655360 events read in total (10997ms).
[16:34:10.834] <TB2>     INFO: Expecting 655360 events.
[16:34:22.323] <TB2>     INFO: 655360 events read in total (10962ms).
[16:34:22.373] <TB2>     INFO: Expecting 655360 events.
[16:34:33.864] <TB2>     INFO: 655360 events read in total (10965ms).
[16:34:33.917] <TB2>     INFO: Expecting 655360 events.
[16:34:45.328] <TB2>     INFO: 655360 events read in total (10880ms).
[16:34:45.394] <TB2>     INFO: Expecting 655360 events.
[16:34:56.856] <TB2>     INFO: 655360 events read in total (10935ms).
[16:34:56.933] <TB2>     INFO: Expecting 655360 events.
[16:35:08.366] <TB2>     INFO: 655360 events read in total (10906ms).
[16:35:08.443] <TB2>     INFO: Expecting 655360 events.
[16:35:20.070] <TB2>     INFO: 655360 events read in total (11101ms).
[16:35:20.143] <TB2>     INFO: Expecting 655360 events.
[16:35:31.790] <TB2>     INFO: 655360 events read in total (11120ms).
[16:35:31.868] <TB2>     INFO: Expecting 655360 events.
[16:35:43.498] <TB2>     INFO: 655360 events read in total (11104ms).
[16:35:43.580] <TB2>     INFO: Test took 186052ms.
[16:35:43.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:35:43.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:35:43.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:35:43.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:35:43.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:35:43.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:35:43.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:35:43.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:35:43.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:35:43.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:35:43.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:35:43.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:43.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:35:43.767] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.774] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.782] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:35:43.789] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:35:43.796] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:35:43.804] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.811] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:35:43.818] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.825] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.832] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.839] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.846] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.854] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.861] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.868] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.875] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.882] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:35:43.889] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.896] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:35:43.903] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:35:43.910] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.918] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.925] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:43.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:35:43.964] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[16:35:43.964] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[16:35:43.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[16:35:43.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[16:35:44.312] <TB2>     INFO: Expecting 41600 events.
[16:35:48.141] <TB2>     INFO: 41600 events read in total (3114ms).
[16:35:48.142] <TB2>     INFO: Test took 4172ms.
[16:35:48.788] <TB2>     INFO: Expecting 41600 events.
[16:35:52.600] <TB2>     INFO: 41600 events read in total (3097ms).
[16:35:52.601] <TB2>     INFO: Test took 4157ms.
[16:35:53.247] <TB2>     INFO: Expecting 41600 events.
[16:35:57.066] <TB2>     INFO: 41600 events read in total (3104ms).
[16:35:57.066] <TB2>     INFO: Test took 4163ms.
[16:35:57.370] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:57.501] <TB2>     INFO: Expecting 2560 events.
[16:35:58.458] <TB2>     INFO: 2560 events read in total (242ms).
[16:35:58.459] <TB2>     INFO: Test took 1089ms.
[16:35:58.461] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:58.967] <TB2>     INFO: Expecting 2560 events.
[16:35:59.925] <TB2>     INFO: 2560 events read in total (243ms).
[16:35:59.925] <TB2>     INFO: Test took 1464ms.
[16:35:59.927] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:00.434] <TB2>     INFO: Expecting 2560 events.
[16:36:01.392] <TB2>     INFO: 2560 events read in total (243ms).
[16:36:01.392] <TB2>     INFO: Test took 1465ms.
[16:36:01.395] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:01.902] <TB2>     INFO: Expecting 2560 events.
[16:36:02.860] <TB2>     INFO: 2560 events read in total (243ms).
[16:36:02.861] <TB2>     INFO: Test took 1466ms.
[16:36:02.863] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:03.369] <TB2>     INFO: Expecting 2560 events.
[16:36:04.325] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:04.326] <TB2>     INFO: Test took 1463ms.
[16:36:04.328] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:04.835] <TB2>     INFO: Expecting 2560 events.
[16:36:05.794] <TB2>     INFO: 2560 events read in total (244ms).
[16:36:05.795] <TB2>     INFO: Test took 1467ms.
[16:36:05.796] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:06.303] <TB2>     INFO: Expecting 2560 events.
[16:36:07.259] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:07.259] <TB2>     INFO: Test took 1463ms.
[16:36:07.260] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:07.767] <TB2>     INFO: Expecting 2560 events.
[16:36:08.724] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:08.724] <TB2>     INFO: Test took 1464ms.
[16:36:08.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:09.232] <TB2>     INFO: Expecting 2560 events.
[16:36:10.188] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:10.189] <TB2>     INFO: Test took 1463ms.
[16:36:10.191] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:10.697] <TB2>     INFO: Expecting 2560 events.
[16:36:11.654] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:11.654] <TB2>     INFO: Test took 1463ms.
[16:36:11.655] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:12.162] <TB2>     INFO: Expecting 2560 events.
[16:36:13.118] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:13.119] <TB2>     INFO: Test took 1464ms.
[16:36:13.121] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:13.627] <TB2>     INFO: Expecting 2560 events.
[16:36:14.584] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:14.584] <TB2>     INFO: Test took 1463ms.
[16:36:14.586] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:15.092] <TB2>     INFO: Expecting 2560 events.
[16:36:16.049] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:16.049] <TB2>     INFO: Test took 1463ms.
[16:36:16.052] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:16.557] <TB2>     INFO: Expecting 2560 events.
[16:36:17.514] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:17.514] <TB2>     INFO: Test took 1462ms.
[16:36:17.516] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:18.022] <TB2>     INFO: Expecting 2560 events.
[16:36:18.979] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:18.980] <TB2>     INFO: Test took 1464ms.
[16:36:18.982] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:19.488] <TB2>     INFO: Expecting 2560 events.
[16:36:20.446] <TB2>     INFO: 2560 events read in total (243ms).
[16:36:20.446] <TB2>     INFO: Test took 1464ms.
[16:36:20.448] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:20.955] <TB2>     INFO: Expecting 2560 events.
[16:36:21.910] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:21.911] <TB2>     INFO: Test took 1463ms.
[16:36:21.913] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:22.419] <TB2>     INFO: Expecting 2560 events.
[16:36:23.376] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:23.377] <TB2>     INFO: Test took 1464ms.
[16:36:23.379] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:23.885] <TB2>     INFO: Expecting 2560 events.
[16:36:24.842] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:24.842] <TB2>     INFO: Test took 1464ms.
[16:36:24.844] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:25.350] <TB2>     INFO: Expecting 2560 events.
[16:36:26.308] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:26.308] <TB2>     INFO: Test took 1464ms.
[16:36:26.310] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:26.816] <TB2>     INFO: Expecting 2560 events.
[16:36:27.773] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:27.774] <TB2>     INFO: Test took 1465ms.
[16:36:27.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:28.282] <TB2>     INFO: Expecting 2560 events.
[16:36:29.239] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:29.240] <TB2>     INFO: Test took 1465ms.
[16:36:29.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:29.748] <TB2>     INFO: Expecting 2560 events.
[16:36:30.706] <TB2>     INFO: 2560 events read in total (243ms).
[16:36:30.706] <TB2>     INFO: Test took 1465ms.
[16:36:30.708] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:31.214] <TB2>     INFO: Expecting 2560 events.
[16:36:32.171] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:32.171] <TB2>     INFO: Test took 1463ms.
[16:36:32.173] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:32.679] <TB2>     INFO: Expecting 2560 events.
[16:36:33.636] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:33.637] <TB2>     INFO: Test took 1464ms.
[16:36:33.639] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:34.145] <TB2>     INFO: Expecting 2560 events.
[16:36:35.102] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:35.103] <TB2>     INFO: Test took 1464ms.
[16:36:35.105] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:35.611] <TB2>     INFO: Expecting 2560 events.
[16:36:36.568] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:36.568] <TB2>     INFO: Test took 1463ms.
[16:36:36.570] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:37.076] <TB2>     INFO: Expecting 2560 events.
[16:36:38.033] <TB2>     INFO: 2560 events read in total (241ms).
[16:36:38.033] <TB2>     INFO: Test took 1463ms.
[16:36:38.036] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:38.542] <TB2>     INFO: Expecting 2560 events.
[16:36:39.498] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:39.499] <TB2>     INFO: Test took 1464ms.
[16:36:39.500] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:40.007] <TB2>     INFO: Expecting 2560 events.
[16:36:40.964] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:40.965] <TB2>     INFO: Test took 1465ms.
[16:36:40.966] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:41.472] <TB2>     INFO: Expecting 2560 events.
[16:36:42.429] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:42.430] <TB2>     INFO: Test took 1464ms.
[16:36:42.433] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:42.938] <TB2>     INFO: Expecting 2560 events.
[16:36:43.895] <TB2>     INFO: 2560 events read in total (242ms).
[16:36:43.895] <TB2>     INFO: Test took 1463ms.
[16:36:44.908] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:36:44.908] <TB2>     INFO: PH scale (per ROC):    75  75  71  80  77  80  71  74  72  72  75  79  80  74  76  80
[16:36:44.908] <TB2>     INFO: PH offset (per ROC):  160 176 160 157 163 170 167 163 179 186 177 191 163 193 163 179
[16:36:45.092] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:36:45.095] <TB2>     INFO: ######################################################################
[16:36:45.096] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:36:45.096] <TB2>     INFO: ######################################################################
[16:36:45.096] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:36:45.107] <TB2>     INFO: scanning low vcal = 10
[16:36:45.451] <TB2>     INFO: Expecting 41600 events.
[16:36:49.162] <TB2>     INFO: 41600 events read in total (2998ms).
[16:36:49.163] <TB2>     INFO: Test took 4056ms.
[16:36:49.165] <TB2>     INFO: scanning low vcal = 20
[16:36:49.671] <TB2>     INFO: Expecting 41600 events.
[16:36:53.386] <TB2>     INFO: 41600 events read in total (3000ms).
[16:36:53.387] <TB2>     INFO: Test took 4222ms.
[16:36:53.389] <TB2>     INFO: scanning low vcal = 30
[16:36:53.896] <TB2>     INFO: Expecting 41600 events.
[16:36:57.643] <TB2>     INFO: 41600 events read in total (3033ms).
[16:36:57.644] <TB2>     INFO: Test took 4255ms.
[16:36:57.646] <TB2>     INFO: scanning low vcal = 40
[16:36:58.145] <TB2>     INFO: Expecting 41600 events.
[16:37:02.405] <TB2>     INFO: 41600 events read in total (3545ms).
[16:37:02.406] <TB2>     INFO: Test took 4760ms.
[16:37:02.409] <TB2>     INFO: scanning low vcal = 50
[16:37:02.825] <TB2>     INFO: Expecting 41600 events.
[16:37:07.074] <TB2>     INFO: 41600 events read in total (3534ms).
[16:37:07.075] <TB2>     INFO: Test took 4666ms.
[16:37:07.078] <TB2>     INFO: scanning low vcal = 60
[16:37:07.495] <TB2>     INFO: Expecting 41600 events.
[16:37:11.757] <TB2>     INFO: 41600 events read in total (3547ms).
[16:37:11.758] <TB2>     INFO: Test took 4680ms.
[16:37:11.760] <TB2>     INFO: scanning low vcal = 70
[16:37:12.174] <TB2>     INFO: Expecting 41600 events.
[16:37:16.385] <TB2>     INFO: 41600 events read in total (3496ms).
[16:37:16.385] <TB2>     INFO: Test took 4625ms.
[16:37:16.388] <TB2>     INFO: scanning low vcal = 80
[16:37:16.808] <TB2>     INFO: Expecting 41600 events.
[16:37:21.048] <TB2>     INFO: 41600 events read in total (3525ms).
[16:37:21.049] <TB2>     INFO: Test took 4660ms.
[16:37:21.054] <TB2>     INFO: scanning low vcal = 90
[16:37:21.463] <TB2>     INFO: Expecting 41600 events.
[16:37:25.693] <TB2>     INFO: 41600 events read in total (3515ms).
[16:37:25.693] <TB2>     INFO: Test took 4639ms.
[16:37:25.697] <TB2>     INFO: scanning low vcal = 100
[16:37:26.110] <TB2>     INFO: Expecting 41600 events.
[16:37:30.466] <TB2>     INFO: 41600 events read in total (3641ms).
[16:37:30.467] <TB2>     INFO: Test took 4770ms.
[16:37:30.471] <TB2>     INFO: scanning low vcal = 110
[16:37:30.888] <TB2>     INFO: Expecting 41600 events.
[16:37:35.097] <TB2>     INFO: 41600 events read in total (3494ms).
[16:37:35.098] <TB2>     INFO: Test took 4627ms.
[16:37:35.101] <TB2>     INFO: scanning low vcal = 120
[16:37:35.521] <TB2>     INFO: Expecting 41600 events.
[16:37:39.797] <TB2>     INFO: 41600 events read in total (3561ms).
[16:37:39.798] <TB2>     INFO: Test took 4696ms.
[16:37:39.801] <TB2>     INFO: scanning low vcal = 130
[16:37:40.218] <TB2>     INFO: Expecting 41600 events.
[16:37:44.492] <TB2>     INFO: 41600 events read in total (3559ms).
[16:37:44.492] <TB2>     INFO: Test took 4691ms.
[16:37:44.495] <TB2>     INFO: scanning low vcal = 140
[16:37:44.912] <TB2>     INFO: Expecting 41600 events.
[16:37:49.206] <TB2>     INFO: 41600 events read in total (3579ms).
[16:37:49.207] <TB2>     INFO: Test took 4712ms.
[16:37:49.210] <TB2>     INFO: scanning low vcal = 150
[16:37:49.623] <TB2>     INFO: Expecting 41600 events.
[16:37:53.900] <TB2>     INFO: 41600 events read in total (3562ms).
[16:37:53.901] <TB2>     INFO: Test took 4691ms.
[16:37:53.904] <TB2>     INFO: scanning low vcal = 160
[16:37:54.320] <TB2>     INFO: Expecting 41600 events.
[16:37:58.601] <TB2>     INFO: 41600 events read in total (3566ms).
[16:37:58.601] <TB2>     INFO: Test took 4697ms.
[16:37:58.604] <TB2>     INFO: scanning low vcal = 170
[16:37:59.021] <TB2>     INFO: Expecting 41600 events.
[16:38:03.297] <TB2>     INFO: 41600 events read in total (3561ms).
[16:38:03.298] <TB2>     INFO: Test took 4694ms.
[16:38:03.302] <TB2>     INFO: scanning low vcal = 180
[16:38:03.722] <TB2>     INFO: Expecting 41600 events.
[16:38:07.979] <TB2>     INFO: 41600 events read in total (3543ms).
[16:38:07.980] <TB2>     INFO: Test took 4678ms.
[16:38:07.983] <TB2>     INFO: scanning low vcal = 190
[16:38:08.398] <TB2>     INFO: Expecting 41600 events.
[16:38:12.662] <TB2>     INFO: 41600 events read in total (3549ms).
[16:38:12.662] <TB2>     INFO: Test took 4679ms.
[16:38:12.665] <TB2>     INFO: scanning low vcal = 200
[16:38:13.079] <TB2>     INFO: Expecting 41600 events.
[16:38:17.343] <TB2>     INFO: 41600 events read in total (3549ms).
[16:38:17.343] <TB2>     INFO: Test took 4678ms.
[16:38:17.346] <TB2>     INFO: scanning low vcal = 210
[16:38:17.763] <TB2>     INFO: Expecting 41600 events.
[16:38:22.027] <TB2>     INFO: 41600 events read in total (3549ms).
[16:38:22.028] <TB2>     INFO: Test took 4682ms.
[16:38:22.031] <TB2>     INFO: scanning low vcal = 220
[16:38:22.445] <TB2>     INFO: Expecting 41600 events.
[16:38:26.708] <TB2>     INFO: 41600 events read in total (3548ms).
[16:38:26.709] <TB2>     INFO: Test took 4678ms.
[16:38:26.712] <TB2>     INFO: scanning low vcal = 230
[16:38:27.130] <TB2>     INFO: Expecting 41600 events.
[16:38:31.416] <TB2>     INFO: 41600 events read in total (3571ms).
[16:38:31.416] <TB2>     INFO: Test took 4704ms.
[16:38:31.419] <TB2>     INFO: scanning low vcal = 240
[16:38:31.836] <TB2>     INFO: Expecting 41600 events.
[16:38:36.118] <TB2>     INFO: 41600 events read in total (3567ms).
[16:38:36.118] <TB2>     INFO: Test took 4699ms.
[16:38:36.121] <TB2>     INFO: scanning low vcal = 250
[16:38:36.538] <TB2>     INFO: Expecting 41600 events.
[16:38:40.790] <TB2>     INFO: 41600 events read in total (3537ms).
[16:38:40.791] <TB2>     INFO: Test took 4670ms.
[16:38:40.795] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:38:41.212] <TB2>     INFO: Expecting 41600 events.
[16:38:45.474] <TB2>     INFO: 41600 events read in total (3547ms).
[16:38:45.475] <TB2>     INFO: Test took 4680ms.
[16:38:45.477] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:38:45.895] <TB2>     INFO: Expecting 41600 events.
[16:38:50.117] <TB2>     INFO: 41600 events read in total (3507ms).
[16:38:50.117] <TB2>     INFO: Test took 4640ms.
[16:38:50.120] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:38:50.537] <TB2>     INFO: Expecting 41600 events.
[16:38:54.754] <TB2>     INFO: 41600 events read in total (3502ms).
[16:38:54.755] <TB2>     INFO: Test took 4635ms.
[16:38:54.758] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:38:55.178] <TB2>     INFO: Expecting 41600 events.
[16:38:59.393] <TB2>     INFO: 41600 events read in total (3500ms).
[16:38:59.393] <TB2>     INFO: Test took 4635ms.
[16:38:59.396] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:38:59.816] <TB2>     INFO: Expecting 41600 events.
[16:39:04.035] <TB2>     INFO: 41600 events read in total (3504ms).
[16:39:04.035] <TB2>     INFO: Test took 4639ms.
[16:39:04.573] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:39:04.577] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:39:04.577] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:39:04.578] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:39:04.579] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:39:04.579] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:39:04.580] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:39:04.580] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:39:04.581] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:39:04.581] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:39:04.582] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:39:04.583] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:39:04.583] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:39:04.584] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:39:04.584] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:39:04.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:39:04.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:39:42.850] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:39:42.850] <TB2>     INFO: non-linearity mean:  0.956 0.964 0.958 0.956 0.951 0.956 0.962 0.954 0.950 0.956 0.959 0.956 0.958 0.952 0.959 0.954
[16:39:42.850] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.006 0.006 0.005 0.006 0.008 0.008 0.007 0.007 0.006 0.008 0.006 0.006
[16:39:42.850] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:39:42.873] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:39:42.895] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:39:42.918] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:39:42.941] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:39:42.963] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:39:42.986] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:39:43.008] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:39:43.031] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:39:43.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:39:43.076] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:39:43.098] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:39:43.121] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:39:43.143] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:39:43.166] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:39:43.188] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-15_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:39:43.211] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:39:43.211] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:39:43.218] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:39:43.218] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:39:43.221] <TB2>     INFO: ######################################################################
[16:39:43.221] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:39:43.221] <TB2>     INFO: ######################################################################
[16:39:43.224] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:39:43.233] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:43.233] <TB2>     INFO:     run 1 of 1
[16:39:43.233] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:43.575] <TB2>     INFO: Expecting 3120000 events.
[16:40:34.052] <TB2>     INFO: 1289730 events read in total (49762ms).
[16:41:23.982] <TB2>     INFO: 2579070 events read in total (99692ms).
[16:41:45.195] <TB2>     INFO: 3120000 events read in total (120905ms).
[16:41:45.228] <TB2>     INFO: Test took 121995ms.
[16:41:45.313] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:45.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:41:46.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:41:48.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:41:49.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:41:51.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:41:52.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:41:54.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:41:55.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:41:56.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:41:58.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:41:59.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:01.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:02.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:04.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:05.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:07.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:08.423] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403210240
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1167, RMS = 0.975504
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9418, RMS = 1.16871
[16:42:08.455] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 113.447, RMS = 1.18938
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 120
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 112.094, RMS = 1.13262
[16:42:08.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 118
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7132, RMS = 1.22151
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2733, RMS = 1.35351
[16:42:08.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3384, RMS = 1.27747
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.913, RMS = 1.3387
[16:42:08.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7597, RMS = 1.36198
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2526, RMS = 1.24628
[16:42:08.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.0902, RMS = 1.38725
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.4294, RMS = 1.56054
[16:42:08.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3357, RMS = 1.63
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2662, RMS = 1.79975
[16:42:08.462] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2098, RMS = 1.16919
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.537, RMS = 1.30733
[16:42:08.463] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.4704, RMS = 1.70612
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.6113, RMS = 1.65273
[16:42:08.464] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9641, RMS = 2.23613
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4618, RMS = 2.36755
[16:42:08.465] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0871, RMS = 1.99177
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9285, RMS = 1.83712
[16:42:08.467] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5505, RMS = 1.19042
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.597, RMS = 1.08722
[16:42:08.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.05, RMS = 1.44943
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4923, RMS = 1.85189
[16:42:08.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5921, RMS = 1.82192
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8568, RMS = 1.94751
[16:42:08.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5456, RMS = 1.42129
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4891, RMS = 2.22382
[16:42:08.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8593, RMS = 0.951423
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5231, RMS = 1.07229
[16:42:08.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:42:08.475] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[16:42:08.475] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1   17   23    5    0    0    0    0    0
[16:42:08.475] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:42:08.569] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:42:08.569] <TB2>     INFO: enter test to run
[16:42:08.569] <TB2>     INFO:   test:  no parameter change
[16:42:08.569] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[16:42:08.570] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[16:42:08.570] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:42:08.570] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:42:09.131] <TB2>    QUIET: Connection to board 141 closed.
[16:42:09.132] <TB2>     INFO: pXar: this is the end, my friend
[16:42:09.132] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
