/*
 * DTSi file for the NPCM750 SoC
 *
 * Copyright 2012 Tomer Maimon <tomer.maimon@nuvoton.com>
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/nuvoton,npcm7xx-clks.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&gic>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		enable-method = "nuvoton,npcm7xx-smp";

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			clocks = <&clk NPCM7XX_CLK_CPU>;
			clock-names = "clk_cpu";
			reg = <0>;
			next-level-cache = <&l2>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			clocks = <&clk NPCM7XX_CLK_CPU>;
			clock-names = "clk_cpu";
			reg = <1>;
			next-level-cache = <&l2>;
		};
	};

	gcr: gcr@f0800000 {
		compatible = "nuvoton,npcm750-gcr", "syscon",
			"simple-mfd";
		reg = <0xf0800000 0x1000>;
	};

	scu: scu@f03fe000 {
		compatible = "arm,cortex-a9-scu";
		reg = <0xf03fe000 0x1000>;
	};

	l2: cache-controller@f03fc000 {
		compatible = "arm,pl310-cache";
		reg = <0xf03fc000 0x1000>;
		interrupts = <0 21 4>;
		cache-unified;
		cache-level = <2>;
		clocks = <&clk NPCM7XX_CLK_AXI>;
	};

	gic: interrupt-controller@f03ff000 {
		compatible = "arm,cortex-a9-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xf03ff000 0x1000>,
		    <0xf03fe100 0x100>;
	};

	timer@f03fe600 {
		compatible = "arm,cortex-a9-twd-timer";
		reg = <0xf03fe600 0x20>;
		interrupts = <1 13 0x304>;
		clocks = <&clk NPCM7XX_CLK_TIMER>;
	};

	ahb {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		ranges = <0x80000000 0x80000000 0x40000000
			  0xc0000000 0xc0000000 0x00002000
			  0xc0008000 0xc0008000 0x00001000
			  0xe0800000 0xe0800000 0x00001000
			  0xe1000000 0xe1000000 0x00001000
			  0xe8000000 0xe8000000 0x08000000
			  /* APB start */
			  0xf0000000 0xf0000000 0x00005000
			  0xf0007000 0xf0007000 0x00005000
			  0xf0010000 0xf0010000 0x00008000
			  0xf0080000 0xf0080000 0x00010000
			  0xf009f000 0xf009f000 0x00001000
			  0xf0100000 0xf0100000 0x00005000
			  0xf0180000 0xf0180000 0x0000b000
			  0xf0200000 0xf0200000 0x00002000
			  /* APB end */
			  0xf0800000 0xf0800000 0x000fc000
			  0xf8000000 0xf8000000 0x02000000
			  0xfb000000 0xfb000000 0x00002000>;

		clk: clock-controller@f0801000 {
			compatible = "nuvoton,npcm750-clk";
			#clock-cells = <1>;
			reg = <0xf0801000 0x1000>;
			status = "okay";
		};

		/* external clock signal rg1refck, supplied by the phy */
		clk-rg1refck {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <125000000>;
		};

		/* external clock signal rg2refck, supplied by the phy */
		clk-rg2refck {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <125000000>;
		};

		clk-xin {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <50000000>;
		};

		apb {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			interrupt-parent = <&gic>;
			ranges = <0xf0000000 0xf0000000 0x00005000
				  0xf0007000 0xf0007000 0x00005000
				  0xf0010000 0xf0010000 0x00008000
				  0xf0080000 0xf0080000 0x00010000
				  0xf009f000 0xf009f000 0x00001000
				  0xf0100000 0xf0100000 0x00005000
				  0xf0180000 0xf0180000 0x0000b000
				  0xf0200000 0xf0200000 0x00002000>;

			timer0: timer@f0000000 {
				compatible = "nuvoton,npcm750-timer";
				interrupts = <0 32 4>;
				reg = <0xf0000000 0x1000>;
				clocks = <&clk NPCM7XX_CLK_TIMER>;
			};

			watchdog0: watchdog@f0008000 {
				compatible = "nuvoton,npcm750-wdt";
				interrupts = <0 47 4>;
				reg = <0xf0008000 0x1000>;
				status = "disabled";
				clocks = <&clk NPCM7XX_CLK_TIMER>;
			};

			watchdog1: watchdog@f0009000 {
				compatible = "nuvoton,npcm750-wdt";
				interrupts = <0 48 4>;
				reg = <0xf0009000 0x1000>;
				status = "disabled";
				clocks = <&clk NPCM7XX_CLK_TIMER>;
			};

			watchdog2: watchdog@f000a000 {
				compatible = "nuvoton,npcm750-wdt";
				interrupts = <0 49 4>;
				reg = <0xf000a000 0x1000>;
				status = "disabled";
				clocks = <&clk NPCM7XX_CLK_TIMER>;
			};

			serial0: serial0@f0001000 {
				compatible = "nuvoton,npcm750-uart";
				reg = <0xf0001000 0x1000>;
				clocks = <&clk NPCM7XX_CLK_UART_CORE>;
				interrupts = <0 2 4>;
				status = "disabled";
			};

			serial1: serial1@f0002000 {
				compatible = "nuvoton,npcm750-uart";
				reg = <0xf0002000 0x1000>;
				clocks = <&clk NPCM7XX_CLK_UART_CORE>;
				interrupts = <0 3 4>;
				status = "disabled";
			};

			serial2: serial2@f0003000 {
				compatible = "nuvoton,npcm750-uart";
				reg = <0xf0003000 0x1000>;
				clocks = <&clk NPCM7XX_CLK_UART_CORE>;
				interrupts = <0 4 4>;
				status = "disabled";
			};

			serial3: serial3@f0004000 {
				compatible = "nuvoton,npcm750-uart";
				reg = <0xf0004000 0x1000>;
				clocks = <&clk NPCM7XX_CLK_UART_CORE>;
				interrupts = <0 5 4>;
				status = "disabled";
			};
		};
	};
};
