

================================================================
== Vitis HLS Report for 'latency_encoding_Pipeline_INIT_T_INIT_I'
================================================================
* Date:           Sat Jan 24 12:39:11 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_latency_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    19611|    19611|  0.196 ms|  0.196 ms|  19601|  19601|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- INIT_T_INIT_I  |    19609|    19609|        11|          1|          1|  19600|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../src/encoding.cpp:82]   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../src/encoding.cpp:81]   --->   Operation 15 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes"   --->   Operation 18 'read' 'spikes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln81 = store i5 0, i5 %t" [../src/encoding.cpp:81]   --->   Operation 20 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln82 = store i10 0, i10 %i_1" [../src/encoding.cpp:82]   --->   Operation 21 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [../src/encoding.cpp:81]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%icmp_ln81 = icmp_eq  i15 %indvar_flatten_load, i15 19600" [../src/encoding.cpp:81]   --->   Operation 25 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%add_ln81 = add i15 %indvar_flatten_load, i15 1" [../src/encoding.cpp:81]   --->   Operation 26 'add' 'add_ln81' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc7, void %for.end9.exitStub" [../src/encoding.cpp:81]   --->   Operation 27 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln81 = store i15 %add_ln81, i15 %indvar_flatten" [../src/encoding.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_1_load = load i10 %i_1" [../src/encoding.cpp:82]   --->   Operation 29 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_load = load i5 %t" [../src/encoding.cpp:81]   --->   Operation 30 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln82 = icmp_eq  i10 %i_1_load, i10 784" [../src/encoding.cpp:82]   --->   Operation 31 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.68ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i10 0, i10 %i_1_load" [../src/encoding.cpp:81]   --->   Operation 32 'select' 'select_ln81' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln81_1 = add i5 %t_load, i5 1" [../src/encoding.cpp:81]   --->   Operation 33 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i5 %add_ln81_1, i5 %t_load" [../src/encoding.cpp:81]   --->   Operation 34 'select' 'select_ln81_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln82 = add i10 %select_ln81, i10 1" [../src/encoding.cpp:82]   --->   Operation 35 'add' 'add_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln81 = store i5 %select_ln81_1, i5 %t" [../src/encoding.cpp:81]   --->   Operation 36 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln82 = store i10 %add_ln82, i10 %i_1" [../src/encoding.cpp:82]   --->   Operation 37 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln81_1" [../src/encoding.cpp:81]   --->   Operation 38 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (5.63ns)   --->   "%mul_ln82 = mul i15 %zext_ln81, i15 784" [../src/encoding.cpp:82]   --->   Operation 39 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i15 %mul_ln82" [../src/encoding.cpp:82]   --->   Operation 40 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %select_ln81" [../src/encoding.cpp:82]   --->   Operation 41 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84 = add i64 %zext_ln82_1, i64 %spikes_read" [../src/encoding.cpp:84]   --->   Operation 42 'add' 'add_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i64 %add_ln84, i64 %zext_ln82" [../src/encoding.cpp:84]   --->   Operation 43 'add' 'add_ln84_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %add_ln84_1" [../src/encoding.cpp:84]   --->   Operation 44 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln84_1, i32 2, i32 63" [../src/encoding.cpp:84]   --->   Operation 45 'partselect' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i62 %trunc_ln84_1" [../src/encoding.cpp:84]   --->   Operation 46 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln84" [../src/encoding.cpp:84]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %trunc_ln84" [../src/encoding.cpp:84]   --->   Operation 48 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.85ns)   --->   "%shl_ln84 = shl i4 1, i4 %zext_ln84" [../src/encoding.cpp:84]   --->   Operation 49 'shl' 'shl_ln84' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 1" [../src/encoding.cpp:84]   --->   Operation 50 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 0, i4 %shl_ln84" [../src/encoding.cpp:84]   --->   Operation 51 'write' 'write_ln84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 52 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:84]   --->   Operation 52 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:84]   --->   Operation 53 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 54 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:84]   --->   Operation 54 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 55 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:84]   --->   Operation 55 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 61 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_T_INIT_I_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:83]   --->   Operation 58 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:84]   --->   Operation 59 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc" [../src/encoding.cpp:82]   --->   Operation 60 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [8]  (1.588 ns)
	'load' operation 15 bit ('indvar_flatten_load', ../src/encoding.cpp:81) on local variable 'indvar_flatten' [13]  (0.000 ns)
	'add' operation 15 bit ('add_ln81', ../src/encoding.cpp:81) [16]  (1.944 ns)
	'store' operation 0 bit ('store_ln81', ../src/encoding.cpp:81) of variable 'add_ln81', ../src/encoding.cpp:81 on local variable 'indvar_flatten' [44]  (1.588 ns)

 <State 2>: 5.737ns
The critical path consists of the following:
	'load' operation 10 bit ('i_1_load', ../src/encoding.cpp:82) on local variable 'i', ../src/encoding.cpp:82 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', ../src/encoding.cpp:82) [23]  (1.731 ns)
	'select' operation 10 bit ('select_ln81', ../src/encoding.cpp:81) [24]  (0.687 ns)
	'add' operation 10 bit ('add_ln82', ../src/encoding.cpp:82) [43]  (1.731 ns)
	'store' operation 0 bit ('store_ln82', ../src/encoding.cpp:82) of variable 'add_ln82', ../src/encoding.cpp:82 on local variable 'i', ../src/encoding.cpp:82 [46]  (1.588 ns)

 <State 3>: 5.630ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln82', ../src/encoding.cpp:82) [28]  (5.630 ns)

 <State 4>: 5.307ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln84_1', ../src/encoding.cpp:84) [33]  (5.307 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [40]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln84', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [41]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [42]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [42]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [42]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [42]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_40', ../src/encoding.cpp:84) on port 'gmem' (../src/encoding.cpp:84) [42]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
