Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 27 07:27:21 2025
| Host         : DESKTOP-GU4IL4Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ram_32_timing_summary_routed.rpt -pb ram_32_timing_summary_routed.pb -rpx ram_32_timing_summary_routed.rpx -warn_on_violation
| Design       : ram_32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78        7.424        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             7.424        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17   ram_reg/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.437ns  (logic 3.777ns (33.024%)  route 7.660ns (66.976%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          6.448     8.793    dout_TRI[0]
    L15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.645    11.437 r  dout_OBUFT[31]_inst/O
                         net (fo=0)                   0.000    11.437    dout[31]
    L15                                                               r  dout[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 3.775ns (33.422%)  route 7.520ns (66.578%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          6.308     8.652    dout_TRI[0]
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643    11.295 r  dout_OBUFT[30]_inst/O
                         net (fo=0)                   0.000    11.295    dout[30]
    L16                                                               r  dout[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.148ns  (logic 3.778ns (33.889%)  route 7.370ns (66.111%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          6.158     8.503    dout_TRI[0]
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.646    11.148 r  dout_OBUFT[29]_inst/O
                         net (fo=0)                   0.000    11.148    dout[29]
    L18                                                               r  dout[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.002ns  (logic 3.781ns (34.370%)  route 7.220ns (65.630%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          6.008     8.353    dout_TRI[0]
    M18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.649    11.002 r  dout_OBUFT[28]_inst/O
                         net (fo=0)                   0.000    11.002    dout[28]
    M18                                                               r  dout[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 3.808ns (35.006%)  route 7.070ns (64.994%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.858     8.203    dout_TRI[0]
    R12                  OBUFT (TriStatE_obuft_T_O)
                                                      2.676    10.879 r  dout_OBUFT[27]_inst/O
                         net (fo=0)                   0.000    10.879    dout[27]
    R12                                                               r  dout[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 3.803ns (35.467%)  route 6.920ns (64.533%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.708     8.053    dout_TRI[0]
    R13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.671    10.724 r  dout_OBUFT[26]_inst/O
                         net (fo=0)                   0.000    10.724    dout[26]
    R13                                                               r  dout[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 3.775ns (35.797%)  route 6.771ns (64.203%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.558     7.903    dout_TRI[0]
    L13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643    10.546 r  dout_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    10.546    dout[25]
    L13                                                               r  dout[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.401ns  (logic 3.781ns (36.348%)  route 6.621ns (63.652%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.409     7.753    dout_TRI[0]
    M13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.648    10.401 r  dout_OBUFT[24]_inst/O
                         net (fo=0)                   0.000    10.401    dout[24]
    M13                                                               r  dout[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 3.792ns (36.952%)  route 6.471ns (63.048%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.259     7.603    dout_TRI[0]
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.660    10.263 r  dout_OBUFT[23]_inst/O
                         net (fo=0)                   0.000    10.263    dout[23]
    R18                                                               r  dout[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 3.793ns (37.502%)  route 6.321ns (62.498%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  oe_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.220    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.344 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          5.109     7.453    dout_TRI[0]
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.660    10.114 r  dout_OBUFT[22]_inst/O
                         net (fo=0)                   0.000    10.114    dout[22]
    T18                                                               r  dout[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.106ns (50.315%)  route 1.092ns (49.685%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.629     1.374    dout_TRI[0]
    T11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.198 r  dout_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.198    dout[0]
    T11                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.106ns (48.872%)  route 1.157ns (51.128%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.694     1.439    dout_TRI[0]
    V17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.263 r  dout_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.263    dout[1]
    V17                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.106ns (47.509%)  route 1.222ns (52.491%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.759     1.504    dout_TRI[0]
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.328 r  dout_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.328    dout[2]
    U16                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.106ns (46.220%)  route 1.287ns (53.780%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.824     1.569    dout_TRI[0]
    U18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.393 r  dout_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.393    dout[3]
    U18                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.106ns (44.999%)  route 1.352ns (55.001%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.889     1.633    dout_TRI[0]
    U17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.457 r  dout_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     2.457    dout[4]
    U17                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.106ns (43.841%)  route 1.417ns (56.159%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          0.953     1.698    dout_TRI[0]
    V16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.522 r  dout_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     2.522    dout[5]
    V16                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.106ns (42.741%)  route 1.481ns (57.259%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          1.018     1.763    dout_TRI[0]
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.587 r  dout_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     2.587    dout[6]
    V15                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.094ns (41.427%)  route 1.546ns (58.573%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          1.083     1.828    dout_TRI[0]
    T16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.812     2.640 r  dout_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     2.640    dout[7]
    T16                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.099ns (40.554%)  route 1.611ns (59.446%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 f  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          1.148     1.893    dout_TRI[0]
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.817     2.710 r  dout_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     2.710    dout[8]
    R16                                                               r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oe
                            (input port)
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.106ns (39.749%)  route 1.676ns (60.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  oe (IN)
                         net (fo=0)                   0.000     0.000    oe
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  oe_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.700    oe_IBUF
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  dout_OBUFT[31]_inst_i_1/O
                         net (fo=32, routed)          1.213     1.958    dout_TRI[0]
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.782 r  dout_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     2.782    dout[9]
    T15                                                               r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 5.099ns (64.028%)  route 2.865ns (35.972%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.197 r  ram_reg/DOADO[1]
                         net (fo=1, routed)           2.865    10.062    dout_OBUF[1]
    V17                  OBUFT (Prop_obuft_I_O)       2.645    12.706 r  dout_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    12.706    dout[1]
    V17                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 5.102ns (64.367%)  route 2.825ns (35.633%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.197 r  ram_reg/DOADO[2]
                         net (fo=1, routed)           2.825    10.022    dout_OBUF[2]
    U16                  OBUFT (Prop_obuft_I_O)       2.648    12.670 r  dout_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    12.670    dout[2]
    U16                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 5.095ns (64.296%)  route 2.829ns (35.704%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.197 r  ram_reg/DOADO[5]
                         net (fo=1, routed)           2.829    10.026    dout_OBUF[5]
    V16                  OBUFT (Prop_obuft_I_O)       2.641    12.667 r  dout_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    12.667    dout[5]
    V16                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 5.102ns (64.524%)  route 2.805ns (35.476%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.197 r  ram_reg/DOADO[4]
                         net (fo=1, routed)           2.805    10.002    dout_OBUF[4]
    U17                  OBUFT (Prop_obuft_I_O)       2.648    12.650 r  dout_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    12.650    dout[4]
    U17                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 5.078ns (64.417%)  route 2.805ns (35.583%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.197 r  ram_reg/DOADO[7]
                         net (fo=1, routed)           2.805    10.002    dout_OBUF[7]
    T16                  OBUFT (Prop_obuft_I_O)       2.624    12.626 r  dout_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    12.626    dout[7]
    T16                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 5.099ns (64.808%)  route 2.769ns (35.192%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.197 r  ram_reg/DOADO[6]
                         net (fo=1, routed)           2.769     9.966    dout_OBUF[6]
    V15                  OBUFT (Prop_obuft_I_O)       2.645    12.610 r  dout_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    12.610    dout[6]
    V15                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 5.101ns (65.861%)  route 2.644ns (34.139%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.197 r  ram_reg/DOADO[9]
                         net (fo=1, routed)           2.644     9.841    dout_OBUF[9]
    T15                  OBUFT (Prop_obuft_I_O)       2.647    12.489 r  dout_OBUFT[9]_inst/O
                         net (fo=0)                   0.000    12.489    dout[9]
    T15                                                               r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 5.099ns (66.189%)  route 2.605ns (33.811%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.197 r  ram_reg/DOADO[10]
                         net (fo=1, routed)           2.605     9.802    dout_OBUF[10]
    T14                  OBUFT (Prop_obuft_I_O)       2.645    12.446 r  dout_OBUFT[10]_inst/O
                         net (fo=0)                   0.000    12.446    dout[10]
    T14                                                               r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 5.084ns (66.027%)  route 2.616ns (33.973%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.197 r  ram_reg/DOADO[8]
                         net (fo=1, routed)           2.616     9.813    dout_OBUF[8]
    R16                  OBUFT (Prop_obuft_I_O)       2.630    12.443 r  dout_OBUFT[8]_inst/O
                         net (fo=0)                   0.000    12.443    dout[8]
    R16                                                               r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 5.079ns (66.066%)  route 2.609ns (33.934%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.684     4.743    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.197 r  ram_reg/DOADO[11]
                         net (fo=1, routed)           2.609     9.806    dout_OBUF[11]
    R15                  OBUFT (Prop_obuft_I_O)       2.625    12.431 r  dout_OBUFT[11]_inst/O
                         net (fo=0)                   0.000    12.431    dout[11]
    R15                                                               r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.745ns (75.989%)  route 0.551ns (24.011%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.585     2.041 r  ram_reg/DOADO[20]
                         net (fo=1, routed)           0.551     2.592    dout_OBUF[20]
    P14                  OBUFT (Prop_obuft_I_O)       1.160     3.752 r  dout_OBUFT[20]_inst/O
                         net (fo=0)                   0.000     3.752    dout[20]
    P14                                                               r  dout[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.746ns (76.007%)  route 0.551ns (23.993%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.585     2.041 r  ram_reg/DOADO[23]
                         net (fo=1, routed)           0.551     2.592    dout_OBUF[23]
    R18                  OBUFT (Prop_obuft_I_O)       1.161     3.754 r  dout_OBUFT[23]_inst/O
                         net (fo=0)                   0.000     3.754    dout[23]
    R18                                                               r  dout[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.735ns (75.422%)  route 0.565ns (24.578%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.585     2.041 r  ram_reg/DOADO[24]
                         net (fo=1, routed)           0.565     2.606    dout_OBUF[24]
    M13                  OBUFT (Prop_obuft_I_O)       1.150     3.756 r  dout_OBUFT[24]_inst/O
                         net (fo=0)                   0.000     3.756    dout[24]
    M13                                                               r  dout[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.729ns (75.130%)  route 0.572ns (24.870%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      0.585     2.041 r  ram_reg/DOADO[25]
                         net (fo=1, routed)           0.572     2.613    dout_OBUF[25]
    L13                  OBUFT (Prop_obuft_I_O)       1.144     3.757 r  dout_OBUFT[25]_inst/O
                         net (fo=0)                   0.000     3.757    dout[25]
    L13                                                               r  dout[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.747ns (75.530%)  route 0.566ns (24.470%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.585     2.041 r  ram_reg/DOADO[22]
                         net (fo=1, routed)           0.566     2.607    dout_OBUF[22]
    T18                  OBUFT (Prop_obuft_I_O)       1.162     3.769 r  dout_OBUFT[22]_inst/O
                         net (fo=0)                   0.000     3.769    dout[22]
    T18                                                               r  dout[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.717ns (74.043%)  route 0.602ns (25.957%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.585     2.041 r  ram_reg/DOADO[16]
                         net (fo=1, routed)           0.602     2.643    dout_OBUF[16]
    M17                  OBUFT (Prop_obuft_I_O)       1.132     3.775 r  dout_OBUFT[16]_inst/O
                         net (fo=0)                   0.000     3.775    dout[16]
    M17                                                               r  dout[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.732ns (74.487%)  route 0.593ns (25.513%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.041 r  ram_reg/DOADO[29]
                         net (fo=1, routed)           0.593     2.634    dout_OBUF[29]
    L18                  OBUFT (Prop_obuft_I_O)       1.147     3.781 r  dout_OBUFT[29]_inst/O
                         net (fo=0)                   0.000     3.781    dout[29]
    L18                                                               r  dout[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.762ns (75.710%)  route 0.565ns (24.290%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      0.585     2.041 r  ram_reg/DOADO[27]
                         net (fo=1, routed)           0.565     2.606    dout_OBUF[27]
    R12                  OBUFT (Prop_obuft_I_O)       1.177     3.783 r  dout_OBUFT[27]_inst/O
                         net (fo=0)                   0.000     3.783    dout[27]
    R12                                                               r  dout[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.726ns (74.144%)  route 0.602ns (25.856%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585     2.041 r  ram_reg/DOADO[19]
                         net (fo=1, routed)           0.602     2.643    dout_OBUF[19]
    N17                  OBUFT (Prop_obuft_I_O)       1.141     3.784 r  dout_OBUFT[19]_inst/O
                         net (fo=0)                   0.000     3.784    dout[19]
    N17                                                               r  dout[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.757ns (74.760%)  route 0.593ns (25.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.613     1.456    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      0.585     2.041 r  ram_reg/DOADO[26]
                         net (fo=1, routed)           0.593     2.634    dout_OBUF[26]
    R13                  OBUFT (Prop_obuft_I_O)       1.172     3.806 r  dout_OBUFT[26]_inst/O
                         net (fo=0)                   0.000     3.806    dout[26]
    R13                                                               r  dout[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[30]
                            (input port)
  Destination:            ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.984ns (25.189%)  route 2.921ns (74.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  din[30] (IN)
                         net (fo=0)                   0.000     0.000    din[30]
    B18                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  din_IBUF[30]_inst/O
                         net (fo=1, routed)           2.921     3.905    din_IBUF[30]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[31]
                            (input port)
  Destination:            ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.003ns (28.005%)  route 2.579ns (71.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  din[31] (IN)
                         net (fo=0)                   0.000     0.000    din[31]
    A14                  IBUF (Prop_ibuf_I_O)         1.003     1.003 r  din_IBUF[31]_inst/O
                         net (fo=1, routed)           2.579     3.583    din_IBUF[31]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[28]
                            (input port)
  Destination:            ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.544ns  (logic 0.965ns (27.217%)  route 2.580ns (72.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  din[28] (IN)
                         net (fo=0)                   0.000     0.000    din[28]
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  din_IBUF[28]_inst/O
                         net (fo=1, routed)           2.580     3.544    din_IBUF[28]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[29]
                            (input port)
  Destination:            ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 0.989ns (27.976%)  route 2.546ns (72.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  din[29] (IN)
                         net (fo=0)                   0.000     0.000    din[29]
    A18                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  din_IBUF[29]_inst/O
                         net (fo=1, routed)           2.546     3.535    din_IBUF[29]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[26]
                            (input port)
  Destination:            ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 0.968ns (27.637%)  route 2.536ns (72.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  din[26] (IN)
                         net (fo=0)                   0.000     0.000    din[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  din_IBUF[26]_inst/O
                         net (fo=1, routed)           2.536     3.504    din_IBUF[26]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[18]
                            (input port)
  Destination:            ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 0.968ns (27.860%)  route 2.506ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  din[18] (IN)
                         net (fo=0)                   0.000     0.000    din[18]
    E17                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  din_IBUF[18]_inst/O
                         net (fo=1, routed)           2.506     3.474    din_IBUF[18]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[25]
                            (input port)
  Destination:            ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 0.969ns (28.584%)  route 2.421ns (71.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  din[25] (IN)
                         net (fo=0)                   0.000     0.000    din[25]
    C15                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  din_IBUF[25]_inst/O
                         net (fo=1, routed)           2.421     3.390    din_IBUF[25]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[27]
                            (input port)
  Destination:            ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.386ns  (logic 0.976ns (28.831%)  route 2.410ns (71.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  din[27] (IN)
                         net (fo=0)                   0.000     0.000    din[27]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  din_IBUF[27]_inst/O
                         net (fo=1, routed)           2.410     3.386    din_IBUF[27]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 1.007ns (29.934%)  route 2.358ns (70.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  addr_IBUF[1]_inst/O
                         net (fo=1, routed)           2.358     3.365    addr_IBUF[1]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[22]
                            (input port)
  Destination:            ram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.364ns  (logic 0.958ns (28.475%)  route 2.406ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  din[22] (IN)
                         net (fo=0)                   0.000     0.000    din[22]
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  din_IBUF[22]_inst/O
                         net (fo=1, routed)           2.406     3.364    din_IBUF[22]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.561     4.377    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.153ns (18.518%)  route 0.671ns (81.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  din_IBUF[0]_inst/O
                         net (fo=1, routed)           0.671     0.824    din_IBUF[0]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.195ns (21.954%)  route 0.692ns (78.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.692     0.887    din_IBUF[3]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.194ns (21.734%)  route 0.700ns (78.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    K15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           0.700     0.894    din_IBUF[2]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.197ns (21.943%)  route 0.700ns (78.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
    F18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  din_IBUF[5]_inst/O
                         net (fo=1, routed)           0.700     0.896    din_IBUF[5]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.191ns (20.588%)  route 0.738ns (79.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  din_IBUF[1]_inst/O
                         net (fo=1, routed)           0.738     0.930    din_IBUF[1]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.195ns (20.011%)  route 0.778ns (79.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  din_IBUF[4]_inst/O
                         net (fo=1, routed)           0.778     0.972    din_IBUF[4]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.180ns (18.252%)  route 0.807ns (81.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
    G17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  din_IBUF[13]_inst/O
                         net (fo=1, routed)           0.807     0.988    din_IBUF[13]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.198ns (19.972%)  route 0.792ns (80.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
    H15                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  din_IBUF[11]_inst/O
                         net (fo=1, routed)           0.792     0.990    din_IBUF[11]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.214ns (21.586%)  route 0.778ns (78.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    D18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  din_IBUF[7]_inst/O
                         net (fo=1, routed)           0.778     0.992    din_IBUF[7]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.211ns (20.869%)  route 0.801ns (79.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  addr_IBUF[6]_inst/O
                         net (fo=1, routed)           0.801     1.012    addr_IBUF[6]
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.884     1.973    clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ram_reg/CLKARDCLK





