<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_311f0b61</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_311f0b61'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_311f0b61')">rsnoc_z_H_R_G_T2_U_U_311f0b61</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1161.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1161.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1161.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1161.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1161.html#inst_tag_364129"  onclick="showContent('inst_tag_364129')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1161.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1161.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1161.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1161.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_311f0b61'>
<hr>
<a name="inst_tag_364129"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_364129" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1161.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1161.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1161.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1161.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.37</td>
<td class="s6 cl rt"> 67.59</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  1.36</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod888.html#inst_tag_292606" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod489.html#inst_tag_165254" id="tag_urg_inst_165254">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1772" id="tag_urg_inst_1772">Ica</a></td>
<td class="s7 cl rt"> 78.48</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.02</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod721.html#inst_tag_220654" id="tag_urg_inst_220654">If</a></td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1149.html#inst_tag_357054" id="tag_urg_inst_357054">Ifpa</a></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_301635" id="tag_urg_inst_301635">Io</a></td>
<td class="s0 cl rt">  4.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1099.html#inst_tag_345314" id="tag_urg_inst_345314">Ip</a></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_1.html#inst_tag_590" id="tag_urg_inst_590">Irspp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1064.html#inst_tag_336574" id="tag_urg_inst_336574">It</a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_145659" id="tag_urg_inst_145659">uci1122f8c96d</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136903" id="tag_urg_inst_136903">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80662" id="tag_urg_inst_80662">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190032" id="tag_urg_inst_190032">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_2.html#inst_tag_45076" id="tag_urg_inst_45076">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198922" id="tag_urg_inst_198922">ursrsg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_304623" id="tag_urg_inst_304623">uu922e3a49</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod929.html#inst_tag_299034" id="tag_urg_inst_299034">uua42ce297cd</a></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_311f0b61'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1161.html" >rsnoc_z_H_R_G_T2_U_U_311f0b61</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8325</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>8331</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8339</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8344</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8361</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>8371</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>8396</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>8485</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>8563</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>8574</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8763</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8768</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>8876</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
8319                    	,	.ReqTx_Data( RxErr_Data )
8320       1/1          	,	.ReqTx_Head( RxErr_Head )
8321       1/1          	,	.ReqTx_Rdy( RxErr_Rdy )
8322       1/1          	,	.ReqTx_Tail( RxErr_Tail )
8323       <font color = "red">0/1     ==>  	,	.ReqTx_Vld( RxErr_Vld )</font>
                        MISSING_ELSE
8324                    	,	.RspRx_Data( TxErr_Data )
8325       1/1          	,	.RspRx_Head( TxErr_Head )
8326       1/1          	,	.RspRx_Rdy( TxErr_Rdy )
8327       1/1          	,	.RspRx_Tail( TxErr_Tail )
8328       <font color = "red">0/1     ==>  	,	.RspRx_Vld( TxErr_Vld )</font>
                        MISSING_ELSE
8329                    	,	.RspTx_Data( TxIn_Data )
8330                    	,	.RspTx_Head( TxIn_Head )
8331       1/1          	,	.RspTx_Rdy( TxIn_Rdy )
8332       <font color = "red">0/1     ==>  	,	.RspTx_Tail( TxIn_Tail )</font>
8333       <font color = "red">0/1     ==>  	,	.RspTx_Vld( TxIn_Vld )</font>
8334       1/1          	,	.SubFound( Translation_0_SubFound )
8335       <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
8336                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8337                    	,	.Sys_Clk_En( Sys_Clk_En )
8338                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8339       1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8340       1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8341       1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8342       <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Err_Idle )</font>
                        MISSING_ELSE
8343                    	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
8344       1/1          	,	.WrCxt( ErrWrCxt )
8345       1/1          	);
8346       1/1          	assign Req1_Urg = Req1_OpcT == 4'b1001;
8347       <font color = "red">0/1     ==>  	assign CxtEn = NextTrn &amp; ReqHead &amp; ~ ( Req1_Urg );</font>
                        MISSING_ELSE
8348                    	assign u_5717 = CxtEn &amp; CxtId | ErrWrCxt;
8349                    	assign Req1_AddNttp = Req1_RawAddr &amp; ~ { IdInfo_1_AddrMask , 2'b0 };
8350                    	assign Req1_AddLd0 = Req1_AddNttp [7:0];
8351                    	assign Rsp0_Vld = GenLcl_Rsp_Vld;
8352                    	assign Rsp1_Vld = Rsp0_Vld;
8353                    	assign Rsp_Rdy = RxPkt_Rdy;
8354                    	assign Rsp1_Rdy = Rsp_Rdy;
8355                    	assign NextRsp1 = Rsp1_Vld &amp; Rsp1_Rdy;
8356                    	assign Req1_Addr4Be = Req1_Addr [1:0];
8357                    	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
8358                    	assign CxtPkt_AddLd0 = u_1002 [17:10];
8359                    	assign CxtPkt_Addr4Be = u_1002 [8:7];
8360                    	assign CxtPkt_Echo = u_1002 [24:22];
8361       1/1          	assign CxtPkt_Head = u_1002 [9];
8362       1/1          	assign CxtPkt_Len1 = u_1002 [31:25];
8363       1/1          	assign CxtPkt_OpcT = u_1002 [21:18];
8364       <font color = "red">0/1     ==>  	assign CxtPkt_RouteIdZ = u_1002 [6:0];</font>
                        MISSING_ELSE
8365                    	assign u_b46 = Cxt_0;
8366                    	assign CxtRsp1_Head = u_b46 [9];
8367       1/1          	assign Rsp1_Head = CxtRsp1_Head;
8368       1/1          	assign Rsp_Head = Rsp1_Head;
8369       1/1          	assign RxPkt_Head = Rsp_Head;
8370       <font color = "red">0/1     ==>  	assign Rsp0_Last = GenLcl_Rsp_Last;</font>
                        MISSING_ELSE
8371       1/1          	assign Rsp1_Last = Rsp0_Last;
8372       1/1          	assign Rsp_Last = Rsp1_Last;
8373       <font color = "red">0/1     ==>  	assign RxPkt_Last = Rsp_Last;</font>
8374                    	assign CxtRsp1_OpcT = u_b46 [21:18];
8375                    	assign Rsp_OpcT = CxtRsp1_OpcT;
8376                    	assign RxPkt_Opc = Rsp_OpcT;
8377                    	assign CxtRsp1_Addr4Be = u_b46 [8:7];
8378                    	assign CxtRsp1_Len1 = u_b46 [31:25];
8379                    	assign Rsp_Be =
8380                    		RspBe
8381                    		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
8382                    	assign Rsp0_Data = GenLcl_Rsp_Data;
8383                    	assign Rsp1_Data = Rsp0_Data;
8384                    	assign Rsp_Data = Rsp1_Data;
8385                    	assign Rsp_DataLast = Rsp_Last;
8386                    	assign Rsp0_Status = GenLcl_Rsp_Status;
8387                    	assign Rsp1_Status = Rsp0_Status;
8388                    	assign Rsp2_Status = Rsp1_Status;
8389                    	assign Rsp_DataErr = Rsp2_Status == 2'b01;
8390                    	assign RxPkt_Pld = Rsp_Pld;
8391                    	assign RxPkt_Status = Rsp_Status;
8392                    	assign Rsp_Vld = Rsp1_Vld;
8393                    	assign RxPkt_Vld = Rsp_Vld;
8394                    	assign uu_1002_caseSel = { TxPktCxtId } ;
8395                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8396       1/1          		if ( ! Sys_Clk_RstN )
8397       <font color = "red">0/1     ==>  			u_fc98 &lt;= #1.0 ( 7'b0 );</font>
8398       <font color = "red">0/1     ==>  		else if ( u_5717 )</font>
8399       <font color = "red">0/1     ==>  			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
8400       <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
8401       1/1          		if ( ! Sys_Clk_RstN )
8402       <font color = "red">0/1     ==>  			u_8135 &lt;= #1.0 ( 3'b0 );</font>
8403                    		else if ( u_5717 )
8404                    			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
8405                    	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
8406                    	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
8407                    		case ( uu_cc5c_caseSel )
8408                    			2'b01   : u_cc5c = 4'b0000 ;
8409                    			2'b10   : u_cc5c = 4'b0100 ;
8410                    			2'b0    : u_cc5c = Req1_OpcT ;
8411                    			default : u_cc5c = 4'b0000 ;
8412                    		endcase
8413                    	end
8414                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8415                    		if ( ! Sys_Clk_RstN )
8416                    			u_da22 &lt;= #1.0 ( 4'b0 );
8417                    		else if ( u_5717 )
8418                    			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
8419                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8420                    		if ( ! Sys_Clk_RstN )
8421                    			u_31e2 &lt;= #1.0 ( 8'b0 );
8422                    		else if ( u_5717 )
8423                    			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
8424                    	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
8425                    		.Clk( Sys_Clk )
8426                    	,	.Clk_ClkS( Sys_Clk_ClkS )
8427                    	,	.Clk_En( Sys_Clk_En )
8428                    	,	.Clk_EnS( Sys_Clk_EnS )
8429                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
8430                    	,	.Clk_RstN( Sys_Clk_RstN )
8431                    	,	.Clk_Tm( Sys_Clk_Tm )
8432                    	,	.O( u_bb4d )
8433                    	,	.Reset( NextRsp1 )
8434                    	,	.Set( CxtEn &amp; CxtId )
8435                    	);
8436                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8437                    		if ( ! Sys_Clk_RstN )
8438                    			u_f3f5 &lt;= #1.0 ( 2'b0 );
8439                    		else if ( u_5717 )
8440                    			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
8441                    	rsnoc_z_T_C_S_C_L_R_C_I1122f8c96d_L14 uci1122f8c96d( .I_111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
8442                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8443                    		if ( ! Sys_Clk_RstN )
8444                    			u_703a &lt;= #1.0 ( 7'b0 );
8445                    		else if ( u_5717 )
8446                    			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
8447                    	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
8448                    			1'b1    : u_1002 = Cxt_0 ;
8449                    			default : u_1002 = 32'b0 ;
8450                    		endcase
8451                    	end
8452                    	rsnoc_z_H_R_U_B_B_A274 Ib(
8453                    		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
8454                    	);
8455                    	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
8456                    		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
8457                    	);
8458                    	assign uRsp_Status_caseSel =
8459                    		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
8460                    			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
8461                    					&amp;	Rsp2_Status == 2'b01
8462                    				&amp;
8463                    				Rsp_Last
8464                    			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
8465                    				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
8466                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
8467                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
8468                    				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
8469                    		}
8470                    		;
8471                    	always @( uRsp_Status_caseSel ) begin
8472                    		case ( uRsp_Status_caseSel )
8473                    			5'b00001 : Rsp_Status = 2'b10 ;
8474                    			5'b00010 : Rsp_Status = 2'b01 ;
8475                    			5'b00100 : Rsp_Status = 2'b10 ;
8476                    			5'b01000 : Rsp_Status = 2'b01 ;
8477                    			5'b10000 : Rsp_Status = 2'b10 ;
8478                    			default  : Rsp_Status = 2'b00 ;
8479                    		endcase
8480                    	end
8481                    	rsnoc_z_H_R_G_T2_P_U_e0586fcc Ip(
8482                    		.Cxt_AddLd0( CxtPkt_AddLd0 )
8483                    	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
8484                    	,	.Cxt_Echo( CxtPkt_Echo )
8485       1/1          	,	.Cxt_Head( CxtPkt_Head )
8486       1/1          	,	.Cxt_Len1( CxtPkt_Len1 )
8487       1/1          	,	.Cxt_OpcT( CxtPkt_OpcT )
8488       <font color = "red">0/1     ==>  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )</font>
                        MISSING_ELSE
8489                    	,	.CxtUsed( CxtUsed )
8490                    	,	.Rx_CxtId( 1'b1 )
8491                    	,	.Rx_Head( RxPkt_Head )
8492                    	,	.Rx_Last( RxPkt_Last )
8493                    	,	.Rx_Opc( RxPkt_Opc )
8494                    	,	.Rx_Pld( RxPkt_Pld )
8495                    	,	.Rx_Rdy( RxPkt_Rdy )
8496                    	,	.Rx_Status( RxPkt_Status )
8497                    	,	.Rx_Vld( RxPkt_Vld )
8498                    	,	.Sys_Clk( Sys_Clk )
8499                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8500                    	,	.Sys_Clk_En( Sys_Clk_En )
8501                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8502                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8503                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8504                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8505                    	,	.Sys_Pwr_Idle( )
8506                    	,	.Sys_Pwr_WakeUp( )
8507                    	,	.Tx_Data( TxPkt_Data )
8508                    	,	.Tx_Head( TxPkt_Head )
8509                    	,	.Tx_Rdy( TxPkt_Rdy )
8510                    	,	.Tx_Tail( TxPkt_Tail )
8511                    	,	.Tx_Vld( TxPkt_Vld )
8512                    	,	.TxCxtId( TxPktCxtId )
8513                    	,	.TxLast( TxPktLast )
8514                    	);
8515                    	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
8516                    	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
8517                    	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
8518                    	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
8519                    		.CxtUsed( CxtUsed )
8520                    	,	.FreeCxt( CtxFreeId )
8521                    	,	.FreeVld( CxtFreeVld )
8522                    	,	.NewCxt( CxtId )
8523                    	,	.NewRdy( CxtRdy )
8524                    	,	.NewVld( CxtEn )
8525                    	,	.Sys_Clk( Sys_Clk )
8526                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8527                    	,	.Sys_Clk_En( Sys_Clk_En )
8528                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8529                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8530                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8531                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8532                    	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
8533                    	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
8534                    	);
8535                    	assign Req1_AddMdL = Req1_AddNttp [30:8];
8536                    	rsnoc_z_H_R_G_T2_O_U_de47e09b Io(
8537                    		.Cxt_0( Cxt_0 )
8538                    	,	.CxtUsed( CxtUsed )
8539                    	,	.Rdy( OrdRdy )
8540                    	,	.Req_AddLd0( Req1_AddLd0 )
8541                    	,	.Req_AddMdL( Req1_AddMdL )
8542                    	,	.Req_Len1( Req1_Len1 )
8543                    	,	.Req_OpcT( Req1_OpcT )
8544                    	,	.Req_RouteId( Req1_RouteId )
8545                    	,	.Req_Strm( 1'b0 )
8546                    	,	.ReqRdy( TrnRdy )
8547                    	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
8548                    	,	.Sys_Clk( Sys_Clk )
8549                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8550                    	,	.Sys_Clk_En( Sys_Clk_En )
8551                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8552                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8553                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8554                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8555                    	,	.Sys_Pwr_Idle( )
8556                    	,	.Sys_Pwr_WakeUp( )
8557                    	);
8558                    	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
8559                    	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
8560                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8561                    		if ( ! Sys_Clk_RstN )
8562                    			ReqHead &lt;= #1.0 ( 1'b1 );
8563       1/1          		else if ( NextTrn )
8564       1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
8565       <font color = "red">0/1     ==>  	rsnoc_z_H_R_G_T2_T_U_e0586fcc It(</font>
8566       <font color = "red">0/1     ==>  		.AddrBase( IdInfo_0_AddrBase )</font>
8567       <font color = "red">0/1     ==>  	,	.Cmd_Echo( Req1_Echo )</font>
8568       <font color = "red">0/1     ==>  	,	.Cmd_KeyId( Req1_KeyId )</font>
8569       <font color = "red">0/1     ==>  	,	.Cmd_Len1( Req1_Len1 )</font>
8570                    	,	.Cmd_Lock( Req1_Lock )
8571                    	,	.Cmd_OpcT( Req1_OpcT )
8572                    	,	.Cmd_RawAddr( Req1_RawAddr )
8573                    	,	.Cmd_RouteId( Req1_RouteId )
8574       1/1          	,	.Cmd_Status( Req1_Status )
8575       <font color = "red">0/1     ==>  	,	.Cmd_User( Req1_User )</font>
8576       <font color = "red">0/1     ==>  	,	.HitId( Translation_0_Id )</font>
8577       <font color = "red">0/1     ==>  	,	.Pld_Data( Pld_Data )</font>
8578       1/1          	,	.Pld_Last( Pld_Last )
8579       <font color = "red">0/1     ==>  	,	.Rdy( TrnRdy )</font>
8580                    	,	.Rx_Data( RxErr_Data )
8581                    	,	.Rx_Head( RxErr_Head )
8582                    	,	.Rx_Rdy( RxErr_Rdy )
8583                    	,	.Rx_Tail( RxErr_Tail )
8584                    	,	.Rx_Vld( RxErr_Vld )
8585                    	,	.Sys_Clk( Sys_Clk )
8586                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8587                    	,	.Sys_Clk_En( Sys_Clk_En )
8588                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8589                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8590                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8591                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8592                    	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
8593                    	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
8594                    	,	.Vld( TrnVld )
8595                    	);
8596                    	assign Req1_Addr = Req1_RawAddr;
8597                    	assign PipeIn_Addr = Req1_Addr;
8598                    	assign u_cb9b_0 = PipeIn_Addr;
8599                    	assign WrapTrRd = Req1_OpcT == 4'b0001;
8600                    	assign WrapTrWr = Req1_OpcT == 4'b0101;
8601                    	assign u_c4ee = Req1_Len1 [6:2];
8602                    	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
8603                    	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
8604                    	assign PipeIn_BurstType = Req1_BurstType;
8605                    	assign u_cb9b_1 = PipeIn_BurstType;
8606                    	assign u_cb9b_11 = PipeIn_Opc;
8607                    	assign PipeIn_Urg = Req1_Urg;
8608                    	assign u_cb9b_17 = PipeIn_Urg;
8609                    	assign PipeIn_User = Req1_User;
8610                    	assign u_cb9b_19 = PipeIn_User;
8611                    	assign PipeIn_Data = Pld_Data;
8612                    	assign u_cb9b_2 = PipeIn_Data;
8613                    	assign Req1_Fail = Req1_Status == 2'b11;
8614                    	assign PipeIn_Fail = Req1_Fail;
8615                    	assign u_cb9b_4 = PipeIn_Fail;
8616                    	assign PipeIn_Head = ReqHead;
8617                    	assign u_cb9b_6 = PipeIn_Head;
8618                    	assign PipeIn_Last = Pld_Last;
8619                    	assign u_cb9b_7 = PipeIn_Last;
8620                    	assign PipeIn_Len1 = Req1_Len1;
8621                    	assign u_cb9b_8 = PipeIn_Len1;
8622                    	assign PipeIn_Lock = Req1_Lock;
8623                    	assign u_cb9b_9 = PipeIn_Lock;
8624                    	assign ReqVld = TrnVld &amp; ~ TrnGate;
8625                    	assign PostRdy = GenLcl_Req_Rdy;
8626                    	assign PipeOut_Urg = u_d4d9_17;
8627                    	assign PipeOut_Head = u_d4d9_6;
8628                    	assign PipeOutHead = PipeOut_Head;
8629                    	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
8630                    	assign uReq1_Opc_caseSel =
8631                    		{		Req1_OpcT == 4'b0110
8632                    			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
8633                    			,	Req1_OpcT == 4'b0011
8634                    			,	Req1_OpcT == 4'b0010
8635                    			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
8636                    		}
8637                    		;
8638                    	always @( uReq1_Opc_caseSel ) begin
8639                    		case ( uReq1_Opc_caseSel )
8640                    			5'b00001 : Req1_Opc = 3'b000 ;
8641                    			5'b00010 : Req1_Opc = 3'b010 ;
8642                    			5'b00100 : Req1_Opc = 3'b001 ;
8643                    			5'b01000 : Req1_Opc = 3'b100 ;
8644                    			5'b10000 : Req1_Opc = 3'b101 ;
8645                    			default  : Req1_Opc = 3'b000 ;
8646                    		endcase
8647                    	end
8648                    	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
8649                    	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
8650                    		case ( uPipeIn_Opc_caseSel )
8651                    			3'b001  : PipeIn_Opc = 3'b000 ;
8652                    			3'b010  : PipeIn_Opc = 3'b000 ;
8653                    			3'b100  : PipeIn_Opc = 3'b100 ;
8654                    			3'b0    : PipeIn_Opc = Req1_Opc ;
8655                    			default : PipeIn_Opc = 3'b000 ;
8656                    		endcase
8657                    	end
8658                    	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
8659                    		.Rx_0( u_cb9b_0 )
8660                    	,	.Rx_1( u_cb9b_1 )
8661                    	,	.Rx_11( u_cb9b_11 )
8662                    	,	.Rx_14( 1'b0 )
8663                    	,	.Rx_15( 1'b0 )
8664                    	,	.Rx_17( u_cb9b_17 )
8665                    	,	.Rx_19( u_cb9b_19 )
8666                    	,	.Rx_2( u_cb9b_2 )
8667                    	,	.Rx_4( u_cb9b_4 )
8668                    	,	.Rx_6( u_cb9b_6 )
8669                    	,	.Rx_7( u_cb9b_7 )
8670                    	,	.Rx_8( u_cb9b_8 )
8671                    	,	.Rx_9( u_cb9b_9 )
8672                    	,	.RxRdy( ReqRdy )
8673                    	,	.RxVld( ReqVld )
8674                    	,	.Sys_Clk( Sys_Clk )
8675                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8676                    	,	.Sys_Clk_En( Sys_Clk_En )
8677                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8678                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8679                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8680                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8681                    	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
8682                    	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
8683                    	,	.Tx_0( u_d4d9_0 )
8684                    	,	.Tx_1( u_d4d9_1 )
8685                    	,	.Tx_11( u_d4d9_11 )
8686                    	,	.Tx_14( u_d4d9_14 )
8687                    	,	.Tx_15( u_d4d9_15 )
8688                    	,	.Tx_17( u_d4d9_17 )
8689                    	,	.Tx_19( u_d4d9_19 )
8690                    	,	.Tx_2( u_d4d9_2 )
8691                    	,	.Tx_4( u_d4d9_4 )
8692                    	,	.Tx_6( u_d4d9_6 )
8693                    	,	.Tx_7( u_d4d9_7 )
8694                    	,	.Tx_8( u_d4d9_8 )
8695                    	,	.Tx_9( u_d4d9_9 )
8696                    	,	.TxRdy( PipeOutRdy )
8697                    	,	.TxVld( PipeOutVld )
8698                    	);
8699                    	assign PipeOut_Addr = u_d4d9_0;
8700                    	assign GenLcl_Req_Addr = PipeOut_Addr;
8701                    	assign PipeOut_Data = u_d4d9_2;
8702                    	assign MyDatum = PipeOut_Data [35:0];
8703                    	assign MyData = { 2'b0 , MyDatum };
8704                    	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
8705                    		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
8706                    	);
8707                    	assign PipeOut_Fail = u_d4d9_4;
8708                    	assign NullBe = PipeOut_Fail;
8709                    	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
8710                    	assign GenLcl_Req_Vld = PostVld;
8711                    	assign PipeOut_Last = u_d4d9_7;
8712                    	assign GenLcl_Req_Last = PipeOut_Last;
8713                    	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
8714                    	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
8715                    	assign PipeOut_BurstType = u_d4d9_1;
8716                    	assign GenLcl_Req_BurstType = PipeOut_BurstType;
8717                    	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
8718                    	assign PipeOut_Len1 = u_d4d9_8;
8719                    	assign GenLcl_Req_Len1 = PipeOut_Len1;
8720                    	assign PipeOut_Lock = u_d4d9_9;
8721                    	assign GenLcl_Req_Lock = PipeOut_Lock;
8722                    	assign PipeOut_Opc = u_d4d9_11;
8723                    	assign GenLcl_Req_Opc = PipeOut_Opc;
8724                    	assign PipeOut_SeqUnOrdered = u_d4d9_14;
8725                    	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
8726                    	assign PipeOut_SeqUnique = u_d4d9_15;
8727                    	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
8728                    	assign PipeOut_User = u_d4d9_19;
8729                    	assign GenLcl_Req_User = PipeOut_User;
8730                    	assign Rsp0_Rdy = Rsp1_Rdy;
8731                    	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
8732                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
8733                    		.Clk( Sys_Clk )
8734                    	,	.Clk_ClkS( Sys_Clk_ClkS )
8735                    	,	.Clk_En( Sys_Clk_En )
8736                    	,	.Clk_EnS( Sys_Clk_EnS )
8737                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
8738                    	,	.Clk_RstN( Sys_Clk_RstN )
8739                    	,	.Clk_Tm( Sys_Clk_Tm )
8740                    	,	.En( GenLcl_Req_Vld )
8741                    	,	.O( u_43f9 )
8742                    	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
8743                    	,	.Set( NullBe &amp; PipeOutHead )
8744                    	);
8745                    	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
8746                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
8747                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
8748                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
8749                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
8750                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
8751                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
8752                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
8753                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
8754                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
8755                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
8756                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
8757                    	,	.GenLcl_Req_User( GenLcl_Req_User )
8758                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
8759                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
8760                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
8761                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
8762                    	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
8763       1/1          	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
8764       1/1          	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
8765       1/1          	,	.GenPrt_Req_Addr( u_Req_Addr )
8766                    	,	.GenPrt_Req_Be( u_Req_Be )
8767                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
8768       1/1          	,	.GenPrt_Req_Data( u_Req_Data )
8769       1/1          	,	.GenPrt_Req_Last( u_Req_Last )
8770       1/1          	,	.GenPrt_Req_Len1( u_Req_Len1 )
8771                    	,	.GenPrt_Req_Lock( u_Req_Lock )
8772                    	,	.GenPrt_Req_Opc( u_Req_Opc )
8773                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
8774                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
8775                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
8776                    	,	.GenPrt_Req_User( u_Req_User )
8777                    	,	.GenPrt_Req_Vld( u_Req_Vld )
8778                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
8779                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
8780                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
8781                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
8782                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
8783                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
8784                    	);
8785                    	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
8786                    		.GenLcl_Req_Addr( u_Req_Addr )
8787                    	,	.GenLcl_Req_Be( u_Req_Be )
8788                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
8789                    	,	.GenLcl_Req_Data( u_Req_Data )
8790                    	,	.GenLcl_Req_Last( u_Req_Last )
8791                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
8792                    	,	.GenLcl_Req_Lock( u_Req_Lock )
8793                    	,	.GenLcl_Req_Opc( u_Req_Opc )
8794                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
8795                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
8796                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
8797                    	,	.GenLcl_Req_User( u_Req_User )
8798                    	,	.GenLcl_Req_Vld( u_Req_Vld )
8799                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
8800                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
8801                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
8802                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
8803                    	,	.GenLcl_Rsp_Status( u_Rsp_Status )
8804                    	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
8805                    	,	.GenPrt_Req_Addr( Gen_Req_Addr )
8806                    	,	.GenPrt_Req_Be( Gen_Req_Be )
8807                    	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
8808                    	,	.GenPrt_Req_Data( Gen_Req_Data )
8809                    	,	.GenPrt_Req_Last( Gen_Req_Last )
8810                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
8811                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
8812                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
8813                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
8814                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
8815                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
8816                    	,	.GenPrt_Req_User( Gen_Req_User )
8817                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
8818                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
8819                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
8820                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
8821                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
8822                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
8823                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
8824                    	,	.Sys_Clk( Sys_Clk )
8825                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8826                    	,	.Sys_Clk_En( Sys_Clk_En )
8827                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8828                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8829                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8830                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8831                    	,	.Sys_Pwr_Idle( u_70_Idle )
8832                    	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
8833                    	);
8834                    	assign IdInfo_0_Id = Translation_0_Id;
8835                    	assign IdInfo_1_Id = Req1_KeyId;
8836                    	assign u_b16a = u_236 ? 2'b11 : 2'b0;
8837                    	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
8838                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8839                    		if ( ! Sys_Clk_RstN )
8840                    			Load &lt;= #1.0 ( 2'b0 );
8841                    		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
8842                    	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
8843                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8844                    		if ( ! Sys_Clk_RstN )
8845                    			NoPendingTrans &lt;= #1.0 ( 1'b1 );
8846                    		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
8847                    	assign RxInt_Rdy = RxIn_Rdy;
8848                    	assign Rx_Rdy = RxInt_Rdy;
8849                    	assign WakeUp_Rx = Rx_Vld;
8850                    	assign Sys_Pwr_WakeUp = WakeUp_Rx;
8851                    	assign u_f14a = RxIn_Data [106:93];
8852                    	assign Translation_0_Aperture = u_f14a [13:5];
8853                    	assign TxBypData = TxIn_Data [37:0];
8854                    	assign TxLcl_Data =
8855                    		{			{	TxIn_Data [107]
8856                    			,	TxIn_Data [106:93]
8857                    			,	TxIn_Data [92:89]
8858                    			,	TxIn_Data [88:87]
8859                    			,	TxIn_Data [86:80]
8860                    			,	TxIn_Data [79:49]
8861                    			,	TxIn_Data [48:41]
8862                    			,	TxIn_Data [40:38]
8863                    			}
8864                    		,
8865                    		TxBypData
8866                    		};
8867                    	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
8868                    	assign TxLcl_Head = TxIn_Head;
8869                    	assign Tx_Head = TxLcl_Head;
8870                    	assign TxLcl_Tail = TxIn_Tail;
8871                    	assign Tx_Tail = TxLcl_Tail;
8872                    	assign TxLcl_Vld = TxIn_Vld;
8873                    	assign Tx_Vld = TxLcl_Vld;
8874                    	assign WakeUp_Other = 1'b0;
8875                    	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
8876       <font color = "grey">unreachable  </font>	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
8877       <font color = "grey">unreachable  </font>	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
8878       <font color = "grey">unreachable  </font>	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
8879       <font color = "grey">unreachable  </font>	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
                   <font color = "red">==>  MISSING_ELSE</font>
8880       <font color = "grey">unreachable  </font>	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
8881       <font color = "grey">unreachable  </font>	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
8882       <font color = "grey">unreachable  </font>	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
8883                    	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
                   <font color = "red">==>  MISSING_ELSE</font>
8884                    	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1161.html" >rsnoc_z_H_R_G_T2_U_U_311f0b61</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8323
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8328
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8342
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8347
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8364
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8370
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8527
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8760
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1161.html" >rsnoc_z_H_R_G_T2_U_U_311f0b61</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6730</td>
<td class="rt">14</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3365</td>
<td class="rt">10</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3365</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1004</td>
<td class="rt">11</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">502</td>
<td class="rt">7</td>
<td class="rt">1.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">502</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">344</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5726</td>
<td class="rt">3</td>
<td class="rt">0.05  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2863</td>
<td class="rt">3</td>
<td class="rt">0.10  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2863</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1002[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8135[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc98[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1002_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1161.html" >rsnoc_z_H_R_G_T2_U_U_311f0b61</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">8527</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">8760</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8320</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8325</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">8331</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8339</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8344</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8361</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8367</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">8371</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">8396</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">8485</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">8563</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">8574</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8763</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8527       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8528       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8529       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8530       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8531       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8532       	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
           	 	                                  
8533       	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
           	 	                                      
8534       	);
           	  
8535       	assign Req1_AddMdL = Req1_AddNttp [30:8];
           	                                         
8536       	rsnoc_z_H_R_G_T2_O_U_de47e09b Io(
           	                                 
8537       		.Cxt_0( Cxt_0 )
           		               
8538       	,	.CxtUsed( CxtUsed )
           	 	                   
8539       	,	.Rdy( OrdRdy )
           	 	              
8540       	,	.Req_AddLd0( Req1_AddLd0 )
           	 	                          
8541       	,	.Req_AddMdL( Req1_AddMdL )
           	 	                          
8542       	,	.Req_Len1( Req1_Len1 )
           	 	                      
8543       	,	.Req_OpcT( Req1_OpcT )
           	 	                      
8544       	,	.Req_RouteId( Req1_RouteId )
           	 	                            
8545       	,	.Req_Strm( 1'b0 )
           	 	                 
8546       	,	.ReqRdy( TrnRdy )
           	 	                 
8547       	,	.ReqVld( ReqHead & TrnVld & ~ Req1_Urg )
           	 	                                        
8548       	,	.Sys_Clk( Sys_Clk )
           	 	                   
8549       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
8550       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8551       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8552       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8553       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8554       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8555       	,	.Sys_Pwr_Idle( )
           	 	                
8556       	,	.Sys_Pwr_WakeUp( )
           	 	                  
8557       	);
           	  
8558       	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy ) & ~ ( Req1_Urg );
           	                                                                    
8559       	assign TrnRdy = ReqRdy & ~ TrnGate;
           	                                   
8560       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
8561       		if ( ! Sys_Clk_RstN )
           		                     
8562       			ReqHead <= #1.0 ( 1'b1 );
           			                         
8563       		else if ( NextTrn )
           		                   
8564       			ReqHead <= #1.0 ( Pld_Last );
           			                             
8565       	rsnoc_z_H_R_G_T2_T_U_e0586fcc It(
           	                                 
8566       		.AddrBase( IdInfo_0_AddrBase )
           		                              
8567       	,	.Cmd_Echo( Req1_Echo )
           	 	                      
8568       	,	.Cmd_KeyId( Req1_KeyId )
           	 	                        
8569       	,	.Cmd_Len1( Req1_Len1 )
           	 	                      
8570       	,	.Cmd_Lock( Req1_Lock )
           	 	                      
8571       	,	.Cmd_OpcT( Req1_OpcT )
           	 	                      
8572       	,	.Cmd_RawAddr( Req1_RawAddr )
           	 	                            
8573       	,	.Cmd_RouteId( Req1_RouteId )
           	 	                            
8574       	,	.Cmd_Status( Req1_Status )
           	 	                          
8575       	,	.Cmd_User( Req1_User )
           	 	                      
8576       	,	.HitId( Translation_0_Id )
           	 	                          
8577       	,	.Pld_Data( Pld_Data )
           	 	                     
8578       	,	.Pld_Last( Pld_Last )
           	 	                     
8579       	,	.Rdy( TrnRdy )
           	 	              
8580       	,	.Rx_Data( RxErr_Data )
           	 	                      
8581       	,	.Rx_Head( RxErr_Head )
           	 	                      
8582       	,	.Rx_Rdy( RxErr_Rdy )
           	 	                    
8583       	,	.Rx_Tail( RxErr_Tail )
           	 	                      
8584       	,	.Rx_Vld( RxErr_Vld )
           	 	                    
8585       	,	.Sys_Clk( Sys_Clk )
           	 	                   
8586       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
8587       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8588       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8589       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8590       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8591       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8592       	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           	 	                             
8593       	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           	 	                                 
8594       	,	.Vld( TrnVld )
           	 	              
8595       	);
           	  
8596       	assign Req1_Addr = Req1_RawAddr;
           	                                
8597       	assign PipeIn_Addr = Req1_Addr;
           	                               
8598       	assign u_cb9b_0 = PipeIn_Addr;
           	                              
8599       	assign WrapTrRd = Req1_OpcT == 4'b0001;
           	                                       
8600       	assign WrapTrWr = Req1_OpcT == 4'b0101;
           	                                       
8601       	assign u_c4ee = Req1_Len1 [6:2];
           	                                
8602       	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_c4ee == 5'b0 );
           	                                                               
8603       	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8760       	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
8761       	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
8762       	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
8763       	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
8764       	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
8765       	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
8766       	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
8767       	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
8768       	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
8769       	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
8770       	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
8771       	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
8772       	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
8773       	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
8774       	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
8775       	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
8776       	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
8777       	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
8778       	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
8779       	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
8780       	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
8781       	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
8782       	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
8783       	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
8784       	);
           	  
8785       	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
           	                                            
8786       		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
8787       	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
8788       	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
8789       	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
8790       	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
8791       	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
8792       	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
8793       	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
8794       	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
8795       	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
8796       	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
8797       	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
8798       	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
8799       	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
8800       	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
8801       	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
8802       	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
8803       	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
8804       	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
8805       	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
8806       	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
8807       	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
8808       	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
8809       	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
8810       	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
8811       	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
8812       	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
8813       	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
8814       	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
8815       	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
8816       	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
8817       	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
8818       	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
8819       	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
8820       	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
8821       	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
8822       	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
8823       	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
8824       	,	.Sys_Clk( Sys_Clk )
           	 	                   
8825       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
8826       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8827       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8828       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8829       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8830       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8831       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
8832       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
8833       	);
           	  
8834       	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
8835       	assign IdInfo_1_Id = Req1_KeyId;
           	                                
8836       	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8320       	,	.ReqTx_Head( RxErr_Head )
           	<font color = "green">-1-</font> 	                         
8321       	,	.ReqTx_Rdy( RxErr_Rdy )
           <font color = "green">	==></font>
8322       	,	.ReqTx_Tail( RxErr_Tail )
           	<font color = "red">-2-</font> 	                         
8323       	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
8324       	,	.RspRx_Data( TxErr_Data )
           	 	                         
8325       	,	.RspRx_Head( TxErr_Head )
           	 	                         
8326       	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
8327       	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
8328       	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
8329       	,	.RspTx_Data( TxIn_Data )
           	 	                        
8330       	,	.RspTx_Head( TxIn_Head )
           	 	                        
8331       	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
8332       	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
8333       	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
8334       	,	.SubFound( Translation_0_SubFound )
           	 	                                   
8335       	,	.Sys_Clk( Sys_Clk )
           	 	                   
8336       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
8337       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8338       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8339       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8340       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8341       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8342       	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
8343       	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
8344       	,	.WrCxt( ErrWrCxt )
           	 	                  
8345       	);
           	  
8346       	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
8347       	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
8348       	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
8349       	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
8350       	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
8351       	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
8352       	assign Rsp1_Vld = Rsp0_Vld;
           	                           
8353       	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
8354       	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
8355       	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
8356       	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
8357       	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
8358       	assign CxtPkt_AddLd0 = u_1002 [17:10];
           	                                      
8359       	assign CxtPkt_Addr4Be = u_1002 [8:7];
           	                                     
8360       	assign CxtPkt_Echo = u_1002 [24:22];
           	                                    
8361       	assign CxtPkt_Head = u_1002 [9];
           	                                
8362       	assign CxtPkt_Len1 = u_1002 [31:25];
           	                                    
8363       	assign CxtPkt_OpcT = u_1002 [21:18];
           	                                    
8364       	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
8365       	assign u_b46 = Cxt_0;
           	                     
8366       	assign CxtRsp1_Head = u_b46 [9];
           	                                
8367       	assign Rsp1_Head = CxtRsp1_Head;
           	                                
8368       	assign Rsp_Head = Rsp1_Head;
           	                            
8369       	assign RxPkt_Head = Rsp_Head;
           	                             
8370       	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
8371       	assign Rsp1_Last = Rsp0_Last;
           	                             
8372       	assign Rsp_Last = Rsp1_Last;
           	                            
8373       	assign RxPkt_Last = Rsp_Last;
           	                             
8374       	assign CxtRsp1_OpcT = u_b46 [21:18];
           	                                    
8375       	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
8376       	assign RxPkt_Opc = Rsp_OpcT;
           	                            
8377       	assign CxtRsp1_Addr4Be = u_b46 [8:7];
           	                                     
8378       	assign CxtRsp1_Len1 = u_b46 [31:25];
           	                                    
8379       	assign Rsp_Be =
           	               
8380       		RspBe
           		     
8381       		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
8382       	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
8383       	assign Rsp1_Data = Rsp0_Data;
           	                             
8384       	assign Rsp_Data = Rsp1_Data;
           	                            
8385       	assign Rsp_DataLast = Rsp_Last;
           	                               
8386       	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
8387       	assign Rsp1_Status = Rsp0_Status;
           	                                 
8388       	assign Rsp2_Status = Rsp1_Status;
           	                                 
8389       	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
8390       	assign RxPkt_Pld = Rsp_Pld;
           	                           
8391       	assign RxPkt_Status = Rsp_Status;
           	                                 
8392       	assign Rsp_Vld = Rsp1_Vld;
           	                          
8393       	assign RxPkt_Vld = Rsp_Vld;
           	                           
8394       	assign uu_1002_caseSel = { TxPktCxtId } ;
           	                                         
8395       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
8396       		if ( ! Sys_Clk_RstN )
           		                     
8397       			u_fc98 <= #1.0 ( 7'b0 );
           			                        
8398       		else if ( u_5717 )
           		                  
8399       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8325       	,	.RspRx_Head( TxErr_Head )
           	<font color = "green">-1-</font> 	                         
8326       	,	.RspRx_Rdy( TxErr_Rdy )
           <font color = "green">	==></font>
8327       	,	.RspRx_Tail( TxErr_Tail )
           	<font color = "red">-2-</font> 	                         
8328       	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
8329       	,	.RspTx_Data( TxIn_Data )
           	 	                        
8330       	,	.RspTx_Head( TxIn_Head )
           	 	                        
8331       	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
8332       	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
8333       	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
8334       	,	.SubFound( Translation_0_SubFound )
           	 	                                   
8335       	,	.Sys_Clk( Sys_Clk )
           	 	                   
8336       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
8337       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
8338       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
8339       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
8340       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
8341       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
8342       	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
8343       	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
8344       	,	.WrCxt( ErrWrCxt )
           	 	                  
8345       	);
           	  
8346       	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
8347       	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
8348       	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
8349       	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
8350       	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
8351       	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
8352       	assign Rsp1_Vld = Rsp0_Vld;
           	                           
8353       	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
8354       	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
8355       	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
8356       	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
8357       	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
8358       	assign CxtPkt_AddLd0 = u_1002 [17:10];
           	                                      
8359       	assign CxtPkt_Addr4Be = u_1002 [8:7];
           	                                     
8360       	assign CxtPkt_Echo = u_1002 [24:22];
           	                                    
8361       	assign CxtPkt_Head = u_1002 [9];
           	                                
8362       	assign CxtPkt_Len1 = u_1002 [31:25];
           	                                    
8363       	assign CxtPkt_OpcT = u_1002 [21:18];
           	                                    
8364       	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
8365       	assign u_b46 = Cxt_0;
           	                     
8366       	assign CxtRsp1_Head = u_b46 [9];
           	                                
8367       	assign Rsp1_Head = CxtRsp1_Head;
           	                                
8368       	assign Rsp_Head = Rsp1_Head;
           	                            
8369       	assign RxPkt_Head = Rsp_Head;
           	                             
8370       	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
8371       	assign Rsp1_Last = Rsp0_Last;
           	                             
8372       	assign Rsp_Last = Rsp1_Last;
           	                            
8373       	assign RxPkt_Last = Rsp_Last;
           	                             
8374       	assign CxtRsp1_OpcT = u_b46 [21:18];
           	                                    
8375       	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
8376       	assign RxPkt_Opc = Rsp_OpcT;
           	                            
8377       	assign CxtRsp1_Addr4Be = u_b46 [8:7];
           	                                     
8378       	assign CxtRsp1_Len1 = u_b46 [31:25];
           	                                    
8379       	assign Rsp_Be =
           	               
8380       		RspBe
           		     
8381       		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
8382       	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
8383       	assign Rsp1_Data = Rsp0_Data;
           	                             
8384       	assign Rsp_Data = Rsp1_Data;
           	                            
8385       	assign Rsp_DataLast = Rsp_Last;
           	                               
8386       	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
8387       	assign Rsp1_Status = Rsp0_Status;
           	                                 
8388       	assign Rsp2_Status = Rsp1_Status;
           	                                 
8389       	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
8390       	assign RxPkt_Pld = Rsp_Pld;
           	                           
8391       	assign RxPkt_Status = Rsp_Status;
           	                                 
8392       	assign Rsp_Vld = Rsp1_Vld;
           	                          
8393       	assign RxPkt_Vld = Rsp_Vld;
           	                           
8394       	assign uu_1002_caseSel = { TxPktCxtId } ;
           	                                         
8395       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
8396       		if ( ! Sys_Clk_RstN )
           		                     
8397       			u_fc98 <= #1.0 ( 7'b0 );
           			                        
8398       		else if ( u_5717 )
           		                  
8399       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8331       	,	.RspTx_Rdy( TxIn_Rdy )
           	<font color = "red">-1-</font> 	                      
8332       	,	.RspTx_Tail( TxIn_Tail )
           <font color = "red">	==></font>
8333       	,	.RspTx_Vld( TxIn_Vld )
           <font color = "red">	==></font>
8334       	,	.SubFound( Translation_0_SubFound )
           <font color = "green">	==></font>
8335       	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8339       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
8340       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
8341       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
8342       	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
8343       	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
8344       	,	.WrCxt( ErrWrCxt )
           	 	                  
8345       	);
           	  
8346       	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
8347       	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
8348       	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
8349       	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
8350       	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
8351       	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
8352       	assign Rsp1_Vld = Rsp0_Vld;
           	                           
8353       	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
8354       	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
8355       	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
8356       	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
8357       	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
8358       	assign CxtPkt_AddLd0 = u_1002 [17:10];
           	                                      
8359       	assign CxtPkt_Addr4Be = u_1002 [8:7];
           	                                     
8360       	assign CxtPkt_Echo = u_1002 [24:22];
           	                                    
8361       	assign CxtPkt_Head = u_1002 [9];
           	                                
8362       	assign CxtPkt_Len1 = u_1002 [31:25];
           	                                    
8363       	assign CxtPkt_OpcT = u_1002 [21:18];
           	                                    
8364       	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
8365       	assign u_b46 = Cxt_0;
           	                     
8366       	assign CxtRsp1_Head = u_b46 [9];
           	                                
8367       	assign Rsp1_Head = CxtRsp1_Head;
           	                                
8368       	assign Rsp_Head = Rsp1_Head;
           	                            
8369       	assign RxPkt_Head = Rsp_Head;
           	                             
8370       	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
8371       	assign Rsp1_Last = Rsp0_Last;
           	                             
8372       	assign Rsp_Last = Rsp1_Last;
           	                            
8373       	assign RxPkt_Last = Rsp_Last;
           	                             
8374       	assign CxtRsp1_OpcT = u_b46 [21:18];
           	                                    
8375       	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
8376       	assign RxPkt_Opc = Rsp_OpcT;
           	                            
8377       	assign CxtRsp1_Addr4Be = u_b46 [8:7];
           	                                     
8378       	assign CxtRsp1_Len1 = u_b46 [31:25];
           	                                    
8379       	assign Rsp_Be =
           	               
8380       		RspBe
           		     
8381       		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
8382       	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
8383       	assign Rsp1_Data = Rsp0_Data;
           	                             
8384       	assign Rsp_Data = Rsp1_Data;
           	                            
8385       	assign Rsp_DataLast = Rsp_Last;
           	                               
8386       	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
8387       	assign Rsp1_Status = Rsp0_Status;
           	                                 
8388       	assign Rsp2_Status = Rsp1_Status;
           	                                 
8389       	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
8390       	assign RxPkt_Pld = Rsp_Pld;
           	                           
8391       	assign RxPkt_Status = Rsp_Status;
           	                                 
8392       	assign Rsp_Vld = Rsp1_Vld;
           	                          
8393       	assign RxPkt_Vld = Rsp_Vld;
           	                           
8394       	assign uu_1002_caseSel = { TxPktCxtId } ;
           	                                         
8395       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
8396       		if ( ! Sys_Clk_RstN )
           		                     
8397       			u_fc98 <= #1.0 ( 7'b0 );
           			                        
8398       		else if ( u_5717 )
           		                  
8399       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8344       	,	.WrCxt( ErrWrCxt )
           	<font color = "green">-1-</font> 	                  
8345       	);
           <font color = "green">	==></font>
8346       	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	<font color = "red">-2-</font>                                       
8347       	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8361       	assign CxtPkt_Head = u_1002 [9];
           	<font color = "green">-1-</font>                                
8362       	assign CxtPkt_Len1 = u_1002 [31:25];
           <font color = "green">	==></font>
8363       	assign CxtPkt_OpcT = u_1002 [21:18];
           	<font color = "red">-2-</font>                                    
8364       	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8367       	assign Rsp1_Head = CxtRsp1_Head;
           	<font color = "green">-1-</font>                                
8368       	assign Rsp_Head = Rsp1_Head;
           <font color = "green">	==></font>
8369       	assign RxPkt_Head = Rsp_Head;
           	<font color = "red">-2-</font>                             
8370       	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8371       	assign Rsp1_Last = Rsp0_Last;
           	<font color = "red">-1-</font>                             
8372       	assign Rsp_Last = Rsp1_Last;
           <font color = "green">	==></font>
8373       	assign RxPkt_Last = Rsp_Last;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8396       		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
8397       			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "red">			==></font>
8398       		else if ( u_5717 )
           <font color = "red">		==></font>
8399       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
8400       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
8401       		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
8402       			u_8135 <= #1.0 ( 3'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8485       	,	.Cxt_Head( CxtPkt_Head )
           	<font color = "green">-1-</font> 	                        
8486       	,	.Cxt_Len1( CxtPkt_Len1 )
           <font color = "green">	==></font>
8487       	,	.Cxt_OpcT( CxtPkt_OpcT )
           	<font color = "red">-2-</font> 	                        
8488       	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8563       		else if ( NextTrn )
           		<font color = "red">-1-</font>                   
8564       			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
8565       	rsnoc_z_H_R_G_T2_T_U_e0586fcc It(
           <font color = "red">	==></font>
8566       		.AddrBase( IdInfo_0_AddrBase )
           <font color = "red">		==></font>
8567       	,	.Cmd_Echo( Req1_Echo )
           <font color = "red">	==></font>
8568       	,	.Cmd_KeyId( Req1_KeyId )
           <font color = "red">	==></font>
8569       	,	.Cmd_Len1( Req1_Len1 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8574       	,	.Cmd_Status( Req1_Status )
           	<font color = "red">-1-</font> 	                          
8575       	,	.Cmd_User( Req1_User )
           <font color = "red">	==></font>
8576       	,	.HitId( Translation_0_Id )
           <font color = "red">	==></font>
8577       	,	.Pld_Data( Pld_Data )
           <font color = "red">	==></font>
8578       	,	.Pld_Last( Pld_Last )
           <font color = "green">	==></font>
8579       	,	.Rdy( TrnRdy )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8763       	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	<font color = "green">-1-</font> 	                                       
8764       	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           <font color = "green">	==></font>
8765       	,	.GenPrt_Req_Addr( u_Req_Addr )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8768       	,	.GenPrt_Req_Data( u_Req_Data )
           	<font color = "green">-1-</font> 	                              
8769       	,	.GenPrt_Req_Last( u_Req_Last )
           <font color = "green">	==></font>
8770       	,	.GenPrt_Req_Len1( u_Req_Len1 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_364129">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_311f0b61">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
