{"top":"global.Main",
"namespaces":{
  "global":{
    "modules":{
      "FF":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "metadata":{"verilog":{"verilog_string":"module FF(input I, output reg O, input CLK);\nalways @(posedge CLK) begin\n  O <= I;\nend\nendmodule"}}
      },
      "Main":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["arr",["Array",2,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "FF_inst0":{
            "modref":"global.FF"
          },
          "_magma_inline_wire0":{
            "modref":"corebit.wire"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          }
        },
        "connections":[
          ["self.CLK","FF_inst0.CLK"],
          ["self.I","FF_inst0.I"],
          ["_magma_inline_wire0.in","FF_inst0.O"],
          ["self.O","FF_inst0.O"],
          ["corebit_term_inst0.in","_magma_inline_wire0.out"]
        ],
        "metadata":{"inline_verilog":"\nassert property (@(posedge CLK) I |-> ##1 _magma_inline_wire0);\n\n\n\nassert property (@(posedge CLK) arr[0] |-> ##1 arr[1]);\n"}
      }
    }
  }
}
}
