{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 22:51:16 2018 " "Info: Processing started: Thu Dec 06 22:51:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|MemWrite " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|MemWrite\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[13\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[13\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[12\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[12\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[31\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[31\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[30\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[30\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[2\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[3\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[3\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[4\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[4\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[5\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[5\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[6\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[6\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[7\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[7\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[8\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[8\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[9\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[9\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[10\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[10\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[11\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[11\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[24\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[24\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[23\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[23\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[22\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[22\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[16\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[16\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[21\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[21\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[20\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[20\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[17\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[17\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[26\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[26\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[29\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[29\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[27\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[27\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[28\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[28\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[18\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[18\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[15\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[15\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[14\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[14\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[19\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[19\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|PCSrc " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|PCSrc\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUFlags " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUFlags\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUSrc " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUSrc\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[1\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|MemtoReg " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|MemtoReg\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[1\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[0\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[0\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[1\] " "Warning: Node \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[0\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[1\] " "Warning: Node \"armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "125 " "Warning: Found 125 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ALU:alu\|ALUFlags " "Info: Detected ripple clock \"armreduced:arm_cpu\|ALU:alu\|ALUFlags\" as buffer" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU:alu\|ALUFlags" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\]\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux22~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux22~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~3 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~3\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~2 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~2\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~4 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~4\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr2~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr2~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~5 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~5\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~3 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~3\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~2 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~2\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr1~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr1~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux39~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~2 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~2\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux41~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 779 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[22\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[22\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]~3 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]~3\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[23\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[23\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU:alu\|Mux34~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU:alu\|Mux34~0\" as buffer" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU:alu\|Mux34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU:alu\|Mux32~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU:alu\|Mux32~0\" as buffer" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU:alu\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a10~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[25\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[25\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 665 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux42~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux42~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 302 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux6~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ControlUnit:controlunit\|Mux6~0\" as buffer" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ControlUnit:controlunit\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 884 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a24~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[24\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[24\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 954 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a26~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\] register GPIO:uGPIO\|HEX1_R\[2\] 17.675 ns " "Info: Slack time is 17.675 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\]\" and destination register \"GPIO:uGPIO\|HEX1_R\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.743 ns + Largest register register " "Info: + Largest register to register requirement is 24.743 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.642 ns " "Info: + Latch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 22.642 ns " "Info: - Launch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 22.642 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.043 ns + Largest " "Info: + Largest clock skew is -0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.621 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.621 ns GPIO:uGPIO\|HEX1_R\[2\] 3 REG LCFF_X58_Y10_N1 1 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X58_Y10_N1; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.49 % ) " "Info: Total cell delay = 0.537 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 79.51 % ) " "Info: Total interconnect delay = 2.084 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 608 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 608; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\] 3 REG LCFF_X24_Y20_N1 6 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X24_Y20_N1; Fanout = 6; REG Node = 'armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.068 ns - Longest register register " "Info: - Longest register to register delay is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\] 1 REG LCFF_X24_Y20_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N1; Fanout = 6; REG Node = 'armreduced:arm_cpu\|RegisterFile:registerfile\|RD2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.413 ns) 1.980 ns GPIO:uGPIO\|HEX7_R~4 2 COMB LCCOMB_X12_Y16_N20 9 " "Info: 2: + IC(1.567 ns) + CELL(0.413 ns) = 1.980 ns; Loc. = LCCOMB_X12_Y16_N20; Fanout = 9; COMB Node = 'GPIO:uGPIO\|HEX7_R~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] GPIO:uGPIO|HEX7_R~4 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.722 ns) + CELL(0.366 ns) 7.068 ns GPIO:uGPIO\|HEX1_R\[2\] 3 REG LCFF_X58_Y10_N1 1 " "Info: 3: + IC(4.722 ns) + CELL(0.366 ns) = 7.068 ns; Loc. = LCFF_X58_Y10_N1; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { GPIO:uGPIO|HEX7_R~4 GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.779 ns ( 11.02 % ) " "Info: Total cell delay = 0.779 ns ( 11.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.289 ns ( 88.98 % ) " "Info: Total interconnect delay = 6.289 ns ( 88.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] GPIO:uGPIO|HEX7_R~4 GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} GPIO:uGPIO|HEX7_R~4 {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.567ns 4.722ns } { 0.000ns 0.413ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] GPIO:uGPIO|HEX7_R~4 GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { armreduced:arm_cpu|RegisterFile:registerfile|RD2[2] {} GPIO:uGPIO|HEX7_R~4 {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.567ns 4.722ns } { 0.000ns 0.413ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] register armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\] 4.635 ns " "Info: Slack time is 4.635 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\]\" and destination register \"armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.767 ns + Largest register register " "Info: + Largest register to register requirement is 8.767 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.642 ns " "Info: + Latch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.642 ns " "Info: - Launch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.269 ns + Largest " "Info: + Largest clock skew is -16.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.650 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 608 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 608; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\] 3 REG LCFF_X38_Y17_N9 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X38_Y17_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 18.919 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 18.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.870 ns) 2.932 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10 3 MEM M4K_X26_Y16 2 " "Info: 3: + IC(0.971 ns) + CELL(0.870 ns) = 2.932 ns; Loc. = M4K_X26_Y16; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 5.925 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\] 4 MEM M4K_X26_Y16 4 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.925 ns; Loc. = M4K_X26_Y16; Fanout = 4; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.275 ns) 7.171 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0 5 COMB LCCOMB_X25_Y19_N2 2 " "Info: 5: + IC(0.971 ns) + CELL(0.275 ns) = 7.171 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.378 ns) 7.806 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1 6 COMB LCCOMB_X25_Y19_N14 11 " "Info: 6: + IC(0.257 ns) + CELL(0.378 ns) = 7.806 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 11; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 665 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.419 ns) 8.521 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3 7 COMB LCCOMB_X25_Y19_N4 1 " "Info: 7: + IC(0.296 ns) + CELL(0.419 ns) = 8.521 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 9.067 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5 8 COMB LCCOMB_X25_Y19_N10 1 " "Info: 8: + IC(0.271 ns) + CELL(0.275 ns) = 9.067 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 9.770 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4 9 COMB LCCOMB_X25_Y19_N16 2 " "Info: 9: + IC(0.265 ns) + CELL(0.438 ns) = 9.770 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.150 ns) 10.690 ns armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] 10 REG LCCOMB_X25_Y16_N26 67 " "Info: 10: + IC(0.770 ns) + CELL(0.150 ns) = 10.690 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 67; REG Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.271 ns) 11.753 ns armreduced:arm_cpu\|ALU:alu\|Mux34~0 11 COMB LCCOMB_X24_Y19_N30 1 " "Info: 11: + IC(0.792 ns) + CELL(0.271 ns) = 11.753 ns; Loc. = LCCOMB_X24_Y19_N30; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ALU:alu\|Mux34~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux34~0 } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.146 ns armreduced:arm_cpu\|ALU:alu\|ALUFlags 12 REG LCCOMB_X24_Y19_N20 3 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 12.146 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ALU:alu\|ALUFlags'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { armreduced:arm_cpu|ALU:alu|Mux34~0 armreduced:arm_cpu|ALU:alu|ALUFlags } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 12.887 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~1 13 COMB LCCOMB_X25_Y19_N0 1 " "Info: 13: + IC(0.466 ns) + CELL(0.275 ns) = 12.887 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { armreduced:arm_cpu|ALU:alu|ALUFlags armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.275 ns) 14.341 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~2 14 COMB LCCOMB_X25_Y19_N18 2 " "Info: 14: + IC(1.179 ns) + CELL(0.275 ns) = 14.341 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.415 ns) 15.019 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~1 15 COMB LCCOMB_X25_Y19_N6 1 " "Info: 15: + IC(0.263 ns) + CELL(0.415 ns) = 15.019 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 15.720 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2 16 COMB LCCOMB_X25_Y19_N12 1 " "Info: 16: + IC(0.263 ns) + CELL(0.438 ns) = 15.720 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 17.422 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2clkctrl 17 COMB CLKCTRL_G0 2 " "Info: 17: + IC(1.702 ns) + CELL(0.000 ns) = 17.422 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux38~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 18.919 ns armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] 18 REG LCCOMB_X34_Y19_N28 37 " "Info: 18: + IC(1.347 ns) + CELL(0.150 ns) = 18.919 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 37; REG Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.772 ns ( 41.08 % ) " "Info: Total cell delay = 7.772 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.147 ns ( 58.92 % ) " "Info: Total interconnect delay = 11.147 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux34~0 armreduced:arm_cpu|ALU:alu|ALUFlags armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux34~0 {} armreduced:arm_cpu|ALU:alu|ALUFlags {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl {} armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 0.792ns 0.243ns 0.466ns 1.179ns 0.263ns 0.263ns 1.702ns 1.347ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.415ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux34~0 armreduced:arm_cpu|ALU:alu|ALUFlags armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux34~0 {} armreduced:arm_cpu|ALU:alu|ALUFlags {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl {} armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 0.792ns 0.243ns 0.466ns 1.179ns 0.263ns 0.263ns 1.702ns 1.347ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.415ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux34~0 armreduced:arm_cpu|ALU:alu|ALUFlags armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux34~0 {} armreduced:arm_cpu|ALU:alu|ALUFlags {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl {} armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 0.792ns 0.243ns 0.466ns 1.179ns 0.263ns 0.263ns 1.702ns 1.347ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.415ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.132 ns - Longest register register " "Info: - Longest register to register delay is 4.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] 1 REG LCCOMB_X34_Y19_N28 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 37; REG Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.437 ns) 1.043 ns armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[0\]~185 2 COMB LCCOMB_X34_Y19_N0 32 " "Info: 2: + IC(0.606 ns) + CELL(0.437 ns) = 1.043 ns; Loc. = LCCOMB_X34_Y19_N0; Fanout = 32; COMB Node = 'armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[0\]~185'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 } "NODE_NAME" } } { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.660 ns) 4.132 ns armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\] 3 REG LCFF_X38_Y17_N9 2 " "Info: 3: + IC(2.429 ns) + CELL(0.660 ns) = 4.132 ns; Loc. = LCFF_X38_Y17_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu\|RegisterFile:registerfile\|Rf\[8\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.089 ns" { armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 26.55 % ) " "Info: Total cell delay = 1.097 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 73.45 % ) " "Info: Total interconnect delay = 3.035 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.132 ns" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 0.606ns 2.429ns } { 0.000ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux34~0 armreduced:arm_cpu|ALU:alu|ALUFlags armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.919 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux34~0 {} armreduced:arm_cpu|ALU:alu|ALUFlags {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux38~2clkctrl {} armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 0.792ns 0.243ns 0.466ns 1.179ns 0.263ns 0.263ns 1.702ns 1.347ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.415ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.132 ns" { armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0] {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]~185 {} armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3] {} } { 0.000ns 0.606ns 2.429ns } { 0.000ns 0.437ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10 register armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] -7.032 ns " "Info: Minimum slack time is -7.032 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10\" and destination register \"armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Shortest memory register " "Info: + Shortest memory to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10 1 MEM M4K_X26_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[23\] 2 MEM M4K_X26_Y22 19 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y22; Fanout = 19; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.419 ns) 4.402 ns armreduced:arm_cpu\|SrcB\[25\]~21 3 COMB LCCOMB_X28_Y21_N0 3 " "Info: 3: + IC(0.990 ns) + CELL(0.419 ns) = 4.402 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 3; COMB Node = 'armreduced:arm_cpu\|SrcB\[25\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] armreduced:arm_cpu|SrcB[25]~21 } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.799 ns armreduced:arm_cpu\|ALU:alu\|Add0~116 4 COMB LCCOMB_X28_Y21_N8 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.799 ns; Loc. = LCCOMB_X28_Y21_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ALU:alu\|Add0~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { armreduced:arm_cpu|SrcB[25]~21 armreduced:arm_cpu|ALU:alu|Add0~116 } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 5.476 ns armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] 5 REG LCCOMB_X28_Y21_N14 3 " "Info: 5: + IC(0.257 ns) + CELL(0.420 ns) = 5.476 ns; Loc. = LCCOMB_X28_Y21_N14; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { armreduced:arm_cpu|ALU:alu|Add0~116 armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.982 ns ( 72.72 % ) " "Info: Total cell delay = 3.982 ns ( 72.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.494 ns ( 27.28 % ) " "Info: Total interconnect delay = 1.494 ns ( 27.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] armreduced:arm_cpu|SrcB[25]~21 armreduced:arm_cpu|ALU:alu|Add0~116 armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] {} armreduced:arm_cpu|SrcB[25]~21 {} armreduced:arm_cpu|ALU:alu|Add0~116 {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 0.000ns 0.990ns 0.247ns 0.257ns } { 0.000ns 2.993ns 0.419ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.508 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 12.508 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.717 ns + Smallest " "Info: + Smallest clock skew is 12.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 15.436 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 15.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.870 ns) 2.932 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10 3 MEM M4K_X26_Y16 2 " "Info: 3: + IC(0.971 ns) + CELL(0.870 ns) = 2.932 ns; Loc. = M4K_X26_Y16; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a28~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 1024 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 5.925 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\] 4 MEM M4K_X26_Y16 4 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.925 ns; Loc. = M4K_X26_Y16; Fanout = 4; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.275 ns) 7.171 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0 5 COMB LCCOMB_X25_Y19_N2 2 " "Info: 5: + IC(0.971 ns) + CELL(0.275 ns) = 7.171 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Selector18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.378 ns) 7.806 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1 6 COMB LCCOMB_X25_Y19_N14 11 " "Info: 6: + IC(0.257 ns) + CELL(0.378 ns) = 7.806 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 11; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 665 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.419 ns) 8.521 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3 7 COMB LCCOMB_X25_Y19_N4 1 " "Info: 7: + IC(0.296 ns) + CELL(0.419 ns) = 8.521 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 9.067 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5 8 COMB LCCOMB_X25_Y19_N10 1 " "Info: 8: + IC(0.271 ns) + CELL(0.275 ns) = 9.067 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 9.770 ns armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4 9 COMB LCCOMB_X25_Y19_N16 2 " "Info: 9: + IC(0.265 ns) + CELL(0.438 ns) = 9.770 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|Mux43~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.150 ns) 10.690 ns armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] 10 REG LCCOMB_X25_Y16_N26 67 " "Info: 10: + IC(0.770 ns) + CELL(0.150 ns) = 10.690 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 67; REG Node = 'armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] } "NODE_NAME" } } { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.413 ns) 12.162 ns armreduced:arm_cpu\|ALU:alu\|Mux32~0 11 COMB LCCOMB_X24_Y19_N22 2 " "Info: 11: + IC(1.059 ns) + CELL(0.413 ns) = 12.162 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 2; COMB Node = 'armreduced:arm_cpu\|ALU:alu\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux32~0 } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.000 ns) 13.910 ns armreduced:arm_cpu\|ALU:alu\|Mux32~0clkctrl 12 COMB CLKCTRL_G1 32 " "Info: 12: + IC(1.748 ns) + CELL(0.000 ns) = 13.910 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'armreduced:arm_cpu\|ALU:alu\|Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { armreduced:arm_cpu|ALU:alu|Mux32~0 armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 15.436 ns armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] 13 REG LCCOMB_X28_Y21_N14 3 " "Info: 13: + IC(1.376 ns) + CELL(0.150 ns) = 15.436 ns; Loc. = LCCOMB_X28_Y21_N14; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.361 ns ( 41.21 % ) " "Info: Total cell delay = 6.361 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.075 ns ( 58.79 % ) " "Info: Total interconnect delay = 9.075 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux32~0 armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux32~0 {} armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 1.059ns 1.748ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.719 ns - Shortest memory " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source memory is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.661 ns) 2.719 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10 3 MEM M4K_X26_Y22 2 " "Info: 3: + IC(0.967 ns) + CELL(0.661 ns) = 2.719 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.31 % ) " "Info: Total cell delay = 0.661 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.058 ns ( 75.69 % ) " "Info: Total interconnect delay = 2.058 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux32~0 armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux32~0 {} armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 1.059ns 1.748ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.413ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux32~0 armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux32~0 {} armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 1.059ns 1.748ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.413ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] armreduced:arm_cpu|SrcB[25]~21 armreduced:arm_cpu|ALU:alu|Add0~116 armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23] {} armreduced:arm_cpu|SrcB[25]~21 {} armreduced:arm_cpu|ALU:alu|Add0~116 {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 0.000ns 0.990ns 0.247ns 0.257ns } { 0.000ns 2.993ns 0.419ns 0.150ns 0.420ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] armreduced:arm_cpu|ALU:alu|Mux32~0 armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl armreduced:arm_cpu|ALU:alu|ALUResult[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.436 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30] {} armreduced:arm_cpu|ControlUnit:controlunit|Selector18~0 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux17~1 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~3 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~5 {} armreduced:arm_cpu|ControlUnit:controlunit|Mux43~4 {} armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0] {} armreduced:arm_cpu|ALU:alu|Mux32~0 {} armreduced:arm_cpu|ALU:alu|Mux32~0clkctrl {} armreduced:arm_cpu|ALU:alu|ALUResult[25] {} } { 0.000ns 1.091ns 0.971ns 0.000ns 0.971ns 0.257ns 0.296ns 0.271ns 0.265ns 0.770ns 1.059ns 1.748ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.378ns 0.419ns 0.275ns 0.438ns 0.150ns 0.413ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.967ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 2953 " "Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 along 2953 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|PC\[31\] register armreduced:arm_cpu\|PC\[31\] 527 ps " "Info: Minimum slack time is 527 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|PC\[31\]\" and destination register \"armreduced:arm_cpu\|PC\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns + Shortest register register " "Info: + Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|PC\[31\] 1 REG LCFF_X30_Y15_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 2; REG Node = 'armreduced:arm_cpu\|PC\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns armreduced:arm_cpu\|PC\[31\]~88 2 COMB LCCOMB_X30_Y15_N28 1 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|PC\[31\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { armreduced:arm_cpu|PC[31] armreduced:arm_cpu|PC[31]~88 } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns armreduced:arm_cpu\|PC\[31\] 3 REG LCFF_X30_Y15_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 2; REG Node = 'armreduced:arm_cpu\|PC\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { armreduced:arm_cpu|PC[31]~88 armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.09 % ) " "Info: Total cell delay = 0.234 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 56.91 % ) " "Info: Total interconnect delay = 0.309 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { armreduced:arm_cpu|PC[31] armreduced:arm_cpu|PC[31]~88 armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { armreduced:arm_cpu|PC[31] {} armreduced:arm_cpu|PC[31]~88 {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.642 ns " "Info: + Latch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.642 ns " "Info: - Launch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 608 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 608; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns armreduced:arm_cpu\|PC\[31\] 3 REG LCFF_X30_Y15_N29 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 2; REG Node = 'armreduced:arm_cpu\|PC\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 608 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 608; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns armreduced:arm_cpu\|PC\[31\] 3 REG LCFF_X30_Y15_N29 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X30_Y15_N29; Fanout = 2; REG Node = 'armreduced:arm_cpu\|PC\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 107 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { armreduced:arm_cpu|PC[31] armreduced:arm_cpu|PC[31]~88 armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { armreduced:arm_cpu|PC[31] {} armreduced:arm_cpu|PC[31]~88 {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|PC[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|PC[31] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] UART_RXD CLOCK_27 8.776 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.776 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.116 ns + Longest pin register " "Info: + Longest pin to register delay is 9.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.447 ns) + CELL(0.150 ns) 7.479 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0 2 COMB LCCOMB_X20_Y18_N22 1 " "Info: 2: + IC(6.447 ns) + CELL(0.150 ns) = 7.479 ns; Loc. = LCCOMB_X20_Y18_N22; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 8.147 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1 3 COMB LCCOMB_X20_Y18_N18 4 " "Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 8.147 ns; Loc. = LCCOMB_X20_Y18_N18; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.419 ns) 9.032 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~5 4 COMB LCCOMB_X21_Y18_N14 1 " "Info: 4: + IC(0.466 ns) + CELL(0.419 ns) = 9.032 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.116 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] 5 REG LCFF_X21_Y18_N15 5 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.116 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 5; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 21.45 % ) " "Info: Total cell delay = 1.955 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.161 ns ( 78.55 % ) " "Info: Total interconnect delay = 7.161 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.116 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.116 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 6.447ns 0.248ns 0.466ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.420ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\] 3 REG LCFF_X21_Y18_N15 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 5; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.116 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.116 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~5 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 6.447ns 0.248ns 0.466ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.420ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDR\[4\] GPIO:uGPIO\|LEDR_R\[4\] 7.377 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDR\[4\]\" through register \"GPIO:uGPIO\|LEDR_R\[4\]\" is 7.377 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.663 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns GPIO:uGPIO\|LEDR_R\[4\] 3 REG LCFF_X28_Y15_N23 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N23; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[4] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[4] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.822 ns + Longest register pin " "Info: + Longest register to pin delay is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|LEDR_R\[4\] 1 REG LCFF_X28_Y15_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y15_N23; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|LEDR_R[4] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(2.808 ns) 6.822 ns LEDR\[4\] 2 PIN PIN_AD22 0 " "Info: 2: + IC(4.014 ns) + CELL(2.808 ns) = 6.822 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'LEDR\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { GPIO:uGPIO|LEDR_R[4] LEDR[4] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 41.16 % ) " "Info: Total cell delay = 2.808 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.014 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { GPIO:uGPIO|LEDR_R[4] LEDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { GPIO:uGPIO|LEDR_R[4] {} LEDR[4] {} } { 0.000ns 4.014ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[4] {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { GPIO:uGPIO|LEDR_R[4] LEDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { GPIO:uGPIO|LEDR_R[4] {} LEDR[4] {} } { 0.000ns 4.014ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw11\|c_state.S1 SW\[11\] CLOCK_27 -1.784 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S1\" (data pin = \"SW\[11\]\", clock pin = \"CLOCK_27\") is -1.784 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns GPIO:uGPIO\|key_detect:sw11\|c_state.S1 3 REG LCFF_X19_Y18_N27 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw11|c_state.S1 {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.351 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 PIN PIN_P1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 15; PIN Node = 'SW\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.150 ns) 2.267 ns GPIO:uGPIO\|key_detect:sw11\|c_state~35 2 COMB LCCOMB_X19_Y18_N26 1 " "Info: 2: + IC(1.118 ns) + CELL(0.150 ns) = 2.267 ns; Loc. = LCCOMB_X19_Y18_N26; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~35 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.351 ns GPIO:uGPIO\|key_detect:sw11\|c_state.S1 3 REG LCFF_X19_Y18_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.351 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw11|c_state~35 GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 52.45 % ) " "Info: Total cell delay = 1.233 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 47.55 % ) " "Info: Total interconnect delay = 1.118 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~35 GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { SW[11] {} SW[11]~combout {} GPIO:uGPIO|key_detect:sw11|c_state~35 {} GPIO:uGPIO|key_detect:sw11|c_state.S1 {} } { 0.000ns 0.000ns 1.118ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw11|c_state.S1 {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~35 GPIO:uGPIO|key_detect:sw11|c_state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { SW[11] {} SW[11]~combout {} GPIO:uGPIO|key_detect:sw11|c_state~35 {} GPIO:uGPIO|key_detect:sw11|c_state.S1 {} } { 0.000ns 0.000ns 1.118ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 51 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 22:51:17 2018 " "Info: Processing ended: Thu Dec 06 22:51:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
