Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug 13 10:00:30 2023
| Host         : DESKTOP-HV9NHA3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file four_wire_spi_methodology_drc_routed.rpt -pb four_wire_spi_methodology_drc_routed.pb -rpx four_wire_spi_methodology_drc_routed.rpx
| Design       : four_wire_spi
| Device       : xa7a12tcpg238-2I
| Speed File   : -2I
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
| TIMING-19 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on I_CS_F relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on I_DATA relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on I_MISO_DATA relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on I_RST relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on I_SCK relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on O_DATA relative to clock(s) I_CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on O_MOSI_CLK relative to clock(s) I_CLK
Related violations: <none>

TIMING-19#1 Warning
Missing input or output delay  
An output delay is missing on O_MOSI_CS_F relative to clock(s) I_CLK
Related violations: <none>

TIMING-20#1 Warning
Missing input or output delay  
An output delay is missing on O_MOSI_DATA relative to clock(s) I_CLK
Related violations: <none>


