// Seed: 3728017346
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
    , id_10,
    output logic id_7,
    input id_8,
    input id_9
);
  logic id_11;
  logic id_12, id_13;
  logic id_14;
  type_20(
      1, 1 && id_2 && 1, 1
  );
  assign id_12 = id_4 !== id_9;
  logic id_15 = id_14;
endmodule
