{
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "SRAM_MACRO": "sky130_sram_2kbyte_1rw1r_32x512_8",
    "INCLUDE_CONFIGS": [
        "$LVS_ROOT/tech/$PDK/lvs_config.base.json",
        "$LVS_ROOT/tech/$PDK/lvs_config.sram.json"
    ],
    "TOP_SOURCE": "user_project_wrapper",
    "TOP_LAYOUT": "$TOP_SOURCE",
    "EXTRACT_FLATGLOB": [
        ""
    ],
    "EXTRACT_ABSTRACT": [
        "*__fill_*",
        "*__fakediode_*",
        "*__tapvpwrvgnd_*"
    ],
    "LVS_FLATTEN": [
        ""
    ],
    "LVS_NOFLATTEN": [
        ""
    ],
    "LVS_IGNORE": [
        ""
    ],
    "LVS_SPICE_FILES": [
        "$PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice",
        "$PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice",
        "$PDK_ROOT/$PDK/libs.ref/sky130_sram_macros/spice/sky130_sram_2kbyte_1rw1r_32x512_8.spice"
    ],
    "LVS_VERILOG_FILES": [
        "$UPRJ_ROOT/verilog/gl/SLRV.v",
        "$UPRJ_ROOT/verilog/gl/scoreboard_top.v",
        "$UPRJ_ROOT/verilog/gl/s3chip.v",
        "$UPRJ_ROOT/verilog/gl/SLOPEDETECT.v",
        "$UPRJ_ROOT/verilog/gl/macp_top.v",
        "$UPRJ_ROOT/verilog/gl/$TOP_SOURCE.v"
    ],
    "LAYOUT_FILE": "$UPRJ_ROOT/gds/$TOP_LAYOUT.gds"
}
