<profile>

<section name = "Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'" level="0">
<item name = "Date">Thu Sep 11 18:20:11 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.094 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 72.000 ns, 72.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_1">16, 16, 1, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 41, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln47_fu_264_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln47_fu_258_p2">icmp, 0, 0, 10, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 5, 10</column>
<column name="i_fu_108">9, 2, 5, 10</column>
<column name="map_buf_0_loc_0_out">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_108">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, return value</column>
<column name="map_buf_0_load">in, 32, ap_none, map_buf_0_load, scalar</column>
<column name="map_buf_0">out, 32, ap_vld, map_buf_0, pointer</column>
<column name="map_buf_0_ap_vld">out, 1, ap_vld, map_buf_0, pointer</column>
<column name="map_buf_15">out, 4, ap_vld, map_buf_15, pointer</column>
<column name="map_buf_15_ap_vld">out, 1, ap_vld, map_buf_15, pointer</column>
<column name="map_buf_14">out, 2, ap_vld, map_buf_14, pointer</column>
<column name="map_buf_14_ap_vld">out, 1, ap_vld, map_buf_14, pointer</column>
<column name="map_buf_13">out, 3, ap_vld, map_buf_13, pointer</column>
<column name="map_buf_13_ap_vld">out, 1, ap_vld, map_buf_13, pointer</column>
<column name="map_buf_12">out, 3, ap_vld, map_buf_12, pointer</column>
<column name="map_buf_12_ap_vld">out, 1, ap_vld, map_buf_12, pointer</column>
<column name="map_buf_11">out, 4, ap_vld, map_buf_11, pointer</column>
<column name="map_buf_11_ap_vld">out, 1, ap_vld, map_buf_11, pointer</column>
<column name="map_buf_10">out, 4, ap_vld, map_buf_10, pointer</column>
<column name="map_buf_10_ap_vld">out, 1, ap_vld, map_buf_10, pointer</column>
<column name="map_buf_9">out, 4, ap_vld, map_buf_9, pointer</column>
<column name="map_buf_9_ap_vld">out, 1, ap_vld, map_buf_9, pointer</column>
<column name="map_buf_8">out, 4, ap_vld, map_buf_8, pointer</column>
<column name="map_buf_8_ap_vld">out, 1, ap_vld, map_buf_8, pointer</column>
<column name="map_buf_7">out, 1, ap_vld, map_buf_7, pointer</column>
<column name="map_buf_7_ap_vld">out, 1, ap_vld, map_buf_7, pointer</column>
<column name="map_buf_6">out, 2, ap_vld, map_buf_6, pointer</column>
<column name="map_buf_6_ap_vld">out, 1, ap_vld, map_buf_6, pointer</column>
<column name="map_buf_5">out, 3, ap_vld, map_buf_5, pointer</column>
<column name="map_buf_5_ap_vld">out, 1, ap_vld, map_buf_5, pointer</column>
<column name="map_buf_4">out, 3, ap_vld, map_buf_4, pointer</column>
<column name="map_buf_4_ap_vld">out, 1, ap_vld, map_buf_4, pointer</column>
<column name="map_buf_3">out, 1, ap_vld, map_buf_3, pointer</column>
<column name="map_buf_3_ap_vld">out, 1, ap_vld, map_buf_3, pointer</column>
<column name="map_buf_2">out, 2, ap_vld, map_buf_2, pointer</column>
<column name="map_buf_2_ap_vld">out, 1, ap_vld, map_buf_2, pointer</column>
<column name="map_buf_1">out, 1, ap_vld, map_buf_1, pointer</column>
<column name="map_buf_1_ap_vld">out, 1, ap_vld, map_buf_1, pointer</column>
<column name="map_buf_0_loc_0_out">out, 32, ap_vld, map_buf_0_loc_0_out, pointer</column>
<column name="map_buf_0_loc_0_out_ap_vld">out, 1, ap_vld, map_buf_0_loc_0_out, pointer</column>
</table>
</item>
</section>
</profile>
