// Seed: 3278604252
module module_0;
  reg id_1;
  id_3(
      .id_0(id_2), .id_1(1), .id_2(id_1), .id_3(1), .id_4("")
  );
  tri  id_4 = (id_2);
  wire id_5;
  always @(1) id_1 <= 1;
  assign id_2 = 1;
  wire id_6;
  tri0 id_7 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(id_2) id_1 <= id_2;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
