INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/comp3bit/comp3bit.srcs/sources_1/new/cmp_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_gate
INFO: [VRFC 10-311] analyzing module cmp_dataflow
INFO: [VRFC 10-311] analyzing module cmp_behavioral
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/comp3bit/comp3bit.srcs/sim_1/new/cmp_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_tb
