// Seed: 1430023625
module module_0 (
    input reg id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    input id_12,
    output id_13,
    output id_14,
    input id_15
);
  assign id_2 = 1;
  assign id_7 = ~id_15;
  logic   id_16;
  supply1 id_17;
  logic id_18, id_19, id_20;
  integer id_21;
  type_32(
      1, 1, id_5
  );
  logic id_22 = 1;
  always @(posedge id_0 or posedge id_12) {1, id_12} <= 1;
  type_34 id_23 (
      .id_0(id_12),
      .id_1(1),
      .id_2(id_0),
      .id_3(1'b0),
      .id_4(id_18 == 1'b0),
      .id_5(id_13),
      .id_6(id_1 == (1'b0 ? id_6 : id_17[1 : 1])),
      .id_7(id_15.id_21)
  );
  logic id_24;
endmodule
