# Tiny Tapeout project information
project:
  title:        "C2S2 Convolution Block"      # Project title
  author:       "Arjun Saini, Judith Osei-Tete"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This module implements a discrete array convolution on two input arrays"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_c2s2_convolution_block"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "convolution_block.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "input 1 bit 0"
  ui[1]: "input 1 bit 1"
  ui[2]: "input 1 bit 2"
  ui[3]: "input 1 bit 3"
  ui[4]: "input 2 bit 0"
  ui[5]: "input 2 bit 1"
  ui[6]: "input 2 bit 2"
  ui[7]: "input 2 bit 3"

  # Outputs
  uo[0]: "output 1 bit 0" 
  uo[1]: "output 1 bit 1" 
  uo[2]: "output 1 bit 2" 
  uo[3]: "output 1 bit 3" 
  uo[4]: "output 2 bit 0" 
  uo[5]: "output 2 bit 1" 
  uo[6]: "output 2 bit 2" 
  uo[7]: "output 2 bit 3" 

  # Bidirectional pins
  uio[0]: "filter 1 bit 0" 
  uio[1]: "filter 1 bit 1" 
  uio[2]: "filter 1 bit 2" 
  uio[3]: "filter 1 bit 3" 
  uio[4]: "filter 2 bit 0" 
  uio[5]: "filter 2 bit 1" 
  uio[6]: "filter 2 bit 2" 
  uio[7]: "filter 2 bit 3" 

# Do not change!
yaml_version: 6
