Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../top.vhd" into library work
Parsing entity <top>.
Parsing architecture <behavioral> of entity <top>.
Parsing VHDL file "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" into library work
Parsing entity <cpu>.
Parsing architecture <behavioral> of entity <cpu>.
Parsing VHDL file "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../umem.vhd" into library work
Parsing entity <umem>.
Parsing architecture <behavioral> of entity <umem>.
Parsing VHDL file "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../vga_motor.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <Behavioral> of entity <vga_motor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <behavioral>) from library <work>.

Elaborating entity <cpu> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 37: Using initial value "0000000000000000" for helpr since it is never assigned

Elaborating entity <umem> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../umem.vhd" Line 95: Assignment to c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../umem.vhd" Line 96: Assignment to o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 335: Assignment to c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 340: Assignment to z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 341: Assignment to n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 342: Assignment to c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/edu/leoar200/Desktop/proj/cpu-synthdir/xst/synth/../../../cpu.vhd" Line 343: Assignment to o ignored, since the identifier is never used

Elaborating entity <VGA_MOTOR> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/edu/leoar200/Desktop/proj/top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "/edu/leoar200/Desktop/proj/cpu.vhd".
WARNING:Xst:647 - Input <buttons<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <color<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x16-bit single-port RAM <Mram_pm> for signal <pm>.
    Found 16-bit register for signal <ir>.
    Found 8-bit register for signal <pc>.
    Found 8-bit register for signal <vga_data>.
    Found 16-bit register for signal <gmux<0>>.
    Found 16-bit register for signal <gmux<1>>.
    Found 16-bit register for signal <gmux<2>>.
    Found 16-bit register for signal <gmux<3>>.
    Found 8-bit register for signal <asr>.
    Found 16-bit register for signal <ar>.
    Found 4-bit register for signal <sr>.
    Found 2-bit register for signal <sel>.
    Found 8-bit adder for signal <pc[7]_GND_5_o_add_11_OUT> created at line 1241.
    Found 16-bit adder for signal <ar[15]_buss[15]_add_53_OUT> created at line 325.
    Found 16-bit subtractor for signal <GND_5_o_GND_5_o_sub_55_OUT<15:0>> created at line 326.
    Found 16-bit 4-to-1 multiplexer for signal <sel[1]_gmux[3][15]_wide_mux_3_OUT> created at line 235.
    Found 16-bit 8-to-1 multiplexer for signal <buss> created at line 229.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 126 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <cpu> synthesized.

Synthesizing Unit <umem>.
    Related source file is "/edu/leoar200/Desktop/proj/umem.vhd".
WARNING:Xst:647 - Input <ir<11:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sr<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'umem', unconnected in block 'umem', is tied to its initial value.
WARNING:Xst:2999 - Signal 'op_mode', unconnected in block 'umem', is tied to its initial value.
WARNING:Xst:2999 - Signal 'address_mode', unconnected in block 'umem', is tied to its initial value.
    Found 32x32-bit single-port Read Only RAM <Mram_umem> for signal <umem>.
    Found 16x8-bit single-port Read Only RAM <Mram_op_mode> for signal <op_mode>.
    Found 4x8-bit single-port Read Only RAM <Mram_address_mode> for signal <address_mode>.
    Found 32-bit register for signal <upc>.
    Found 32-bit register for signal <supc>.
    Found 32-bit register for signal <lc>.
    Found 16-bit adder for signal <n0064[15:0]> created at line 127.
    Found 32-bit adder for signal <upc[31]_GND_6_o_add_23_OUT> created at line 152.
    Found 32-bit subtractor for signal <lc[31]_GND_6_o_sub_10_OUT<31:0>> created at line 108.
    Summary:
	inferred   3 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <umem> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/leoar200/Desktop/proj/vga_motor.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <picMem>, simulation mismatch.
    Found 6144x8-bit dual-port RAM <Mram_picMem> for signal <picMem>.
    Found 8-bit register for signal <data_buf>.
    Found 10-bit register for signal <xcoord>.
    Found 10-bit register for signal <ycoord>.
    Found 1-bit register for signal <we>.
    Found 8-bit register for signal <tilePixel>.
    Found 2-bit register for signal <ClkDiv>.
    Found 10-bit register for signal <Xpixel>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit register for signal <Ypixel>.
    Found 1-bit register for signal <Vsync>.
    Found 1-bit register for signal <blank>.
    Found 2-bit register for signal <command>.
    Found 20-bit adder for signal <pMemAddr> created at line 98.
    Found 20-bit adder for signal <n0103> created at line 105.
    Found 2-bit adder for signal <ClkDiv[1]_GND_7_o_add_32_OUT> created at line 1241.
    Found 10-bit adder for signal <Xpixel[9]_GND_7_o_add_36_OUT> created at line 144.
    Found 10-bit adder for signal <Ypixel[9]_GND_7_o_add_44_OUT> created at line 179.
    Found 7x7-bit multiplier for signal <Ypixel[9]_PWR_10_o_MuLt_24_OUT> created at line 1399.
    Found 10x7-bit multiplier for signal <ycoord[9]_PWR_10_o_MuLt_26_OUT> created at line 1399.
    Found 4x2-bit Read Only RAM for signal <_n0156>
    Found 8-bit comparator equal for signal <n0000> created at line 73
    Found 10-bit comparator greater for signal <PWR_10_o_Xpixel[9]_LessThan_41_o> created at line 158
    Found 10-bit comparator greater for signal <Xpixel[9]_PWR_10_o_LessThan_42_o> created at line 158
    Found 10-bit comparator greater for signal <GND_7_o_Ypixel[9]_LessThan_50_o> created at line 194
    Found 10-bit comparator greater for signal <Ypixel[9]_GND_7_o_LessThan_51_o> created at line 194
    Found 10-bit comparator greater for signal <PWR_10_o_Xpixel[9]_LessThan_52_o> created at line 213
    Found 10-bit comparator greater for signal <GND_7_o_Ypixel[9]_LessThan_53_o> created at line 213
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <VGA_MOTOR> synthesized.
RTL-Simplification CPUSTAT: 0.09 
RTL-BasicInf CPUSTAT: 0.21 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 1
 256x16-bit single-port RAM                            : 1
 32x32-bit single-port Read Only RAM                   : 1
 4x2-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 1
 6144x8-bit dual-port RAM                              : 1
# Multipliers                                          : 2
 10x7-bit multiplier                                   : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Registers                                            : 26
 1-bit register                                        : 4
 10-bit register                                       : 4
 16-bit register                                       : 6
 2-bit register                                        : 3
 32-bit register                                       : 3
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 7
 10-bit comparator greater                             : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 30
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Xpixel>: 1 register on signal <Xpixel>.
The following registers are absorbed into counter <Ypixel>: 1 register on signal <Ypixel>.
	Multiplier <Mmult_Ypixel[9]_PWR_10_o_MuLt_24_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_pMemAddr_Madd> in block <VGA_MOTOR> are combined into a MAC<Maddsub_Ypixel[9]_PWR_10_o_MuLt_24_OUT>.
	Multiplier <Mmult_ycoord[9]_PWR_10_o_MuLt_26_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_n0103_Madd> in block <VGA_MOTOR> are combined into a MAC<Maddsub_ycoord[9]_PWR_10_o_MuLt_26_OUT>.
INFO:Xst:3040 - The RAM <Mram_picMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <tilePixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 6144-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <n0103>         |          |
    |     diA            | connected to signal <switches>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 6144-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <pMemAddr>      |          |
    |     doB            | connected to signal <tilePixel>     |          |
    |     dorstB         | connected to signal <blank>         | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram__n0156> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data<1:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <VGA_MOTOR> synthesized (advanced).

Synthesizing (advanced) Unit <cpu>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
INFO:Xst:3039 - The RAM <Mram_pm> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <asr>           |          |
    |     diA            | connected to signal <buss>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <buss<7:0>>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).

Synthesizing (advanced) Unit <umem>.
The following registers are absorbed into counter <lc>: 1 register on signal <lc>.
INFO:Xst:3048 - The small RAM <Mram_op_mode> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ir>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_address_mode> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ir<9:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_umem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <upc<4:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <uaddr>         |          |
    -----------------------------------------------------------------------
Unit <umem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 1
 256x16-bit dual-port block RAM                        : 1
 32x32-bit single-port distributed Read Only RAM       : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 6144x8-bit dual-port block RAM                        : 1
# MACs                                                 : 2
 10x7-to-13-bit MAC                                    : 1
 7x7-to-13-bit MAC                                     : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit down counter                                   : 1
 8-bit up counter                                      : 1
# Registers                                            : 216
 Flip-Flops                                            : 216
# Comparators                                          : 7
 10-bit comparator greater                             : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <xcoord_8> has a constant value of 0 in block <VGA_MOTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <xcoord_9> has a constant value of 0 in block <VGA_MOTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ycoord_8> has a constant value of 0 in block <VGA_MOTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ycoord_9> has a constant value of 0 in block <VGA_MOTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lc_31> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_30> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_29> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_28> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_27> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_26> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_25> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_24> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_23> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_22> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_21> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_20> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_19> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_18> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_17> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_16> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_15> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_14> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_13> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_12> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_11> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_10> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_9> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_8> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_7> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_6> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_5> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_4> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_3> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_2> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_1> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lc_0> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <supc_5> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_6> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_7> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_8> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_9> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_10> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_11> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_12> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_13> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_14> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_15> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_16> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_17> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_18> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_19> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_20> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_21> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_22> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_23> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_24> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_25> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_26> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_27> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_28> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_29> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_30> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <supc_31> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_5> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_6> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_7> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_8> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_9> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_10> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_11> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_12> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_13> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_14> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_15> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_16> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_17> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_18> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_19> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_20> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_21> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_22> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_23> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_24> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_25> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_26> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_27> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_28> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_29> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_30> of sequential type is unconnected in block <umem>.
WARNING:Xst:2677 - Node <upc_31> of sequential type is unconnected in block <umem>.

Optimizing unit <top> ...

Optimizing unit <cpu> ...

Optimizing unit <umem> ...
WARNING:Xst:1293 - FF/Latch <supc_0> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <supc_1> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <supc_2> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <supc_3> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <supc_4> has a constant value of 0 in block <umem>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VGA_MOTOR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 3.
FlipFlop cpuComp/umemComp/upc_0 has been replicated 1 time(s)
FlipFlop cpuComp/umemComp/upc_1 has been replicated 1 time(s)
FlipFlop cpuComp/umemComp/upc_2 has been replicated 1 time(s)
FlipFlop cpuComp/umemComp/upc_3 has been replicated 1 time(s)
FlipFlop cpuComp/umemComp/upc_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 185
 Flip-Flops                                            : 185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 395
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 22
#      LUT2                        : 7
#      LUT3                        : 22
#      LUT4                        : 41
#      LUT5                        : 61
#      LUT6                        : 123
#      MUXCY                       : 44
#      MUXF7                       : 20
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 185
#      FD                          : 6
#      FDE                         : 157
#      FDRE                        : 22
# RAMS                             : 5
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 13
#      OBUF                        : 10
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             185  out of  18224     1%  
 Number of Slice LUTs:                  280  out of   9112     3%  
    Number used as Logic:               280  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    336
   Number with an unused Flip Flop:     151  out of    336    44%  
   Number with an unused LUT:            56  out of    336    16%  
   Number of fully used LUT-FF pairs:   129  out of    336    38%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 191   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.754ns (Maximum Frequency: 148.070MHz)
   Minimum input arrival time before clock: 3.339ns
   Maximum output required time after clock: 5.000ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.754ns (frequency: 148.070MHz)
  Total number of paths / destination ports: 21749 / 543
-------------------------------------------------------------------------
Delay:               6.754ns (Levels of Logic = 1)
  Source:            vga_motorComp/Ypixel_4 (FF)
  Destination:       vga_motorComp/Mram_picMem4 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga_motorComp/Ypixel_4 to vga_motorComp/Mram_picMem4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  vga_motorComp/Ypixel_4 (vga_motorComp/Ypixel_4)
     DSP48A1:A1->P4        4   4.560   0.683  vga_motorComp/Maddsub_Ypixel[9]_PWR_10_o_MuLt_24_OUT (vga_motorComp/pMemAddr<4>)
     RAMB16BWER:ADDRB5         0.350          vga_motorComp/Mram_picMem4
    ----------------------------------------
    Total                      6.754ns (5.357ns logic, 1.397ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              3.339ns (Levels of Logic = 3)
  Source:            btns (PAD)
  Destination:       cpuComp/gmux_3_4 (FF)
  Destination Clock: clk rising

  Data Path: btns to cpuComp/gmux_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  btns_IBUF (btns_IBUF)
     LUT5:I0->O            4   0.203   0.684  cpuComp/gmux[0][15]_gmux[0][15]_mux_41_OUT<4>1 (cpuComp/gmux[0][15]_gmux[0][15]_mux_41_OUT<4>)
     LUT4:I3->O            1   0.205   0.000  cpuComp/gmux_1_4_dpot (cpuComp/gmux_1_4_dpot)
     FDE:D                     0.102          cpuComp/gmux_1_4
    ----------------------------------------
    Total                      3.339ns (1.732ns logic, 1.607ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 1)
  Source:            vga_motorComp/Mram_picMem4 (RAM)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: vga_motorComp/Mram_picMem4 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1    1   1.850   0.579  vga_motorComp/Mram_picMem4 (vgaRed_2_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      5.000ns (4.421ns logic, 0.579ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.754|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 8.90 secs
 
--> 


Total memory usage is 464016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :    6 (   0 filtered)

