(declare-fun temp612_2 () (_ BitVec 64))
(declare-fun temp612_1 () (_ BitVec 64))
(declare-fun var922160 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp612_3 () (_ BitVec 64))
(declare-fun temp612_4 () (_ BitVec 64))
(declare-fun var987701 () (_ BitVec 64))
(declare-fun var1053248 () (_ BitVec 64))
(declare-fun temp612_6 () (_ BitVec 64))
(declare-fun temp612_5 () (_ BitVec 64))
(declare-fun temp612_7 () (_ BitVec 64))
(declare-fun var1577270 () (_ BitVec 64))
(declare-fun var1642817 () (_ BitVec 64))
(declare-fun temp612_9 () (_ BitVec 64))
(declare-fun temp612_8 () (_ BitVec 64))
(declare-fun temp612_10 () (_ BitVec 64))
(declare-fun var2691382 () (_ BitVec 64))
(declare-fun var2756929 () (_ BitVec 64))
(declare-fun temp612_11 () (_ BitVec 64))
(declare-fun var1380196 () (_ BitVec 64))
(declare-fun temp612_13 () (_ BitVec 64))
(declare-fun temp612_12 () (_ BitVec 64))
(declare-fun temp612_15 () (_ BitVec 64))
(declare-fun temp612_14 () (_ BitVec 64))
(declare-fun temp612_17 () (_ BitVec 64))
(declare-fun temp612_16 () (_ BitVec 64))
(declare-fun temp612_19 () (_ BitVec 64))
(declare-fun temp612_18 () (_ BitVec 64))
(declare-fun temp612_21 () (_ BitVec 64))
(declare-fun temp612_20 () (_ BitVec 64))
(declare-fun temp612_23 () (_ BitVec 64))
(declare-fun temp612_22 () (_ BitVec 64))
(declare-fun temp612_25 () (_ BitVec 64))
(declare-fun temp612_24 () (_ BitVec 64))
(declare-fun temp612_27 () (_ BitVec 64))
(declare-fun temp612_26 () (_ BitVec 64))
(declare-fun temp612_29 () (_ BitVec 64))
(declare-fun temp612_28 () (_ BitVec 64))
(declare-fun temp612_31 () (_ BitVec 64))
(declare-fun temp612_30 () (_ BitVec 64))
(declare-fun temp612_32 () (_ BitVec 64))
(declare-fun temp612_33 () (_ BitVec 64))
(declare-fun var1383429 () (_ BitVec 64))
(assert (= temp612_2 #x0000000000000000))
(assert (= temp612_1 temp612_2))
(assert (= var922160
   (ite (bvslt temp612_1 ARGNAME_input_NAMEEND_DIM)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp612_3
   (ite (= var922160 #x0000000000000001) ARGNAME_input_NAMEEND_DIM temp612_1)))
(assert (= temp612_4 #x0000000000000000))
(assert (= var987701 temp612_4))
(assert (= var1053248 var987701))
(assert (= temp612_6 #x0000000000000000))
(assert (= temp612_5 temp612_6))
(assert (= temp612_7 #x0000000000000000))
(assert (= var1577270 temp612_7))
(assert (= var1642817 var1577270))
(assert (= temp612_9 #x0000000000000000))
(assert (= temp612_8 temp612_9))
(assert (= temp612_10 #x0000000000000000))
(assert (= var2691382 temp612_10))
(assert (= var2756929 var2691382))
(assert (= temp612_11 #x0000000000000001))
(assert (= var1380196 temp612_11))
(assert (= temp612_13 #x0000000000000001))
(assert (= temp612_12 temp612_13))
(assert (= temp612_15 #xffffffffffffffff))
(assert (= temp612_14 temp612_15))
(assert (= temp612_17 #x0000000000000000))
(assert (= temp612_16 temp612_17))
(assert (= temp612_19 #xffffffffffffffff))
(assert (= temp612_18 temp612_19))
(assert (= temp612_21 #x0000000000000001))
(assert (= temp612_20 temp612_21))
(assert (= temp612_23 #x0000000000000000))
(assert (= temp612_22 temp612_23))
(assert (= temp612_25 #xfffffffffffffffe))
(assert (= temp612_24 temp612_25))
(assert (= temp612_27 #x0000000000000001))
(assert (= temp612_26 temp612_27))
(assert (= temp612_29 #xffffffffffffffff))
(assert (= temp612_28 temp612_29))
(assert (= temp612_31 #x0000000000000002))
(assert (= temp612_30 temp612_31))
(assert (= temp612_32 #x0000000000000001))
(assert (distinct var1383429 temp612_32))
(assert (= temp612_33 #x0000000000000002))
(assert (distinct var1383429 temp612_33))
(model-add temp612_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_1 () (_ BitVec 64) #x0000000000000000)
(model-add var922160
           ()
           (_ BitVec 64)
           (ite (bvsle ARGNAME_input_NAMEEND_DIM #x0000000000000000)
                #x0000000000000000
                #x0000000000000001))
(model-add temp612_3
           ()
           (_ BitVec 64)
           (ite (= (ite (bvsle ARGNAME_input_NAMEEND_DIM #x0000000000000000)
                        #x0000000000000000
                        #x0000000000000001)
                   #x0000000000000001)
                ARGNAME_input_NAMEEND_DIM
                #x0000000000000000))
(model-add temp612_4 () (_ BitVec 64) #x0000000000000000)
(model-add var987701 () (_ BitVec 64) #x0000000000000000)
(model-add var1053248 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_6 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_7 () (_ BitVec 64) #x0000000000000000)
(model-add var1577270 () (_ BitVec 64) #x0000000000000000)
(model-add var1642817 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_9 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_8 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_10 () (_ BitVec 64) #x0000000000000000)
(model-add var2691382 () (_ BitVec 64) #x0000000000000000)
(model-add var2756929 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_11 () (_ BitVec 64) #x0000000000000001)
(model-add var1380196 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_13 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_12 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_15 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_14 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_17 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_16 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_19 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_18 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_21 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_20 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_23 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_25 () (_ BitVec 64) #xfffffffffffffffe)
(model-add temp612_24 () (_ BitVec 64) #xfffffffffffffffe)
(model-add temp612_27 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_26 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_29 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_28 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_31 () (_ BitVec 64) #x0000000000000002)
(model-add temp612_30 () (_ BitVec 64) #x0000000000000002)
(model-add temp612_32 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_33 () (_ BitVec 64) #x0000000000000002)






