// Seed: 3927177963
module module_0 (
    input wor id_0,
    input wor id_1
);
  assign id_3 = id_0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    output tri0 id_2,
    output wor  id_3,
    input  wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_7;
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  wor  id_5,
    output tri0 id_6
);
  tri0 id_8;
  id_9(
      .id_0({id_8} & -1), .id_1(id_0), .id_2(-1), .id_3(-1'h0 == id_8)
  );
  assign id_1 = id_5;
  wire id_10, id_11;
  wire id_12;
  id_13(
      (1'h0)
  );
  assign id_9 = id_9;
  wire id_14;
  initial
  `define pp_15 0
  wire id_16, id_17, id_18;
  wire id_19;
  assign id_16 = id_8 && 1;
  tri0 id_20;
  wire id_21, id_22;
  wand id_23;
  id_24(
      id_20
  );
  assign id_23 = 1;
  bit id_25, id_26;
  wire id_27;
  wire id_28, id_29;
  always @(posedge -1) begin : LABEL_0
    id_25 <= #id_20 1'h0 && id_20;
  end
  wire id_30, id_31, id_32;
  wire id_33;
  assign id_6 = -1'b0;
  id_34(
      .id_0(), .id_1(-1), .id_2(id_27)
  );
endmodule
