

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_s'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.978 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50  |StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] ( I:3.63ns O:3.63ns )   --->   "%numReps_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 5 'read' 'numReps_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln523 = shl i32 %numReps_1, i32 10" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 6 'shl' 'shl_ln523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln523_1 = shl i32 %numReps_1, i32 8" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 7 'shl' 'shl_ln523_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln523 = sub i32 %shl_ln523, i32 %shl_ln523_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 8 'sub' 'sub_ln523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln523_2 = shl i32 %numReps_1, i32 4" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 9 'shl' 'shl_ln523_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%totalIters = add i32 %sub_ln523, i32 %shl_ln523_2" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 10 'add' 'totalIters' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%fence_ln526 = fence void @_ssdm_op_Fence, i32 %numReps, i32 4294967295, i64 %dma2dwc, i8 %out_V" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'fence' 'fence_ln526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (4.14ns)   --->   "%call_ln523 = call void @StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1, i32 %totalIters, i8 %out_V, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 12 'call' 'call_ln523' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 6.79>
ST_3 : Operation 13 [1/2] (6.79ns)   --->   "%call_ln523 = call void @StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1, i32 %totalIters, i8 %out_V, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 13 'call' 'call_ln523' <Predicate = true> <Delay = 6.79> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dma2dwc, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty_15, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 17 'ret' 'ret_ln572' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dma2dwc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_1         (read         ) [ 00100]
shl_ln523         (shl          ) [ 00000]
shl_ln523_1       (shl          ) [ 00000]
sub_ln523         (sub          ) [ 00000]
shl_ln523_2       (shl          ) [ 00000]
totalIters        (add          ) [ 00010]
fence_ln526       (fence        ) [ 00000]
call_ln523        (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln572         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dma2dwc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dma2dwc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="numReps_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="0" index="3" bw="64" slack="0"/>
<pin id="55" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln523/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="shl_ln523_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="0" index="1" bw="5" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln523/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="shl_ln523_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln523_1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sub_ln523_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln523/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="shl_ln523_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln523_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="totalIters_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="fence_ln526_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="0" index="3" bw="64" slack="0"/>
<pin id="92" dir="0" index="4" bw="8" slack="0"/>
<pin id="93" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln526/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="numReps_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="totalIters_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="59" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="69" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="75" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="80" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="102"><net_src comp="44" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="50" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<64u, 8u, 98u> : dma2dwc | {2 3 }
	Port: StreamingDataWidthConverter_Batch<64u, 8u, 98u> : numReps | {1 }
  - Chain level:
	State 1
	State 2
		totalIters : 1
		call_ln523 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|
| Operation|                                  Functional Unit                                 |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   call   | grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50 |   186   |   227   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|    sub   |                                  sub_ln523_fu_69                                 |    0    |    32   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|    add   |                                 totalIters_fu_80                                 |    0    |    32   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   read   |                               numReps_1_read_fu_44                               |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|          |                                  shl_ln523_fu_59                                 |    0    |    0    |
|    shl   |                                 shl_ln523_1_fu_64                                |    0    |    0    |
|          |                                 shl_ln523_2_fu_75                                |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   fence  |                                 fence_ln526_fu_87                                |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                  |   186   |   291   |
|----------|----------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| numReps_1_reg_99 |   32   |
|totalIters_reg_106|   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                       Total                                      |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   186  |   291  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   250  |   300  |
+-----------+--------+--------+--------+
