INFO-FLOW: Workspace /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1 opened at Tue Jan 17 15:37:17 PST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7vx690t-ffg1761-2 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 1.05 sec.
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 1.29 sec.
Execute     create_clock -period 3.33 -name default 
Execute       config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.4 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.08 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.84 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.95 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.91 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.31 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.04 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.76 sec.
Command         tidy_31 done; 4.85 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.5 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.88 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.03 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 908.242 ; gain = 459.035 ; free physical = 7670 ; free virtual = 14066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 908.242 ; gain = 459.035 ; free physical = 7670 ; free virtual = 14066
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.17 sec.
Execute           llvm-ld /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.01 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:103) in function 'void nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:485) in function 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>(FORWARD_REFERENCE const&, FORWARD_REFERENCE::accum_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:137) in function 'void nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<3u, 2u, 200u>' into 'nnet::scale_index<3u, 2u, 200u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 2u, 200u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:309).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, config4>' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:363).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<5u, 2u, 49u>' into 'nnet::scale_index<5u, 2u, 49u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 2u, 49u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:309).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, config7>' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:363).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<9u, 1u, 11u>' into 'nnet::scale_index<9u, 1u, 11u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<9u, 1u, 11u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:583).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:487).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_global_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config10>' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:489).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>' (firmware/nnet_utils/nnet_activation_stream.h:109).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>' (firmware/nnet_utils/nnet_activation_stream.h:105).
Command           transform done; 15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1036.242 ; gain = 587.035 ; free physical = 7559 ; free virtual = 13960
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_int<16> >::min' into 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/utils/x_hls_utils.h:88) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:465->firmware/nnet_utils/nnet_pooling_stream.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:562) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:572) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
Command           transform done; 0.76 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1036.242 ; gain = 587.035 ; free physical = 7555 ; free virtual = 13959
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:100) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:346) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:346) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:579) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 512-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:358) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:358) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:557:63).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:465:58).
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:308) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:313) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:314) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:308) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:313) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:314) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:565) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReadInput' (firmware/nnet_utils/nnet_pooling_stream.h:570) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'MaxPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:581) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:135) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:137) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:87) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 288.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 9216.
ERROR: [XFORM 203-504] Stop unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 4.14 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 21.21 sec.
Command       elaborate done; error code: 2; 46.63 sec.
Command     csynth_design done; error code: 2; 46.64 sec.
Command   ap_source done; error code: 1; 47.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1 opened at Tue Jan 17 15:40:10 PST 2023
Execute       config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data single -quiet 
Command         ap_part_info done; 1.1 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         get_default_platform 
Command       set_part done; 1.33 sec.
Execute       ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.49 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7vx690t-ffg1761-2 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data single -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 3.33 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.42 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.75 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.96 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.42 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.14 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Command         tidy_31 done; 5.1 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.91 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.04 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 970.094 ; gain = 536.891 ; free physical = 7597 ; free virtual = 14017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 970.094 ; gain = 536.891 ; free physical = 7597 ; free virtual = 14017
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.02 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:103) in function 'void nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:485) in function 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>(FORWARD_REFERENCE const&, FORWARD_REFERENCE::accum_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv1d_stream.h:17) in function 'void nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, ap_uint<FORWARD_REFERENCE::filt_width>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:137) in function 'void nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<3u, 2u, 200u>' into 'nnet::scale_index<3u, 2u, 200u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 2u, 200u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:309).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, config4>' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:363).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<5u, 2u, 49u>' into 'nnet::scale_index<5u, 2u, 49u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 2u, 49u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:309).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, config7>' into 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:318).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_encoded_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:363).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<9u, 1u, 11u>' into 'nnet::scale_index<9u, 1u, 11u>' (firmware/nnet_utils/nnet_conv_stream.h:65).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<9u, 1u, 11u>' into 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:20).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:583).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:143).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_encoded<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_1d_encoded_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:487).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_global_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config10>' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:489).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>' (firmware/nnet_utils/nnet_activation_stream.h:109).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>' (firmware/nnet_utils/nnet_activation_stream.h:105).
Command           transform done; 15.65 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 970.094 ; gain = 536.891 ; free physical = 7492 ; free virtual = 13911
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_int<16> >::min' into 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/utils/x_hls_utils.h:88) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:465->firmware/nnet_utils/nnet_pooling_stream.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:562) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:572) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
Command           transform done; 1.02 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 971.406 ; gain = 538.203 ; free physical = 7491 ; free virtual = 13911
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:100) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:346) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:346) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:579) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv1d_stream.h:42) into a 512-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:358) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:358) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:557:63).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:465:58).
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:308) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:313) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:314) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:308) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:313) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:314) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:565) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReadInput' (firmware/nnet_utils/nnet_pooling_stream.h:570) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'MaxPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:581) in function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:135) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:137) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:87) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 288.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 1536.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:99) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:135) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:87) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:99) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:135) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:137) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:87) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:99) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:479) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w8.V'  in dimension 1 with a block factor of 1536.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 256.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 8.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:96) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:350) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:350) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv1d_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:557) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config8::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:82) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv1d_stream.h:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.11' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:82) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_pack.V' (firmware/nnet_utils/nnet_pooling_stream.h:482) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:350) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:309:102), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:350) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:350) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv1d_stream.h:37:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1d_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv1d_stream.h:37:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv1d_stream.h:34) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:318->firmware/nnet_utils/nnet_pooling_stream.h:363->firmware/nnet_utils/nnet_pooling_stream.h:450) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_1d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_int<16> >::min' into 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/utils/x_hls_utils.h:88) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:465->firmware/nnet_utils/nnet_pooling_stream.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::min' into 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:562) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 12 process function(s): 
	 'Block__proc'
	 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>'
	 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>'
	 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>'
	 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>'
	 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>'
	 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>'
	 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>'.
Command           transform done; 483.82 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:114:1) in function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:358:93) to (firmware/nnet_utils/nnet_pooling_stream.h:309:17) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:358:93) to (firmware/nnet_utils/nnet_pooling_stream.h:309:17) in function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv1d_stream.h:49:114) to (firmware/nnet_utils/nnet_conv_stream.h:139:6) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv1d_stream.h:49:114) to (firmware/nnet_utils/nnet_conv_stream.h:139:6) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'... converting 5 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i3P.i3' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i5P.i4' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.17i9P.i5' into 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:54->firmware/nnet_utils/nnet_conv1d_stream.h:90).
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...1536 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...256 expression(s) balanced.
Command           transform done; 72.03 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:59 ; elapsed = 00:10:02 . Memory (MB): peak = 3210.117 ; gain = 2776.914 ; free physical = 6115 ; free virtual = 12545
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49:114) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49:114) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49:114) in function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config13>' to 'sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>' (firmware/nnet_utils/nnet_activation_stream.h:96:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config9>' to 'relu<array,array<ap_fixed,64u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config6>' to 'relu<array,array<ap_fixed,32u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config3>' to 'relu<array,array<ap_fixed,16u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' to 'pooling1d_cl<array,array<ap_fixed,32u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:86:102)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' to 'pooling1d_cl<array,array<ap_fixed,16u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:86:102)
WARNING: [XFORM 203-631] Renaming function 'nnet::global_pooling1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' to 'global_pooling1d_cl<array,array<ap_fixed,64u>,config10>' (firmware/nnet_utils/nnet_pooling_stream.h:572:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' to 'conv_1d_cl<array,array<ap_fixed,64u>,config8>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_1d_cl<array,array<ap_fixed,16u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'conv_1d_cl<array,array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' to 'compute_global_pool<array,array<ap_fixed,64u>,config10>' (firmware/nnet_utils/nnet_pooling_stream.h:466:1)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'conv_1d_cl<array,array<ap_fixed,64u>,config8>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'conv_1d_cl<array,array<ap_fixed,32u>,config5>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'conv_1d_cl<array,array<ap_fixed,16u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49) in function 'conv_1d_cl<array,array<ap_fixed,64u>,config8>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49) in function 'conv_1d_cl<array,array<ap_fixed,32u>,config5>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv1d_stream.h:49) in function 'conv_1d_cl<array,array<ap_fixed,16u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
Command           transform done; 117.86 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:57 ; elapsed = 00:12:00 . Memory (MB): peak = 3210.117 ; gain = 2776.914 ; free physical = 6126 ; free virtual = 12557
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 691.72 sec.
Command       elaborate done; 717.91 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<array,array<ap_fixed,16u>,config2>' to 'conv_1d_cl_array_array_ap_fixed_16u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config3>' to 'relu_array_array_ap_fixed_16u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling1d_cl<array,array<ap_fixed,16u>,config4>' to 'pooling1d_cl_array_array_ap_fixed_16u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<array,array<ap_fixed,32u>,config5>' to 'conv_1d_cl_array_array_ap_fixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config6>' to 'relu_array_array_ap_fixed_32u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling1d_cl<array,array<ap_fixed,32u>,config7>' to 'pooling1d_cl_array_array_ap_fixed_32u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<array,array<ap_fixed,64u>,config8>' to 'conv_1d_cl_array_array_ap_fixed_64u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,64u>,relu_config9>' to 'relu_array_array_ap_fixed_64u_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_global_pool<array,array<ap_fixed,64u>,config10>' to 'compute_global_pool_array_array_ap_fixed_64u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'global_pooling1d_cl<array,array<ap_fixed,64u>,config10>' to 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>' to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         preproc_iomode -model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         preproc_iomode -model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         preproc_iomode -model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         preproc_iomode -model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         preproc_iomode -model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         preproc_iomode -model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_1d_cl<array,array<ap_fixed,16u>,config2> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         apply_spec_resource_limit conv_1d_cl<array,array<ap_fixed,16u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling1d_cl<array,array<ap_fixed,16u>,config4> ...
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         apply_spec_resource_limit pooling1d_cl<array,array<ap_fixed,16u>,config4> 
INFO-FLOW: Configuring Module : conv_1d_cl<array,array<ap_fixed,32u>,config5> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         apply_spec_resource_limit conv_1d_cl<array,array<ap_fixed,32u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,32u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,32u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling1d_cl<array,array<ap_fixed,32u>,config7> ...
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         apply_spec_resource_limit pooling1d_cl<array,array<ap_fixed,32u>,config7> 
INFO-FLOW: Configuring Module : conv_1d_cl<array,array<ap_fixed,64u>,config8> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         apply_spec_resource_limit conv_1d_cl<array,array<ap_fixed,64u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,64u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,64u>,relu_config9> 
INFO-FLOW: Configuring Module : compute_global_pool<array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         apply_spec_resource_limit compute_global_pool<array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Configuring Module : global_pooling1d_cl<array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         apply_spec_resource_limit global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO-FLOW: Configuring Module : sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> ...
Execute         set_default_model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         apply_spec_resource_limit sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_1d_cl<array,array<ap_fixed,16u>,config2> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         cdfg_preprocess -model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,16u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling1d_cl<array,array<ap_fixed,16u>,config4> ...
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         cdfg_preprocess -model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         rtl_gen_preprocess pooling1d_cl<array,array<ap_fixed,16u>,config4> 
INFO-FLOW: Preprocessing Module: conv_1d_cl<array,array<ap_fixed,32u>,config5> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         cdfg_preprocess -model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,32u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,32u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling1d_cl<array,array<ap_fixed,32u>,config7> ...
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         cdfg_preprocess -model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         rtl_gen_preprocess pooling1d_cl<array,array<ap_fixed,32u>,config7> 
INFO-FLOW: Preprocessing Module: conv_1d_cl<array,array<ap_fixed,64u>,config8> ...
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         cdfg_preprocess -model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Command         cdfg_preprocess done; 1.19 sec.
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,64u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,64u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,64u>,relu_config9> 
INFO-FLOW: Preprocessing Module: compute_global_pool<array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         cdfg_preprocess -model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess compute_global_pool<array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Preprocessing Module: global_pooling1d_cl<array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         cdfg_preprocess -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO-FLOW: Preprocessing Module: sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> ...
Execute         set_default_model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         cdfg_preprocess -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         rtl_gen_preprocess sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 721.41 seconds; current allocated memory: 805.388 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 805.432 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         schedule -model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (3.644ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.41625ns, effective delay budget: 2.91375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' consists of the following:
	'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [209]  (0.87 ns)
	'phi' operation ('in_index_0_i_i_i_i_i49', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [104]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [207]  (1.51 ns)
	'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [208]  (1.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 806.327 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.sched.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish scheduling conv_1d_cl<array,array<ap_fixed,16u>,config2>.
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         bind -model conv_1d_cl<array,array<ap_fixed,16u>,config2> 
BIND OPTION: model=conv_1d_cl<array,array<ap_fixed,16u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 807.506 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.bind.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish binding conv_1d_cl<array,array<ap_fixed,16u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 807.773 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config3>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config3> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 808.496 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         schedule -model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 809.729 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.6 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.sched.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling pooling1d_cl<array,array<ap_fixed,16u>,config4>.
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         bind -model pooling1d_cl<array,array<ap_fixed,16u>,config4> 
BIND OPTION: model=pooling1d_cl<array,array<ap_fixed,16u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 811.469 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.bind.adb -f 
Command         db_write done; 0.57 sec.
INFO-FLOW: Finish binding pooling1d_cl<array,array<ap_fixed,16u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         schedule -model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.41625ns, effective delay budget: 2.91375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' consists of the following:
	'mul' operation of DSP[614] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [614]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 823.249 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.verbose.sched.rpt 
Command         syn_report done; 6.97 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.sched.adb -f 
Command         db_write done; 6.76 sec.
INFO-FLOW: Finish scheduling conv_1d_cl<array,array<ap_fixed,32u>,config5>.
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         bind -model conv_1d_cl<array,array<ap_fixed,32u>,config5> 
BIND OPTION: model=conv_1d_cl<array,array<ap_fixed,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.49 sec.
INFO: [HLS 200-111]  Elapsed time: 15.22 seconds; current allocated memory: 864.434 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.verbose.bind.rpt 
Command         syn_report done; 7.36 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.bind.adb -f 
Command         db_write done; 5.06 sec.
INFO-FLOW: Finish binding conv_1d_cl<array,array<ap_fixed,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         schedule -model relu<array,array<ap_fixed,32u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.52 seconds; current allocated memory: 864.982 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,32u>,relu_config6>.
Execute         set_default_model relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         bind -model relu<array,array<ap_fixed,32u>,relu_config6> 
BIND OPTION: model=relu<array,array<ap_fixed,32u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 866.327 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,32u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         schedule -model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 869.035 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.verbose.sched.rpt 
Command         syn_report done; 1.1 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.sched.adb -f 
Command         db_write done; 1.1 sec.
INFO-FLOW: Finish scheduling pooling1d_cl<array,array<ap_fixed,32u>,config7>.
Execute         set_default_model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         bind -model pooling1d_cl<array,array<ap_fixed,32u>,config7> 
BIND OPTION: model=pooling1d_cl<array,array<ap_fixed,32u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 872.385 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.verbose.bind.rpt 
Command         syn_report done; 1.13 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.bind.adb -f 
Command         db_write done; 1.15 sec.
INFO-FLOW: Finish binding pooling1d_cl<array,array<ap_fixed,32u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         schedule -model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.41625ns, effective delay budget: 2.91375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' consists of the following:
	'mul' operation of DSP[1808] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:96->firmware/nnet_utils/nnet_conv_stream.h:143->firmware/nnet_utils/nnet_conv1d_stream.h:55->firmware/nnet_utils/nnet_conv1d_stream.h:90) [1808]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.86 sec.
INFO: [HLS 200-111]  Elapsed time: 11.16 seconds; current allocated memory: 916.531 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.verbose.sched.rpt 
Command         syn_report done; 24.61 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.sched.adb -f 
Command         db_write done; 22.91 sec.
INFO-FLOW: Finish scheduling conv_1d_cl<array,array<ap_fixed,64u>,config8>.
Execute         set_default_model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         bind -model conv_1d_cl<array,array<ap_fixed,64u>,config8> 
BIND OPTION: model=conv_1d_cl<array,array<ap_fixed,64u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 8.53 sec.
INFO: [HLS 200-111]  Elapsed time: 56.05 seconds; current allocated memory: 971.033 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.verbose.bind.rpt 
Command         syn_report done; 26.91 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.bind.adb -f 
Command         db_write done; 23.53 sec.
INFO-FLOW: Finish binding conv_1d_cl<array,array<ap_fixed,64u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_64u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         schedule -model relu<array,array<ap_fixed,64u>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 50.56 seconds; current allocated memory: 972.487 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.sched.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,64u>,relu_config9>.
Execute         set_default_model relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         bind -model relu<array,array<ap_fixed,64u>,relu_config9> 
BIND OPTION: model=relu<array,array<ap_fixed,64u>,relu_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 975.062 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.bind.adb -f 
Command         db_write done; 0.92 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,64u>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         schedule -model compute_global_pool<array,array<ap_fixed,64u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_global_pool<array,array<ap_fixed,64u>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 976.274 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.sched.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling compute_global_pool<array,array<ap_fixed,64u>,config10>.
Execute         set_default_model compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         bind -model compute_global_pool<array,array<ap_fixed,64u>,config10> 
BIND OPTION: model=compute_global_pool<array,array<ap_fixed,64u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 977.451 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.bind.adb -f 
Command         db_write done; 0.55 sec.
INFO-FLOW: Finish binding compute_global_pool<array,array<ap_fixed,64u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         schedule -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'global_pooling1d_cl<array,array<ap_fixed,64u>,config10>'.
WARNING: [SCHED 204-68] The II Violation in module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' (Function: global_pooling1d_cl<array,array<ap_fixed,64u>,config10>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:572) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:572).
WARNING: [SCHED 204-68] The II Violation in module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' (Function: global_pooling1d_cl<array,array<ap_fixed,64u>,config10>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:572) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:572).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 979.061 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.verbose.sched.rpt 
Command         syn_report done; 1.45 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.sched.adb -f 
Command         db_write done; 1.24 sec.
INFO-FLOW: Finish scheduling global_pooling1d_cl<array,array<ap_fixed,64u>,config10>.
Execute         set_default_model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         bind -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
BIND OPTION: model=global_pooling1d_cl<array,array<ap_fixed,64u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 981.777 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.verbose.bind.rpt 
Command         syn_report done; 1.9 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.bind.adb -f 
Command         db_write done; 0.88 sec.
INFO-FLOW: Finish binding global_pooling1d_cl<array,array<ap_fixed,64u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.41625ns, effective delay budget: 2.91375ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' consists of the following:
	'mul' operation of DSP[281] ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) [281]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 982.854 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 984.959 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 985.278 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 986.472 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         schedule -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 986.588 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>.
Execute         set_default_model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         bind -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
BIND OPTION: model=sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 986.784 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.verbose.bind.rpt 
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<array,array<ap_fixed,1u>,sigmoid_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 988.592 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 2.17 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 2.15 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.13 sec.
INFO: [HLS 200-111]  Elapsed time: 13.46 seconds; current allocated memory: 1000.308 MB.
Execute         syn_report -verbosereport -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 5.9 sec.
Execute         db_write -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 1.82 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,16u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config3> 
Execute         rtl_gen_preprocess pooling1d_cl<array,array<ap_fixed,16u>,config4> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,32u>,relu_config6> 
Execute         rtl_gen_preprocess pooling1d_cl<array,array<ap_fixed,32u>,config7> 
Execute         rtl_gen_preprocess conv_1d_cl<array,array<ap_fixed,64u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,64u>,relu_config9> 
Execute         rtl_gen_preprocess compute_global_pool<array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess global_pooling1d_cl<array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         rtl_gen_preprocess sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 7.75 seconds; current allocated memory: 1001.537 MB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<array,array<ap_fixed,16u>,config2> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_32_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_array_array_ap_fixed_16u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1003.194 MB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/conv_1d_cl_array_array_ap_fixed_16u_config2_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/conv_1d_cl_array_array_ap_fixed_16u_config2_s 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s 
Execute         syn_report -csynth -model conv_1d_cl<array,array<ap_fixed,16u>,config2> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_16u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_1d_cl<array,array<ap_fixed,16u>,config2> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_16u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_cl<array,array<ap_fixed,16u>,config2> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model conv_1d_cl<array,array<ap_fixed,16u>,config2> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info conv_1d_cl<array,array<ap_fixed,16u>,config2> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config3> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1007.802 MB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config3_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config3> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config3_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config3> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config3_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config3> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config3> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config3> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config3> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config3> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling1d_cl<array,array<ap_fixed,16u>,config4> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_table_width16' to 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling1d_cl_array_array_ap_fixed_16u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1011.720 MB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,16u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/pooling1d_cl_array_array_ap_fixed_16u_config4_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,16u>,config4> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/pooling1d_cl_array_array_ap_fixed_16u_config4_s 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,16u>,config4> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s 
Execute         syn_report -csynth -model pooling1d_cl<array,array<ap_fixed,16u>,config4> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/pooling1d_cl_array_array_ap_fixed_16u_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling1d_cl<array,array<ap_fixed,16u>,config4> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/pooling1d_cl_array_array_ap_fixed_16u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling1d_cl<array,array<ap_fixed,16u>,config4> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.verbose.rpt 
Command         syn_report done; 0.69 sec.
Execute         db_write -model pooling1d_cl<array,array<ap_fixed,16u>,config4> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.adb 
Command         db_write done; 0.72 sec.
Execute         gen_tb_info pooling1d_cl<array,array<ap_fixed,16u>,config4> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<array,array<ap_fixed,32u>,config5> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' is 10757 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 255 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 255 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_array_array_ap_fixed_32u_config5_s'.
Command         create_rtl_model done; 11.47 sec.
INFO: [HLS 200-111]  Elapsed time: 13.11 seconds; current allocated memory: 1.124 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/conv_1d_cl_array_array_ap_fixed_32u_config5_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/conv_1d_cl_array_array_ap_fixed_32u_config5_s 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s 
Execute         syn_report -csynth -model conv_1d_cl<array,array<ap_fixed,32u>,config5> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_32u_config5_s_csynth.rpt 
Command         syn_report done; 0.4 sec.
Execute         syn_report -rtlxml -model conv_1d_cl<array,array<ap_fixed,32u>,config5> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_32u_config5_s_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model conv_1d_cl<array,array<ap_fixed,32u>,config5> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.verbose.rpt 
Command         syn_report done; 6.55 sec.
Execute         db_write -model conv_1d_cl<array,array<ap_fixed,32u>,config5> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.adb 
Command         db_write done; 5.61 sec.
Execute         gen_tb_info conv_1d_cl<array,array<ap_fixed,32u>,config5> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,32u>,relu_config6> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 13.69 seconds; current allocated memory: 1.207 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_32u_relu_config6_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config6> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_32u_relu_config6_s 
Execute         gen_rtl relu<array,array<ap_fixed,32u>,relu_config6> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_32u_relu_config6_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,32u>,relu_config6> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,32u>,relu_config6> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_32u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,32u>,relu_config6> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model relu<array,array<ap_fixed,32u>,relu_config6> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.adb 
Command         db_write done; 0.66 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,32u>,relu_config6> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling1d_cl<array,array<ap_fixed,32u>,config7> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_table_width12' to 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling1d_cl_array_array_ap_fixed_32u_config7_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.215 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,32u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/pooling1d_cl_array_array_ap_fixed_32u_config7_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,32u>,config7> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/pooling1d_cl_array_array_ap_fixed_32u_config7_s 
Execute         gen_rtl pooling1d_cl<array,array<ap_fixed,32u>,config7> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s 
Execute         syn_report -csynth -model pooling1d_cl<array,array<ap_fixed,32u>,config7> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/pooling1d_cl_array_array_ap_fixed_32u_config7_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model pooling1d_cl<array,array<ap_fixed,32u>,config7> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/pooling1d_cl_array_array_ap_fixed_32u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling1d_cl<array,array<ap_fixed,32u>,config7> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.verbose.rpt 
Command         syn_report done; 1.39 sec.
Execute         db_write -model pooling1d_cl<array,array<ap_fixed,32u>,config7> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.adb 
Command         db_write done; 1.66 sec.
Execute         gen_tb_info pooling1d_cl<array,array<ap_fixed,32u>,config7> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<array,array<ap_fixed,64u>,config8> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' is 58372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 1535 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_array_array_ap_fixed_64u_config8_s'.
Command         create_rtl_model done; 191.09 sec.
INFO: [HLS 200-111]  Elapsed time: 194.51 seconds; current allocated memory: 1.333 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,64u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/conv_1d_cl_array_array_ap_fixed_64u_config8_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Command         gen_rtl done; 0.46 sec.
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,64u>,config8> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/conv_1d_cl_array_array_ap_fixed_64u_config8_s 
Command         gen_rtl done; 0.26 sec.
Execute         gen_rtl conv_1d_cl<array,array<ap_fixed,64u>,config8> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s 
Command         gen_rtl done; 0.44 sec.
Execute         syn_report -csynth -model conv_1d_cl<array,array<ap_fixed,64u>,config8> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_64u_config8_s_csynth.rpt 
Command         syn_report done; 1.53 sec.
Execute         syn_report -rtlxml -model conv_1d_cl<array,array<ap_fixed,64u>,config8> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/conv_1d_cl_array_array_ap_fixed_64u_config8_s_csynth.xml 
Command         syn_report done; 0.66 sec.
Execute         syn_report -verbosereport -model conv_1d_cl<array,array<ap_fixed,64u>,config8> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.verbose.rpt 
Command         syn_report done; 26.3 sec.
Execute         db_write -model conv_1d_cl<array,array<ap_fixed,64u>,config8> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.adb 
Command         db_write done; 20.87 sec.
Execute         gen_tb_info conv_1d_cl<array,array<ap_fixed,64u>,config8> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_64u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,64u>,relu_config9> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_64u_relu_config9_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 51.99 seconds; current allocated memory: 1.525 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,64u>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_64u_relu_config9_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,64u>,relu_config9> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_64u_relu_config9_s 
Execute         gen_rtl relu<array,array<ap_fixed,64u>,relu_config9> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_64u_relu_config9_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,64u>,relu_config9> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_64u_relu_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,64u>,relu_config9> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_64u_relu_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,64u>,relu_config9> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model relu<array,array<ap_fixed,64u>,relu_config9> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.adb 
Command         db_write done; 1.84 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,64u>,relu_config9> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_global_pool<array,array<ap_fixed,64u>,config10> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_global_pool_array_array_ap_fixed_64u_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.541 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_global_pool<array,array<ap_fixed,64u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/compute_global_pool_array_array_ap_fixed_64u_config10_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl compute_global_pool<array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/compute_global_pool_array_array_ap_fixed_64u_config10_s 
Execute         gen_rtl compute_global_pool<array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s 
Execute         syn_report -csynth -model compute_global_pool<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/compute_global_pool_array_array_ap_fixed_64u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_global_pool<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/compute_global_pool_array_array_ap_fixed_64u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_global_pool<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.verbose.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -model compute_global_pool<array,array<ap_fixed,64u>,config10> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.adb 
Command         db_write done; 1.67 sec.
Execute         gen_tb_info compute_global_pool<array,array<ap_fixed,64u>,config10> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.558 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s 
Execute         gen_rtl global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s 
Execute         syn_report -csynth -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.verbose.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -model global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.adb 
Command         db_write done; 2.06 sec.
Execute         gen_tb_info global_pooling1d_cl<array,array<ap_fixed,64u>,config10> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646_16_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.568 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.adb 
Command         db_write done; 1.64 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.581 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.adb 
Command         db_write done; 1.58 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoid_table10' to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.583 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s 
Execute         gen_rtl sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s 
Execute         syn_report -csynth -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.verbose.rpt 
Execute         db_write -model sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.adb 
Command         db_write done; 1.45 sec.
Execute         gen_tb_info sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d99_A' is changed to 'fifo_w16_d99_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d49_A' is changed to 'fifo_w16_d49_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d23_A' is changed to 'fifo_w16_d23_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d11_A' is changed to 'fifo_w16_d11_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d3_A' is changed to 'fifo_w16_d3_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0' to 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0' to 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 1.05 sec.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 1.597 GB.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.42 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.19 sec.
Execute         syn_report -csynth -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 3.53 sec.
Execute         db_write -model myproject -f -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 2.74 sec.
Execute         gen_tb_info myproject -p /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 2.57 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_1d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config3> pooling1d_cl<array,array<ap_fixed,16u>,config4> conv_1d_cl<array,array<ap_fixed,32u>,config5> relu<array,array<ap_fixed,32u>,relu_config6> pooling1d_cl<array,array<ap_fixed,32u>,config7> conv_1d_cl<array,array<ap_fixed,64u>,config8> relu<array,array<ap_fixed,64u>,relu_config9> compute_global_pool<array,array<ap_fixed,64u>,config10> global_pooling1d_cl<array,array<ap_fixed,64u>,config10> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12> sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_cl_array_array_ap_fixed_16u_config2_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_3_1_1.
INFO-FLOW: Append model myproject_mux_83_3_1_1
INFO-FLOW: Found component myproject_mux_32_16_1_1.
INFO-FLOW: Append model myproject_mux_32_16_1_1
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: Found component myproject_mul_mul_16s_10s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10s_26_3_1
INFO-FLOW: Found component conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx
INFO-FLOW: Found component conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V
INFO-FLOW: Found component fifo_w16_d99_A.
INFO-FLOW: Append model fifo_w16_d99_A
INFO-FLOW: Found component fifo_w16_d99_A.
INFO-FLOW: Append model fifo_w16_d99_A
INFO-FLOW: Found component fifo_w16_d99_A.
INFO-FLOW: Append model fifo_w16_d99_A
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config3_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling1d_cl_array_array_ap_fixed_16u_config4_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
INFO-FLOW: Found component pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.
INFO-FLOW: Append model pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Found component fifo_w16_d49_A.
INFO-FLOW: Append model fifo_w16_d49_A
INFO-FLOW: Handling components in module [conv_1d_cl_array_array_ap_fixed_32u_config5_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_5_1_1.
INFO-FLOW: Append model myproject_mux_164_5_1_1
INFO-FLOW: Found component myproject_mux_1287_16_1_1.
INFO-FLOW: Append model myproject_mux_1287_16_1_1
INFO-FLOW: Found component conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Found component fifo_w16_d23_A.
INFO-FLOW: Append model fifo_w16_d23_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_32u_relu_config6_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling1d_cl_array_array_ap_fixed_32u_config7_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.
INFO-FLOW: Append model pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Found component fifo_w16_d11_A.
INFO-FLOW: Append model fifo_w16_d11_A
INFO-FLOW: Handling components in module [conv_1d_cl_array_array_ap_fixed_64u_config8_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_325_9_1_1.
INFO-FLOW: Append model myproject_mux_325_9_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_8s_24_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_8s_24_3_1
INFO-FLOW: Found component conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_64u_relu_config9_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_global_pool_array_array_ap_fixed_64u_config10_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [global_pooling1d_cl_array_array_ap_fixed_64u_config10_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_16_1_1.
INFO-FLOW: Append model myproject_mux_83_16_1_1
INFO-FLOW: Found component myproject_mux_646_16_1_1.
INFO-FLOW: Append model myproject_mux_646_16_1_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.
INFO-FLOW: Append model sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d99_A_x.
INFO-FLOW: Append model fifo_w16_d99_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d49_A_x.
INFO-FLOW: Append model fifo_w16_d49_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d23_A_x.
INFO-FLOW: Append model fifo_w16_d23_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d11_A_x.
INFO-FLOW: Append model fifo_w16_d11_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d3_A_x.
INFO-FLOW: Append model fifo_w16_d3_A_x
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.
INFO-FLOW: Append model start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0
INFO-FLOW: Found component start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.
INFO-FLOW: Append model start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_32u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.
INFO-FLOW: Append model start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0
INFO-FLOW: Found component start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.
INFO-FLOW: Append model start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_64u_relu_config9_U0
INFO-FLOW: Found component start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.
INFO-FLOW: Append model start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi
INFO-FLOW: Found component start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.
INFO-FLOW: Append model start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_16u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config3_s
INFO-FLOW: Append model pooling1d_cl_array_array_ap_fixed_16u_config4_s
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_32u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_32u_relu_config6_s
INFO-FLOW: Append model pooling1d_cl_array_array_ap_fixed_32u_config7_s
INFO-FLOW: Append model conv_1d_cl_array_array_ap_fixed_64u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_64u_relu_config9_s
INFO-FLOW: Append model compute_global_pool_array_array_ap_fixed_64u_config10_s
INFO-FLOW: Append model global_pooling1d_cl_array_array_ap_fixed_64u_config10_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s
INFO-FLOW: Append model sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_83_3_1_1 myproject_mux_32_16_1_1 myproject_mux_42_16_1_1 myproject_mux_164_16_1_1 myproject_mul_mul_16s_16s_26_3_1 myproject_mul_mul_16s_10s_26_3_1 conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V fifo_w16_d99_A fifo_w16_d99_A fifo_w16_d99_A regslice_core pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A fifo_w16_d49_A myproject_mux_164_5_1_1 myproject_mux_1287_16_1_1 conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A fifo_w16_d23_A pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A fifo_w16_d11_A myproject_mux_325_9_1_1 myproject_mul_mul_16s_8s_24_3_1 conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A myproject_mux_83_16_1_1 myproject_mux_646_16_1_1 dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe regslice_core fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d99_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d49_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d23_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d11_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d3_A_x fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_16u_relu_config3_U0 start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0 start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0 start_for_relu_array_array_ap_fixed_32u_relu_config6_U0 start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0 start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0 start_for_relu_array_array_ap_fixed_64u_relu_config9_U0 start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j regslice_core Block_proc conv_1d_cl_array_array_ap_fixed_16u_config2_s relu_array_array_ap_fixed_16u_relu_config3_s pooling1d_cl_array_array_ap_fixed_16u_config4_s conv_1d_cl_array_array_ap_fixed_32u_config5_s relu_array_array_ap_fixed_32u_relu_config6_s pooling1d_cl_array_array_ap_fixed_32u_config7_s conv_1d_cl_array_array_ap_fixed_64u_config8_s relu_array_array_ap_fixed_64u_relu_config9_s compute_global_pool_array_array_ap_fixed_64u_config10_s global_pooling1d_cl_array_array_ap_fixed_64u_config10_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s myproject
INFO-FLOW: To file: write model myproject_mux_83_3_1_1
INFO-FLOW: To file: write model myproject_mux_32_16_1_1
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10s_26_3_1
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V
INFO-FLOW: To file: write model fifo_w16_d99_A
INFO-FLOW: To file: write model fifo_w16_d99_A
INFO-FLOW: To file: write model fifo_w16_d99_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model fifo_w16_d49_A
INFO-FLOW: To file: write model myproject_mux_164_5_1_1
INFO-FLOW: To file: write model myproject_mux_1287_16_1_1
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model fifo_w16_d23_A
INFO-FLOW: To file: write model pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model fifo_w16_d11_A
INFO-FLOW: To file: write model myproject_mux_325_9_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_8s_24_3_1
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model myproject_mux_83_16_1_1
INFO-FLOW: To file: write model myproject_mux_646_16_1_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V
INFO-FLOW: To file: write model sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d99_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d49_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d23_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d11_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0
INFO-FLOW: To file: write model start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_32u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0
INFO-FLOW: To file: write model start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_64u_relu_config9_U0
INFO-FLOW: To file: write model start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi
INFO-FLOW: To file: write model start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_16u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config3_s
INFO-FLOW: To file: write model pooling1d_cl_array_array_ap_fixed_16u_config4_s
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_32u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_32u_relu_config6_s
INFO-FLOW: To file: write model pooling1d_cl_array_array_ap_fixed_32u_config7_s
INFO-FLOW: To file: write model conv_1d_cl_array_array_ap_fixed_64u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_64u_relu_config9_s
INFO-FLOW: To file: write model compute_global_pool_array_array_ap_fixed_64u_config10_s
INFO-FLOW: To file: write model global_pooling1d_cl_array_array_ap_fixed_64u_config10_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s
INFO-FLOW: To file: write model sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.42 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d99_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d99_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d99_A)' using Block RAMs.
Command         ap_source done; 0.22 sec.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d49_A)' using Shift Registers.
Command         ap_source done; 0.66 sec.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d23_A)' using Shift Registers.
Command         ap_source done; 1.86 sec.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d11_A)' using Shift Registers.
Command         ap_source done; 1.68 sec.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_144_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_145_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_146_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_147_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_148_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_149_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_150_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_151_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_152_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_153_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_154_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_155_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_156_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_157_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_158_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_159_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_160_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_161_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_162_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_163_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_164_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_165_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_166_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_167_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_168_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_169_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_170_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_171_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_172_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_173_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_174_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_175_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_176_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_177_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_178_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_179_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_180_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_181_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_182_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_183_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_184_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_185_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_186_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_187_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_188_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_189_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_190_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_191_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_192_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_193_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_194_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_195_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_196_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_197_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_198_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_199_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_200_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_201_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_202_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_203_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_204_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_205_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_206_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_207_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_208_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_209_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_210_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_211_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_212_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_213_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_214_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_215_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_216_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_217_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_218_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_219_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_220_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_221_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_222_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_223_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_224_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_225_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_226_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_227_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_228_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_229_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_230_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_231_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_232_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_233_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_234_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_235_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_236_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_237_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_238_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_239_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_240_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_241_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_242_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_243_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_244_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_245_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_246_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_247_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_248_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_249_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_250_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_251_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_252_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_253_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_254_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_255_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_256_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_257_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_258_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_259_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_260_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_261_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_262_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_263_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_264_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_265_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_266_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_267_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_268_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_269_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_270_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_271_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_272_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_273_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_274_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_275_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_276_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_277_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_278_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_279_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_280_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_281_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_282_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_283_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_284_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_285_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_286_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_287_V_V_U(fifo_w16_d3_A)' using Shift Registers.
Command         ap_source done; 11.75 sec.
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom' using auto ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w16_d99_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w16_d49_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_16_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_17_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_18_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_19_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_20_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_21_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_22_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_23_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_24_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_25_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_26_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_27_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_28_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_29_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_30_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_31_V_U(fifo_w16_d23_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_16_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_17_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_18_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_19_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_20_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_21_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_22_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_23_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_24_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_25_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_26_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_27_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_28_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_29_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_30_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_31_V_U(fifo_w16_d11_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_16_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_17_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_18_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_19_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_20_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_21_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_22_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_23_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_24_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_25_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_26_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_27_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_28_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_29_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_30_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_31_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_32_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_33_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_34_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_35_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_36_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_37_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_38_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_39_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_40_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_41_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_42_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_43_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_44_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_45_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_46_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_47_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_48_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_49_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_50_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_51_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_52_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_53_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_54_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_55_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_56_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_57_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_58_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_59_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_60_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_61_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_62_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_63_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_16_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_17_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_18_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_19_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_20_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_21_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_22_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_23_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_24_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_25_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_26_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_27_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_28_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_29_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_30_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_31_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_32_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_33_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_34_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_35_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_36_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_37_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_38_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_39_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_40_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_41_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_42_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_43_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_44_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_45_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_46_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_47_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_48_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_49_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_50_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_51_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_52_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_53_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_54_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_55_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_56_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_57_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_58_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_59_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_60_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_61_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_62_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_63_V_U(fifo_w16_d3_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_U(start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_U(start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_U(start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_U(start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_U(start_for_relu_array_array_ap_fixed_64u_relu_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_U(start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_U(start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j)' using Shift Registers.
Command         ap_source done; 13.23 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.compgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=852 #gSsdmPorts=10
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_16u_config2_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config3_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_16u_config4_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_32u_config5_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_32u_relu_config6_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/pooling1d_cl_array_array_ap_fixed_32u_config7_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/conv_1d_cl_array_array_ap_fixed_64u_config8_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_64u_relu_config9_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/compute_global_pool_array_array_ap_fixed_64u_config10_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.tbgen.tcl 
Execute         source /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/sayala/hls4ml-tutorial/Neutrino_Detector/Dune_1DCNN/lartpc-dune-1dcnn-main/LArTPC_Training_Notebooks/Neutrino_Trained/uplane_reuseTest/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:20:30 ; elapsed = 00:20:47 . Memory (MB): peak = 3210.117 ; gain = 2776.914 ; free physical = 5252 ; free virtual = 12197
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 526.98 sec.
Command     csynth_design done; 1244.89 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.52 sec.
