// Seed: 645633351
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output tri0  id_5
);
  assign id_1 = id_4 && 1;
  assign id_5 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output wire id_2
    , id_5,
    output uwire id_3
);
  module_0(
      id_3, id_3, id_1, id_1, id_1, id_3
  );
  final begin
    if (1) begin
      id_0 <= id_5;
    end else id_5 <= 'b0;
    id_5 <= 1;
  end
  wire id_6;
endmodule
