package com.cburch.logisim.verilog.comp.impl;

public interface GateLvlCell extends VerilogCell {
}
