
Fatbin elf code:
================
arch = sm_10
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = reduction_kernel.cu

Fatbin ptx code:
================
arch = sm_10
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = reduction_kernel.cu
	.version 1.4
.target sm_10, map_f64_to_f32

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_00000654_00000000-18_reduction_kernel.compute_10.cudafe2.gpu"
.file	3	"reduction_kernel.cu"
.file	4	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	5	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	6	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	7	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	13	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	14	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	15	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	16	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	18	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	19	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	30	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx1.h"

.extern	.shared .align 4 .b8 __smem[];

.entry _Z7reduce0IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IiEvPT_S1_j_n)
{
.reg .u32 %r<20>;
.reg .u64 %rd<17>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IiEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_0_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_0_3586;
$Lt_0_3842:
mov.s32 %r7, 0;
$Lt_0_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	80	0
bar.sync 0;
mov.u32 %r8, 1;
setp.le.u32 %p2, %r1, %r8;
@%p2 bra $Lt_0_4098;
mov.u32 %r9, 1;
$Lt_0_4610:
mul.lo.u32 %r10, %r9, 2;
rem.u32 %r11, %r4, %r10;
mov.u32 %r12, 0;
setp.ne.u32 %p3, %r11, %r12;
@%p3 bra $Lt_0_4866;
.loc	3	86	0
ld.shared.s32 %r13, [%rd8+0];
add.u32 %r14, %r9, %r4;
cvt.u64.u32 %rd9, %r14;
mul.wide.u32 %rd10, %r14, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r15, [%rd11+0];
add.s32 %r16, %r13, %r15;
st.shared.s32 [%rd8+0], %r16;
$Lt_0_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r9, %r10;
setp.lt.u32 %p4, %r10, %r1;
@%p4 bra $Lt_0_4610;
$Lt_0_4098:
mov.u32 %r17, 0;
setp.ne.u32 %p5, %r4, %r17;
@%p5 bra $Lt_0_5634;
.loc	3	92	0
ld.shared.s32 %r18, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.s32 [%rd15+0], %r18;
$Lt_0_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IiEvPT_S1_j:
} 

.entry _Z7reduce1IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IiEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<20>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IiEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_1_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_1_3586;
$Lt_1_3842:
mov.s32 %r7, 0;
$Lt_1_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	110	0
bar.sync 0;
mov.u32 %r8, 1;
setp.le.u32 %p2, %r1, %r8;
@%p2 bra $Lt_1_4098;
mov.u32 %r9, 1;
$Lt_1_4610:

	mul.lo.u32 %r10, %r9, %r4;
mul.lo.u32 %r11, %r10, 2;
setp.ge.u32 %p3, %r11, %r1;
@%p3 bra $Lt_1_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r11;
mul.wide.s32 %rd10, %r11, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r12, [%rd11+0];
add.u32 %r13, %r11, %r9;
cvt.u64.u32 %rd12, %r13;
mul.wide.u32 %rd13, %r13, 4;
add.u64 %rd14, %rd5, %rd13;
ld.shared.s32 %r14, [%rd14+0];
add.s32 %r15, %r12, %r14;
st.shared.s32 [%rd11+0], %r15;
$Lt_1_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r9, %r9, 2;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_1_4610;
$Lt_1_4098:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r4, %r16;
@%p5 bra $Lt_1_5634;
.loc	3	125	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 4;
add.u64 %rd18, %rd15, %rd17;
st.global.s32 [%rd18+0], %r17;
$Lt_1_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IiEvPT_S1_j:
} 

.entry _Z7reduce2IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IiEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<17>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IiEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_2_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_2_3586;
$Lt_2_3842:
mov.s32 %r7, 0;
$Lt_2_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r1, 1;
mov.s32 %r9, %r8;
mov.u32 %r10, 0;
setp.eq.u32 %p2, %r8, %r10;
@%p2 bra $Lt_2_4098;
$Lt_2_4610:
setp.le.u32 %p3, %r9, %r4;
@%p3 bra $Lt_2_4866;
.loc	3	150	0
ld.shared.s32 %r11, [%rd8+0];
add.u32 %r12, %r9, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r13, [%rd11+0];
add.s32 %r14, %r11, %r13;
st.shared.s32 [%rd8+0], %r14;
$Lt_2_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r9, %r9, 1;
mov.u32 %r15, 0;
setp.ne.u32 %p4, %r9, %r15;
@%p4 bra $Lt_2_4610;
$Lt_2_4098:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r4, %r16;
@%p5 bra $Lt_2_5634;
.loc	3	156	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.s32 [%rd15+0], %r17;
$Lt_2_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IiEvPT_S1_j:
} 

.entry _Z7reduce3IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IiEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IiEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IiEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_3_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_3_4354;
$Lt_3_4610:
mov.s32 %r8, 0;
$Lt_3_4354:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IiEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r10, %r7;
@%p2 bra $Lt_3_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r10;
mul.wide.u32 %rd7, %r10, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+0];
add.s32 %r9, %r11, %r9;
$Lt_3_4866:
mov.u64 %rd9, __smem;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 0;
setp.eq.u32 %p3, %r12, %r14;
@%p3 bra $Lt_3_5378;
$Lt_3_5890:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_3_6146;
.loc	3	186	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_3_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 0;
setp.ne.u32 %p5, %r13, %r17;
@%p5 bra $Lt_3_5890;
$Lt_3_5378:
mov.u32 %r18, 0;
setp.ne.u32 %p6, %r5, %r18;
@%p6 bra $Lt_3_6914;
.loc	3	192	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r19;
$Lt_3_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IiEvPT_S1_j:
} 

.entry _Z7reduce4IiLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_4_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_4_9730;
$Lt_4_9986:
mov.s32 %r8, 0;
$Lt_4_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_4_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+2048];
add.s32 %r9, %r11, %r9;
$Lt_4_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_4_10754;
$Lt_4_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_4_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_4_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_4_11266;
$Lt_4_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_4_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_4_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_4_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_4_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_5_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_5_9730;
$Lt_5_9986:
mov.s32 %r8, 0;
$Lt_5_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_5_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+1024];
add.s32 %r9, %r11, %r9;
$Lt_5_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_5_10754;
$Lt_5_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_5_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_5_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_5_11266;
$Lt_5_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_5_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_5_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_5_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_5_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_6_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_6_9730;
$Lt_6_9986:
mov.s32 %r8, 0;
$Lt_6_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_6_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+512];
add.s32 %r9, %r11, %r9;
$Lt_6_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_6_10754;
$Lt_6_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_6_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_6_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_6_11266;
$Lt_6_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_6_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_6_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_6_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_6_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_7_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_7_9730;
$Lt_7_9986:
mov.s32 %r8, 0;
$Lt_7_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_7_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+256];
add.s32 %r9, %r11, %r9;
$Lt_7_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_7_10754;
$Lt_7_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_7_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_7_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_7_11266;
$Lt_7_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_7_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_7_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_7_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_7_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n)
{
.reg .u32 %r<31>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_8_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_8_9986;
$Lt_8_10242:
mov.s32 %r8, 0;
$Lt_8_9986:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_8_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+128];
add.s32 %r9, %r11, %r9;
$Lt_8_10498:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_8_11010;
$Lt_8_11522:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_8_11778;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_8_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_8_11522;
$Lt_8_11010:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_8_12546;
.loc	3	238	0
ld.volatile.shared.s32 %r19, [%rd12+64];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	239	0
ld.volatile.shared.s32 %r21, [%rd12+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	240	0
ld.volatile.shared.s32 %r23, [%rd12+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	241	0
ld.volatile.shared.s32 %r25, [%rd12+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	242	0
ld.volatile.shared.s32 %r27, [%rd12+4];
add.s32 %r9, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_8_12546:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r5, %r28;
@%p7 bra $Lt_8_13058;
.loc	3	246	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r29;
$Lt_8_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n)
{
.reg .u32 %r<29>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_9_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_9_10242;
$Lt_9_10498:
mov.s32 %r8, 0;
$Lt_9_10242:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_9_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+64];
add.s32 %r9, %r11, %r9;
$Lt_9_10754:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_9_11266;
$Lt_9_11778:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_9_12034;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_9_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_9_11778;
$Lt_9_11266:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_9_12802;
.loc	3	239	0
ld.volatile.shared.s32 %r19, [%rd12+32];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	240	0
ld.volatile.shared.s32 %r21, [%rd12+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	241	0
ld.volatile.shared.s32 %r23, [%rd12+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	242	0
ld.volatile.shared.s32 %r25, [%rd12+4];
add.s32 %r9, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_9_12802:
mov.u32 %r26, 0;
setp.ne.u32 %p7, %r5, %r26;
@%p7 bra $Lt_9_13314;
.loc	3	246	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r27;
$Lt_9_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n)
{
.reg .u32 %r<27>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_10_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_10_10498;
$Lt_10_10754:
mov.s32 %r8, 0;
$Lt_10_10498:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_10_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+32];
add.s32 %r9, %r11, %r9;
$Lt_10_11010:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_10_11522;
$Lt_10_12034:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_10_12290;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_10_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_10_12034;
$Lt_10_11522:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_10_13058;
.loc	3	240	0
ld.volatile.shared.s32 %r19, [%rd12+16];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	241	0
ld.volatile.shared.s32 %r21, [%rd12+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	242	0
ld.volatile.shared.s32 %r23, [%rd12+4];
add.s32 %r9, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_10_13058:
mov.u32 %r24, 0;
setp.ne.u32 %p7, %r5, %r24;
@%p7 bra $Lt_10_13570;
.loc	3	246	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r25;
$Lt_10_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n)
{
.reg .u32 %r<25>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_11_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_11_10754;
$Lt_11_11010:
mov.s32 %r8, 0;
$Lt_11_10754:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_11_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+16];
add.s32 %r9, %r11, %r9;
$Lt_11_11266:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_11_11778;
$Lt_11_12290:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_11_12546;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_11_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_11_12290;
$Lt_11_11778:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_11_13314;
.loc	3	241	0
ld.volatile.shared.s32 %r19, [%rd12+8];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	242	0
ld.volatile.shared.s32 %r21, [%rd12+4];
add.s32 %r9, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_11_13314:
mov.u32 %r22, 0;
setp.ne.u32 %p7, %r5, %r22;
@%p7 bra $Lt_11_13826;
.loc	3	246	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r23;
$Lt_11_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n)
{
.reg .u32 %r<23>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_12_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_12_11010;
$Lt_12_11266:
mov.s32 %r8, 0;
$Lt_12_11010:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_12_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+8];
add.s32 %r9, %r11, %r9;
$Lt_12_11522:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_12_12034;
$Lt_12_12546:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_12_12802;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_12_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_12_12546;
$Lt_12_12034:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_12_13570;
.loc	3	242	0
ld.volatile.shared.s32 %r19, [%rd12+4];
add.s32 %r9, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_12_13570:
mov.u32 %r20, 0;
setp.ne.u32 %p7, %r5, %r20;
@%p7 bra $Lt_12_14082;
.loc	3	246	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r21;
$Lt_12_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_13_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_13_11266;
$Lt_13_11522:
mov.s32 %r8, 0;
$Lt_13_11266:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_13_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+4];
add.s32 %r9, %r11, %r9;
$Lt_13_11778:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_13_12290;
$Lt_13_12802:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_13_13058;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_13_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_13_12802;
$Lt_13_12290:
mov.u32 %r18, 0;
setp.ne.u32 %p6, %r5, %r18;
@%p6 bra $Lt_13_13826;
.loc	3	246	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r19;
$Lt_13_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n)
{
.reg .u32 %r<31>;
.reg .u64 %rd<18>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_14_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_14_12546;
$Lt_14_12802:
mov.s32 %r6, 0;
$Lt_14_12546:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_14_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+2048];
add.s32 %r7, %r9, %r7;
$Lt_14_13058:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 255;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_14_13570;
.loc	3	278	0
ld.shared.s32 %r11, [%rd12+1024];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_13570:
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_14_14082;
.loc	3	279	0
ld.shared.s32 %r13, [%rd12+512];
add.s32 %r7, %r13, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_14082:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_14_14594;
.loc	3	280	0
ld.shared.s32 %r15, [%rd12+256];
add.s32 %r7, %r15, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_14594:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_14_15106;
.loc	3	288	0
ld.volatile.shared.s32 %r17, [%rd12+128];
add.s32 %r18, %r17, %r7;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	289	0
ld.volatile.shared.s32 %r19, [%rd12+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	290	0
ld.volatile.shared.s32 %r21, [%rd12+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	291	0
ld.volatile.shared.s32 %r23, [%rd12+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	292	0
ld.volatile.shared.s32 %r25, [%rd12+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	293	0
ld.volatile.shared.s32 %r27, [%rd12+4];
add.s32 %r7, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_14_15106:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r3, %r28;
@%p7 bra $Lt_14_15618;
.loc	3	297	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r29;
$Lt_14_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n)
{
.reg .u32 %r<29>;
.reg .u64 %rd<18>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_15_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_15_12802;
$Lt_15_13058:
mov.s32 %r6, 0;
$Lt_15_12802:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_15_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+1024];
add.s32 %r7, %r9, %r7;
$Lt_15_13314:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_15_13826;
.loc	3	279	0
ld.shared.s32 %r11, [%rd12+512];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_15_13826:
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_15_14338;
.loc	3	280	0
ld.shared.s32 %r13, [%rd12+256];
add.s32 %r7, %r13, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_15_14338:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_15_14850;
.loc	3	288	0
ld.volatile.shared.s32 %r15, [%rd12+128];
add.s32 %r16, %r15, %r7;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	289	0
ld.volatile.shared.s32 %r17, [%rd12+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	290	0
ld.volatile.shared.s32 %r19, [%rd12+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	291	0
ld.volatile.shared.s32 %r21, [%rd12+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	292	0
ld.volatile.shared.s32 %r23, [%rd12+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	293	0
ld.volatile.shared.s32 %r25, [%rd12+4];
add.s32 %r7, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_15_14850:
mov.u32 %r26, 0;
setp.ne.u32 %p6, %r3, %r26;
@%p6 bra $Lt_15_15362;
.loc	3	297	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r27;
$Lt_15_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n)
{
.reg .u32 %r<27>;
.reg .u64 %rd<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_16_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_16_13058;
$Lt_16_13314:
mov.s32 %r6, 0;
$Lt_16_13058:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_16_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+512];
add.s32 %r7, %r9, %r7;
$Lt_16_13570:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_16_14082;
.loc	3	280	0
ld.shared.s32 %r11, [%rd12+256];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_16_14082:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_16_14594;
.loc	3	288	0
ld.volatile.shared.s32 %r13, [%rd12+128];
add.s32 %r14, %r13, %r7;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	289	0
ld.volatile.shared.s32 %r15, [%rd12+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	290	0
ld.volatile.shared.s32 %r17, [%rd12+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	291	0
ld.volatile.shared.s32 %r19, [%rd12+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	292	0
ld.volatile.shared.s32 %r21, [%rd12+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	293	0
ld.volatile.shared.s32 %r23, [%rd12+4];
add.s32 %r7, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_16_14594:
mov.u32 %r24, 0;
setp.ne.u32 %p5, %r3, %r24;
@%p5 bra $Lt_16_15106;
.loc	3	297	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r25;
$Lt_16_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n)
{
.reg .u32 %r<25>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_17_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_17_13314;
$Lt_17_13570:
mov.s32 %r6, 0;
$Lt_17_13314:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_17_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+256];
add.s32 %r7, %r9, %r7;
$Lt_17_13826:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_17_14338;
.loc	3	288	0
ld.volatile.shared.s32 %r11, [%rd12+128];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	289	0
ld.volatile.shared.s32 %r13, [%rd12+64];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	290	0
ld.volatile.shared.s32 %r15, [%rd12+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	291	0
ld.volatile.shared.s32 %r17, [%rd12+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	292	0
ld.volatile.shared.s32 %r19, [%rd12+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	293	0
ld.volatile.shared.s32 %r21, [%rd12+4];
add.s32 %r7, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_17_14338:
mov.u32 %r22, 0;
setp.ne.u32 %p4, %r3, %r22;
@%p4 bra $Lt_17_14850;
.loc	3	297	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r23;
$Lt_17_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n)
{
.reg .u32 %r<23>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_18_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_18_13570;
$Lt_18_13826:
mov.s32 %r6, 0;
$Lt_18_13570:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_18_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+128];
add.s32 %r7, %r9, %r7;
$Lt_18_14082:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_18_14594;
.loc	3	289	0
ld.volatile.shared.s32 %r11, [%rd12+64];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	290	0
ld.volatile.shared.s32 %r13, [%rd12+32];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	291	0
ld.volatile.shared.s32 %r15, [%rd12+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	292	0
ld.volatile.shared.s32 %r17, [%rd12+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	293	0
ld.volatile.shared.s32 %r19, [%rd12+4];
add.s32 %r7, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_18_14594:
mov.u32 %r20, 0;
setp.ne.u32 %p4, %r3, %r20;
@%p4 bra $Lt_18_15106;
.loc	3	297	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r21;
$Lt_18_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_19_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_19_13826;
$Lt_19_14082:
mov.s32 %r6, 0;
$Lt_19_13826:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_19_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+64];
add.s32 %r7, %r9, %r7;
$Lt_19_14338:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_19_14850;
.loc	3	290	0
ld.volatile.shared.s32 %r11, [%rd12+32];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	291	0
ld.volatile.shared.s32 %r13, [%rd12+16];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	292	0
ld.volatile.shared.s32 %r15, [%rd12+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	293	0
ld.volatile.shared.s32 %r17, [%rd12+4];
add.s32 %r7, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_19_14850:
mov.u32 %r18, 0;
setp.ne.u32 %p4, %r3, %r18;
@%p4 bra $Lt_19_15362;
.loc	3	297	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r19;
$Lt_19_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_20_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_20_14082;
$Lt_20_14338:
mov.s32 %r6, 0;
$Lt_20_14082:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_20_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+32];
add.s32 %r7, %r9, %r7;
$Lt_20_14594:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_20_15106;
.loc	3	291	0
ld.volatile.shared.s32 %r11, [%rd12+16];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	292	0
ld.volatile.shared.s32 %r13, [%rd12+8];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	293	0
ld.volatile.shared.s32 %r15, [%rd12+4];
add.s32 %r7, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_20_15106:
mov.u32 %r16, 0;
setp.ne.u32 %p4, %r3, %r16;
@%p4 bra $Lt_20_15618;
.loc	3	297	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r17;
$Lt_20_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_21_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_21_14338;
$Lt_21_14594:
mov.s32 %r6, 0;
$Lt_21_14338:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_21_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+16];
add.s32 %r7, %r9, %r7;
$Lt_21_14850:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_21_15362;
.loc	3	292	0
ld.volatile.shared.s32 %r11, [%rd12+8];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	293	0
ld.volatile.shared.s32 %r13, [%rd12+4];
add.s32 %r7, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_21_15362:
mov.u32 %r14, 0;
setp.ne.u32 %p4, %r3, %r14;
@%p4 bra $Lt_21_15874;
.loc	3	297	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r15;
$Lt_21_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_22_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_22_14594;
$Lt_22_14850:
mov.s32 %r6, 0;
$Lt_22_14594:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_22_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+8];
add.s32 %r7, %r9, %r7;
$Lt_22_15106:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_22_15618;
.loc	3	293	0
ld.volatile.shared.s32 %r11, [%rd12+4];
add.s32 %r7, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_22_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p4, %r3, %r12;
@%p4 bra $Lt_22_16130;
.loc	3	297	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r13;
$Lt_22_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_23_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_23_14850;
$Lt_23_15106:
mov.s32 %r6, 0;
$Lt_23_14850:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_23_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+4];
add.s32 %r7, %r9, %r7;
$Lt_23_15362:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 0;
setp.ne.u32 %p3, %r3, %r10;
@%p3 bra $Lt_23_15874;
.loc	3	297	0
ld.shared.s32 %r11, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r11;
$Lt_23_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<33>;
.reg .u64 %rd<16>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_24_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_24_13314:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+2048];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_24_13314;
bra.uni $Lt_24_12802;
$Lt_24_16386:
mov.s32 %r8, 0;
$Lt_24_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 255;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_24_13826;
.loc	3	341	0
ld.shared.s32 %r13, [%rd10+1024];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_13826:
bar.sync 0;
mov.u32 %r14, 127;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_24_14338;
.loc	3	342	0
ld.shared.s32 %r15, [%rd10+512];
add.s32 %r8, %r15, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_14338:
bar.sync 0;
mov.u32 %r16, 63;
setp.gt.u32 %p5, %r3, %r16;
@%p5 bra $Lt_24_14850;
.loc	3	343	0
ld.shared.s32 %r17, [%rd10+256];
add.s32 %r8, %r17, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_14850:
bar.sync 0;
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r3, %r18;
@%p6 bra $Lt_24_15362;
.loc	3	351	0
ld.volatile.shared.s32 %r19, [%rd10+128];
add.s32 %r20, %r19, %r8;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	352	0
ld.volatile.shared.s32 %r21, [%rd10+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	353	0
ld.volatile.shared.s32 %r23, [%rd10+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	354	0
ld.volatile.shared.s32 %r25, [%rd10+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	355	0
ld.volatile.shared.s32 %r27, [%rd10+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r28;
.loc	3	356	0
ld.volatile.shared.s32 %r29, [%rd10+4];
add.s32 %r8, %r29, %r28;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_24_15362:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r3, %r30;
@%p7 bra $Lt_24_15874;
.loc	3	361	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r31;
$Lt_24_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<31>;
.reg .u64 %rd<16>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_25_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_25_13570:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+1024];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_25_13570;
bra.uni $Lt_25_13058;
$Lt_25_16130:
mov.s32 %r8, 0;
$Lt_25_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_25_14082;
.loc	3	342	0
ld.shared.s32 %r13, [%rd10+512];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_25_14082:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_25_14594;
.loc	3	343	0
ld.shared.s32 %r15, [%rd10+256];
add.s32 %r8, %r15, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_25_14594:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p5, %r3, %r16;
@%p5 bra $Lt_25_15106;
.loc	3	351	0
ld.volatile.shared.s32 %r17, [%rd10+128];
add.s32 %r18, %r17, %r8;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	352	0
ld.volatile.shared.s32 %r19, [%rd10+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	353	0
ld.volatile.shared.s32 %r21, [%rd10+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	354	0
ld.volatile.shared.s32 %r23, [%rd10+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	355	0
ld.volatile.shared.s32 %r25, [%rd10+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	356	0
ld.volatile.shared.s32 %r27, [%rd10+4];
add.s32 %r8, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_25_15106:
mov.u32 %r28, 0;
setp.ne.u32 %p6, %r3, %r28;
@%p6 bra $Lt_25_15618;
.loc	3	361	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r29;
$Lt_25_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<29>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_26_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_26_13826:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+512];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_26_13826;
bra.uni $Lt_26_13314;
$Lt_26_15874:
mov.s32 %r8, 0;
$Lt_26_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_26_14338;
.loc	3	343	0
ld.shared.s32 %r13, [%rd10+256];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_26_14338:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_26_14850;
.loc	3	351	0
ld.volatile.shared.s32 %r15, [%rd10+128];
add.s32 %r16, %r15, %r8;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	352	0
ld.volatile.shared.s32 %r17, [%rd10+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	353	0
ld.volatile.shared.s32 %r19, [%rd10+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	354	0
ld.volatile.shared.s32 %r21, [%rd10+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	355	0
ld.volatile.shared.s32 %r23, [%rd10+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	356	0
ld.volatile.shared.s32 %r25, [%rd10+4];
add.s32 %r8, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_26_14850:
mov.u32 %r26, 0;
setp.ne.u32 %p5, %r3, %r26;
@%p5 bra $Lt_26_15362;
.loc	3	361	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r27;
$Lt_26_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<27>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_27_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_27_14082:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+256];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_27_14082;
bra.uni $Lt_27_13570;
$Lt_27_15618:
mov.s32 %r8, 0;
$Lt_27_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_27_14594;
.loc	3	351	0
ld.volatile.shared.s32 %r13, [%rd10+128];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	352	0
ld.volatile.shared.s32 %r15, [%rd10+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	353	0
ld.volatile.shared.s32 %r17, [%rd10+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	354	0
ld.volatile.shared.s32 %r19, [%rd10+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	355	0
ld.volatile.shared.s32 %r21, [%rd10+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	356	0
ld.volatile.shared.s32 %r23, [%rd10+4];
add.s32 %r8, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_27_14594:
mov.u32 %r24, 0;
setp.ne.u32 %p4, %r3, %r24;
@%p4 bra $Lt_27_15106;
.loc	3	361	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r25;
$Lt_27_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<25>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_28_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_28_14338:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+128];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_28_14338;
bra.uni $Lt_28_13826;
$Lt_28_15874:
mov.s32 %r8, 0;
$Lt_28_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_28_14850;
.loc	3	352	0
ld.volatile.shared.s32 %r13, [%rd10+64];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	353	0
ld.volatile.shared.s32 %r15, [%rd10+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	354	0
ld.volatile.shared.s32 %r17, [%rd10+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	355	0
ld.volatile.shared.s32 %r19, [%rd10+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	356	0
ld.volatile.shared.s32 %r21, [%rd10+4];
add.s32 %r8, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_28_14850:
mov.u32 %r22, 0;
setp.ne.u32 %p4, %r3, %r22;
@%p4 bra $Lt_28_15362;
.loc	3	361	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r23;
$Lt_28_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<23>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_29_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_29_14594:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+64];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_29_14594;
bra.uni $Lt_29_14082;
$Lt_29_16130:
mov.s32 %r8, 0;
$Lt_29_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_29_15106;
.loc	3	353	0
ld.volatile.shared.s32 %r13, [%rd10+32];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	354	0
ld.volatile.shared.s32 %r15, [%rd10+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	355	0
ld.volatile.shared.s32 %r17, [%rd10+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	356	0
ld.volatile.shared.s32 %r19, [%rd10+4];
add.s32 %r8, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_29_15106:
mov.u32 %r20, 0;
setp.ne.u32 %p4, %r3, %r20;
@%p4 bra $Lt_29_15618;
.loc	3	361	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r21;
$Lt_29_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<21>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_30_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_30_14850:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+32];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_30_14850;
bra.uni $Lt_30_14338;
$Lt_30_16386:
mov.s32 %r8, 0;
$Lt_30_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_30_15362;
.loc	3	354	0
ld.volatile.shared.s32 %r13, [%rd10+16];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	355	0
ld.volatile.shared.s32 %r15, [%rd10+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	356	0
ld.volatile.shared.s32 %r17, [%rd10+4];
add.s32 %r8, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_30_15362:
mov.u32 %r18, 0;
setp.ne.u32 %p4, %r3, %r18;
@%p4 bra $Lt_30_15874;
.loc	3	361	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r19;
$Lt_30_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<19>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_31_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_31_15106:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+16];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_31_15106;
bra.uni $Lt_31_14594;
$Lt_31_16642:
mov.s32 %r8, 0;
$Lt_31_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_31_15618;
.loc	3	355	0
ld.volatile.shared.s32 %r13, [%rd10+8];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	356	0
ld.volatile.shared.s32 %r15, [%rd10+4];
add.s32 %r8, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_31_15618:
mov.u32 %r16, 0;
setp.ne.u32 %p4, %r3, %r16;
@%p4 bra $Lt_31_16130;
.loc	3	361	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r17;
$Lt_31_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<17>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_32_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_32_15362:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+8];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_32_15362;
bra.uni $Lt_32_14850;
$Lt_32_16898:
mov.s32 %r8, 0;
$Lt_32_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_32_15874;
.loc	3	356	0
ld.volatile.shared.s32 %r13, [%rd10+4];
add.s32 %r8, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_32_15874:
mov.u32 %r14, 0;
setp.ne.u32 %p4, %r3, %r14;
@%p4 bra $Lt_32_16386;
.loc	3	361	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r15;
$Lt_32_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_33_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_33_15618:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+4];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_33_15618;
bra.uni $Lt_33_15106;
$Lt_33_16642:
mov.s32 %r8, 0;
$Lt_33_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 0;
setp.ne.u32 %p3, %r3, %r12;
@%p3 bra $Lt_33_16130;
.loc	3	361	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r13;
$Lt_33_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<33>;
.reg .u64 %rd<16>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_34_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_34_13314:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_34_13570;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+2048];
add.s32 %r9, %r11, %r9;
$Lt_34_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_34_13314;
bra.uni $Lt_34_12802;
$Lt_34_16898:
mov.s32 %r9, 0;
$Lt_34_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 255;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_34_14338;
.loc	3	341	0
ld.shared.s32 %r13, [%rd10+1024];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_14338:
bar.sync 0;
mov.u32 %r14, 127;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_34_14850;
.loc	3	342	0
ld.shared.s32 %r15, [%rd10+512];
add.s32 %r9, %r15, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_14850:
bar.sync 0;
mov.u32 %r16, 63;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_34_15362;
.loc	3	343	0
ld.shared.s32 %r17, [%rd10+256];
add.s32 %r9, %r17, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_15362:
bar.sync 0;
mov.u32 %r18, 31;
setp.gt.u32 %p7, %r3, %r18;
@%p7 bra $Lt_34_15874;
.loc	3	351	0
ld.volatile.shared.s32 %r19, [%rd10+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	352	0
ld.volatile.shared.s32 %r21, [%rd10+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	353	0
ld.volatile.shared.s32 %r23, [%rd10+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	354	0
ld.volatile.shared.s32 %r25, [%rd10+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	355	0
ld.volatile.shared.s32 %r27, [%rd10+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r28;
.loc	3	356	0
ld.volatile.shared.s32 %r29, [%rd10+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_34_15874:
mov.u32 %r30, 0;
setp.ne.u32 %p8, %r3, %r30;
@%p8 bra $Lt_34_16386;
.loc	3	361	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r31;
$Lt_34_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<31>;
.reg .u64 %rd<16>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_35_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_35_13570:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_35_13826;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+1024];
add.s32 %r9, %r11, %r9;
$Lt_35_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_35_13570;
bra.uni $Lt_35_13058;
$Lt_35_16642:
mov.s32 %r9, 0;
$Lt_35_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_35_14594;
.loc	3	342	0
ld.shared.s32 %r13, [%rd10+512];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_35_14594:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_35_15106;
.loc	3	343	0
ld.shared.s32 %r15, [%rd10+256];
add.s32 %r9, %r15, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_35_15106:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_35_15618;
.loc	3	351	0
ld.volatile.shared.s32 %r17, [%rd10+128];
add.s32 %r18, %r17, %r9;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	352	0
ld.volatile.shared.s32 %r19, [%rd10+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	353	0
ld.volatile.shared.s32 %r21, [%rd10+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	354	0
ld.volatile.shared.s32 %r23, [%rd10+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	355	0
ld.volatile.shared.s32 %r25, [%rd10+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	356	0
ld.volatile.shared.s32 %r27, [%rd10+4];
add.s32 %r9, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_35_15618:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r3, %r28;
@%p7 bra $Lt_35_16130;
.loc	3	361	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r29;
$Lt_35_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<29>;
.reg .u64 %rd<16>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_36_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_36_13826:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_36_14082;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+512];
add.s32 %r9, %r11, %r9;
$Lt_36_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_36_13826;
bra.uni $Lt_36_13314;
$Lt_36_16386:
mov.s32 %r9, 0;
$Lt_36_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_36_14850;
.loc	3	343	0
ld.shared.s32 %r13, [%rd10+256];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_36_14850:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_36_15362;
.loc	3	351	0
ld.volatile.shared.s32 %r15, [%rd10+128];
add.s32 %r16, %r15, %r9;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	352	0
ld.volatile.shared.s32 %r17, [%rd10+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	353	0
ld.volatile.shared.s32 %r19, [%rd10+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	354	0
ld.volatile.shared.s32 %r21, [%rd10+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	355	0
ld.volatile.shared.s32 %r23, [%rd10+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	356	0
ld.volatile.shared.s32 %r25, [%rd10+4];
add.s32 %r9, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_36_15362:
mov.u32 %r26, 0;
setp.ne.u32 %p6, %r3, %r26;
@%p6 bra $Lt_36_15874;
.loc	3	361	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r27;
$Lt_36_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<27>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_37_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_37_14082:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_37_14338;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+256];
add.s32 %r9, %r11, %r9;
$Lt_37_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_37_14082;
bra.uni $Lt_37_13570;
$Lt_37_16130:
mov.s32 %r9, 0;
$Lt_37_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_37_15106;
.loc	3	351	0
ld.volatile.shared.s32 %r13, [%rd10+128];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	352	0
ld.volatile.shared.s32 %r15, [%rd10+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	353	0
ld.volatile.shared.s32 %r17, [%rd10+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	354	0
ld.volatile.shared.s32 %r19, [%rd10+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	355	0
ld.volatile.shared.s32 %r21, [%rd10+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	356	0
ld.volatile.shared.s32 %r23, [%rd10+4];
add.s32 %r9, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_37_15106:
mov.u32 %r24, 0;
setp.ne.u32 %p5, %r3, %r24;
@%p5 bra $Lt_37_15618;
.loc	3	361	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r25;
$Lt_37_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<25>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_38_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_38_14338:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_38_14594;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+128];
add.s32 %r9, %r11, %r9;
$Lt_38_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_38_14338;
bra.uni $Lt_38_13826;
$Lt_38_16386:
mov.s32 %r9, 0;
$Lt_38_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_38_15362;
.loc	3	352	0
ld.volatile.shared.s32 %r13, [%rd10+64];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	353	0
ld.volatile.shared.s32 %r15, [%rd10+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	354	0
ld.volatile.shared.s32 %r17, [%rd10+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	355	0
ld.volatile.shared.s32 %r19, [%rd10+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	356	0
ld.volatile.shared.s32 %r21, [%rd10+4];
add.s32 %r9, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_38_15362:
mov.u32 %r22, 0;
setp.ne.u32 %p5, %r3, %r22;
@%p5 bra $Lt_38_15874;
.loc	3	361	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r23;
$Lt_38_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<23>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_39_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_39_14594:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_39_14850;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+64];
add.s32 %r9, %r11, %r9;
$Lt_39_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_39_14594;
bra.uni $Lt_39_14082;
$Lt_39_16642:
mov.s32 %r9, 0;
$Lt_39_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_39_15618;
.loc	3	353	0
ld.volatile.shared.s32 %r13, [%rd10+32];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	354	0
ld.volatile.shared.s32 %r15, [%rd10+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	355	0
ld.volatile.shared.s32 %r17, [%rd10+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	356	0
ld.volatile.shared.s32 %r19, [%rd10+4];
add.s32 %r9, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_39_15618:
mov.u32 %r20, 0;
setp.ne.u32 %p5, %r3, %r20;
@%p5 bra $Lt_39_16130;
.loc	3	361	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r21;
$Lt_39_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<21>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_40_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_40_14850:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_40_15106;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+32];
add.s32 %r9, %r11, %r9;
$Lt_40_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_40_14850;
bra.uni $Lt_40_14338;
$Lt_40_16898:
mov.s32 %r9, 0;
$Lt_40_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_40_15874;
.loc	3	354	0
ld.volatile.shared.s32 %r13, [%rd10+16];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	355	0
ld.volatile.shared.s32 %r15, [%rd10+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	356	0
ld.volatile.shared.s32 %r17, [%rd10+4];
add.s32 %r9, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_40_15874:
mov.u32 %r18, 0;
setp.ne.u32 %p5, %r3, %r18;
@%p5 bra $Lt_40_16386;
.loc	3	361	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r19;
$Lt_40_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<19>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_41_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_41_15106:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_41_15362;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+16];
add.s32 %r9, %r11, %r9;
$Lt_41_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_41_15106;
bra.uni $Lt_41_14594;
$Lt_41_17154:
mov.s32 %r9, 0;
$Lt_41_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_41_16130;
.loc	3	355	0
ld.volatile.shared.s32 %r13, [%rd10+8];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	356	0
ld.volatile.shared.s32 %r15, [%rd10+4];
add.s32 %r9, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_41_16130:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r3, %r16;
@%p5 bra $Lt_41_16642;
.loc	3	361	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r17;
$Lt_41_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<17>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_42_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_42_15362:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_42_15618;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+8];
add.s32 %r9, %r11, %r9;
$Lt_42_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_42_15362;
bra.uni $Lt_42_14850;
$Lt_42_17410:
mov.s32 %r9, 0;
$Lt_42_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_42_16386;
.loc	3	356	0
ld.volatile.shared.s32 %r13, [%rd10+4];
add.s32 %r9, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_42_16386:
mov.u32 %r14, 0;
setp.ne.u32 %p5, %r3, %r14;
@%p5 bra $Lt_42_16898;
.loc	3	361	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r15;
$Lt_42_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_43_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_43_15618:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_43_15874;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+4];
add.s32 %r9, %r11, %r9;
$Lt_43_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_43_15618;
bra.uni $Lt_43_15106;
$Lt_43_17154:
mov.s32 %r9, 0;
$Lt_43_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 0;
setp.ne.u32 %p4, %r3, %r12;
@%p4 bra $Lt_43_16642;
.loc	3	361	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r13;
$Lt_43_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj1ELb0EEvPT_S1_j:
} 

.entry _Z7reduce0IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IfEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<17>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IfEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_44_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_44_3586;
$Lt_44_3842:
mov.f32 %f1, 0f00000000; 
$Lt_44_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	80	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_44_4098;
mov.u32 %r8, 1;
$Lt_44_4610:
mul.lo.u32 %r9, %r8, 2;
rem.u32 %r10, %r4, %r9;
mov.u32 %r11, 0;
setp.ne.u32 %p3, %r10, %r11;
@%p3 bra $Lt_44_4866;
.loc	3	86	0
ld.shared.f32 %f2, [%rd8+0];
add.u32 %r12, %r8, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f3, [%rd11+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd8+0], %f4;
$Lt_44_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r8, %r9;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_44_4610;
$Lt_44_4098:
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r4, %r13;
@%p5 bra $Lt_44_5634;
.loc	3	92	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.f32 [%rd15+0], %f5;
$Lt_44_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IfEvPT_S1_j:
} 

.entry _Z7reduce1IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IfEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<20>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IfEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_45_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_45_3586;
$Lt_45_3842:
mov.f32 %f1, 0f00000000; 
$Lt_45_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	110	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_45_4098;
mov.u32 %r8, 1;
$Lt_45_4610:

	mul.lo.u32 %r9, %r8, %r4;
mul.lo.u32 %r10, %r9, 2;
setp.ge.u32 %p3, %r10, %r1;
@%p3 bra $Lt_45_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r10;
mul.wide.s32 %rd10, %r10, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f2, [%rd11+0];
add.u32 %r11, %r10, %r8;
cvt.u64.u32 %rd12, %r11;
mul.wide.u32 %rd13, %r11, 4;
add.u64 %rd14, %rd5, %rd13;
ld.shared.f32 %f3, [%rd14+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd11+0], %f4;
$Lt_45_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r8, %r8, 2;
setp.lt.u32 %p4, %r8, %r1;
@%p4 bra $Lt_45_4610;
$Lt_45_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_45_5634;
.loc	3	125	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 4;
add.u64 %rd18, %rd15, %rd17;
st.global.f32 [%rd18+0], %f5;
$Lt_45_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IfEvPT_S1_j:
} 

.entry _Z7reduce2IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IfEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<17>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IfEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_46_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_46_3586;
$Lt_46_3842:
mov.f32 %f1, 0f00000000; 
$Lt_46_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r7, %r1, 1;
mov.s32 %r8, %r7;
mov.u32 %r9, 0;
setp.eq.u32 %p2, %r7, %r9;
@%p2 bra $Lt_46_4098;
$Lt_46_4610:
setp.le.u32 %p3, %r8, %r4;
@%p3 bra $Lt_46_4866;
.loc	3	150	0
ld.shared.f32 %f2, [%rd8+0];
add.u32 %r10, %r8, %r4;
cvt.u64.u32 %rd9, %r10;
mul.wide.u32 %rd10, %r10, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f3, [%rd11+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd8+0], %f4;
$Lt_46_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r8, 1;
mov.u32 %r11, 0;
setp.ne.u32 %p4, %r8, %r11;
@%p4 bra $Lt_46_4610;
$Lt_46_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_46_5634;
.loc	3	156	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.f32 [%rd15+0], %f5;
$Lt_46_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IfEvPT_S1_j:
} 

.entry _Z7reduce3IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IfEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f32 %f<7>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IfEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IfEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_47_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_47_4354;
$Lt_47_4610:
mov.f32 %f1, 0f00000000; 
$Lt_47_4354:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IfEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r8, %r7;
@%p2 bra $Lt_47_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r8;
mul.wide.u32 %rd7, %r8, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+0];
add.f32 %f2, %f3, %f2;
$Lt_47_4866:
mov.u64 %rd9, __smem;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 0;
setp.eq.u32 %p3, %r9, %r11;
@%p3 bra $Lt_47_5378;
$Lt_47_5890:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_47_6146;
.loc	3	186	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_47_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r10, %r13;
@%p5 bra $Lt_47_5890;
$Lt_47_5378:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_47_6914;
.loc	3	192	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f5;
$Lt_47_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IfEvPT_S1_j:
} 

.entry _Z7reduce4IfLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_48_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_48_9730;
$Lt_48_9986:
mov.f32 %f1, 0f00000000; 
$Lt_48_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_48_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+2048];
add.f32 %f2, %f3, %f2;
$Lt_48_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_48_10754;
$Lt_48_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_48_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_48_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_48_11266;
$Lt_48_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_48_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_48_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_48_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_48_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_49_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_49_9730;
$Lt_49_9986:
mov.f32 %f1, 0f00000000; 
$Lt_49_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_49_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+1024];
add.f32 %f2, %f3, %f2;
$Lt_49_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_49_10754;
$Lt_49_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_49_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_49_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_49_11266;
$Lt_49_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_49_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_49_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_49_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_49_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_50_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_50_9730;
$Lt_50_9986:
mov.f32 %f1, 0f00000000; 
$Lt_50_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_50_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+512];
add.f32 %f2, %f3, %f2;
$Lt_50_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_50_10754;
$Lt_50_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_50_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_50_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_50_11266;
$Lt_50_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_50_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_50_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_50_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_50_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_51_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_51_9730;
$Lt_51_9986:
mov.f32 %f1, 0f00000000; 
$Lt_51_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_51_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+256];
add.f32 %f2, %f3, %f2;
$Lt_51_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_51_10754;
$Lt_51_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_51_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_51_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_51_11266;
$Lt_51_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_51_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_51_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_51_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_51_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<16>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_52_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_52_9986;
$Lt_52_10242:
mov.f32 %f1, 0f00000000; 
$Lt_52_9986:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_52_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+128];
add.f32 %f2, %f3, %f2;
$Lt_52_10498:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_52_11010;
$Lt_52_11522:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_52_11778;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_52_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_52_11522;
$Lt_52_11010:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_52_12546;
.loc	3	238	0
ld.volatile.shared.f32 %f5, [%rd12+64];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	239	0
ld.volatile.shared.f32 %f7, [%rd12+32];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	240	0
ld.volatile.shared.f32 %f9, [%rd12+16];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	241	0
ld.volatile.shared.f32 %f11, [%rd12+8];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	242	0
ld.volatile.shared.f32 %f13, [%rd12+4];
add.f32 %f2, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_52_12546:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_52_13058;
.loc	3	246	0
ld.shared.f32 %f14, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f14;
$Lt_52_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<14>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_53_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_53_10242;
$Lt_53_10498:
mov.f32 %f1, 0f00000000; 
$Lt_53_10242:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_53_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+64];
add.f32 %f2, %f3, %f2;
$Lt_53_10754:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_53_11266;
$Lt_53_11778:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_53_12034;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_53_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_53_11778;
$Lt_53_11266:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_53_12802;
.loc	3	239	0
ld.volatile.shared.f32 %f5, [%rd12+32];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	240	0
ld.volatile.shared.f32 %f7, [%rd12+16];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	241	0
ld.volatile.shared.f32 %f9, [%rd12+8];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	242	0
ld.volatile.shared.f32 %f11, [%rd12+4];
add.f32 %f2, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_53_12802:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_53_13314;
.loc	3	246	0
ld.shared.f32 %f12, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f12;
$Lt_53_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<12>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_54_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_54_10498;
$Lt_54_10754:
mov.f32 %f1, 0f00000000; 
$Lt_54_10498:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_54_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+32];
add.f32 %f2, %f3, %f2;
$Lt_54_11010:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_54_11522;
$Lt_54_12034:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_54_12290;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_54_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_54_12034;
$Lt_54_11522:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_54_13058;
.loc	3	240	0
ld.volatile.shared.f32 %f5, [%rd12+16];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	241	0
ld.volatile.shared.f32 %f7, [%rd12+8];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	242	0
ld.volatile.shared.f32 %f9, [%rd12+4];
add.f32 %f2, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_54_13058:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_54_13570;
.loc	3	246	0
ld.shared.f32 %f10, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f10;
$Lt_54_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<10>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_55_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_55_10754;
$Lt_55_11010:
mov.f32 %f1, 0f00000000; 
$Lt_55_10754:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_55_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+16];
add.f32 %f2, %f3, %f2;
$Lt_55_11266:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_55_11778;
$Lt_55_12290:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_55_12546;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_55_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_55_12290;
$Lt_55_11778:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_55_13314;
.loc	3	241	0
ld.volatile.shared.f32 %f5, [%rd12+8];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	242	0
ld.volatile.shared.f32 %f7, [%rd12+4];
add.f32 %f2, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_55_13314:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_55_13826;
.loc	3	246	0
ld.shared.f32 %f8, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f8;
$Lt_55_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<8>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_56_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_56_11010;
$Lt_56_11266:
mov.f32 %f1, 0f00000000; 
$Lt_56_11010:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_56_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+8];
add.f32 %f2, %f3, %f2;
$Lt_56_11522:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_56_12034;
$Lt_56_12546:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_56_12802;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_56_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_56_12546;
$Lt_56_12034:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_56_13570;
.loc	3	242	0
ld.volatile.shared.f32 %f5, [%rd12+4];
add.f32 %f2, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_56_13570:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_56_14082;
.loc	3	246	0
ld.shared.f32 %f6, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f6;
$Lt_56_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f32 %f<7>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_57_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_57_11266;
$Lt_57_11522:
mov.f32 %f1, 0f00000000; 
$Lt_57_11266:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_57_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+4];
add.f32 %f2, %f3, %f2;
$Lt_57_11778:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_57_12290;
$Lt_57_12802:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_57_13058;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_57_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_57_12802;
$Lt_57_12290:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_57_13826;
.loc	3	246	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f5;
$Lt_57_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .f32 %f<20>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_58_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_58_12546;
$Lt_58_12802:
mov.f32 %f1, 0f00000000; 
$Lt_58_12546:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_58_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+2048];
add.f32 %f2, %f3, %f2;
$Lt_58_13058:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 255;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_58_13570;
.loc	3	278	0
ld.shared.f32 %f4, [%rd12+1024];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_13570:
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_58_14082;
.loc	3	279	0
ld.shared.f32 %f5, [%rd12+512];
add.f32 %f2, %f5, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_58_14594;
.loc	3	280	0
ld.shared.f32 %f6, [%rd12+256];
add.f32 %f2, %f6, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p6, %r3, %r10;
@%p6 bra $Lt_58_15106;
.loc	3	288	0
ld.volatile.shared.f32 %f7, [%rd12+128];
add.f32 %f8, %f7, %f2;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	289	0
ld.volatile.shared.f32 %f9, [%rd12+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	290	0
ld.volatile.shared.f32 %f11, [%rd12+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	291	0
ld.volatile.shared.f32 %f13, [%rd12+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	292	0
ld.volatile.shared.f32 %f15, [%rd12+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f16;
.loc	3	293	0
ld.volatile.shared.f32 %f17, [%rd12+4];
add.f32 %f2, %f17, %f16;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_58_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p7, %r3, %r11;
@%p7 bra $Lt_58_15618;
.loc	3	297	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f18;
$Lt_58_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n)
{
.reg .u32 %r<12>;
.reg .u64 %rd<18>;
.reg .f32 %f<19>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_59_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_59_12802;
$Lt_59_13058:
mov.f32 %f1, 0f00000000; 
$Lt_59_12802:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_59_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+1024];
add.f32 %f2, %f3, %f2;
$Lt_59_13314:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 127;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_59_13826;
.loc	3	279	0
ld.shared.f32 %f4, [%rd12+512];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_59_13826:
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_59_14338;
.loc	3	280	0
ld.shared.f32 %f5, [%rd12+256];
add.f32 %f2, %f5, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_59_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_59_14850;
.loc	3	288	0
ld.volatile.shared.f32 %f6, [%rd12+128];
add.f32 %f7, %f6, %f2;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	289	0
ld.volatile.shared.f32 %f8, [%rd12+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	290	0
ld.volatile.shared.f32 %f10, [%rd12+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	291	0
ld.volatile.shared.f32 %f12, [%rd12+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f13;
.loc	3	292	0
ld.volatile.shared.f32 %f14, [%rd12+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd12+0], %f15;
.loc	3	293	0
ld.volatile.shared.f32 %f16, [%rd12+4];
add.f32 %f2, %f16, %f15;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_59_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p6, %r3, %r10;
@%p6 bra $Lt_59_15362;
.loc	3	297	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f17;
$Lt_59_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n)
{
.reg .u32 %r<11>;
.reg .u64 %rd<18>;
.reg .f32 %f<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_60_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_60_13058;
$Lt_60_13314:
mov.f32 %f1, 0f00000000; 
$Lt_60_13058:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_60_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+512];
add.f32 %f2, %f3, %f2;
$Lt_60_13570:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 63;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_60_14082;
.loc	3	280	0
ld.shared.f32 %f4, [%rd12+256];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_60_14082:
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_60_14594;
.loc	3	288	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	289	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	290	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	291	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	292	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	293	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_60_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p5, %r3, %r9;
@%p5 bra $Lt_60_15106;
.loc	3	297	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f16;
$Lt_60_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<17>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_61_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_61_13314;
$Lt_61_13570:
mov.f32 %f1, 0f00000000; 
$Lt_61_13314:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_61_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+256];
add.f32 %f2, %f3, %f2;
$Lt_61_13826:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_61_14338;
.loc	3	288	0
ld.volatile.shared.f32 %f4, [%rd12+128];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	289	0
ld.volatile.shared.f32 %f6, [%rd12+64];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	290	0
ld.volatile.shared.f32 %f8, [%rd12+32];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	291	0
ld.volatile.shared.f32 %f10, [%rd12+16];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	292	0
ld.volatile.shared.f32 %f12, [%rd12+8];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f13;
.loc	3	293	0
ld.volatile.shared.f32 %f14, [%rd12+4];
add.f32 %f2, %f14, %f13;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_61_14338:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_61_14850;
.loc	3	297	0
ld.shared.f32 %f15, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f15;
$Lt_61_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<15>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_62_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_62_13570;
$Lt_62_13826:
mov.f32 %f1, 0f00000000; 
$Lt_62_13570:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_62_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+128];
add.f32 %f2, %f3, %f2;
$Lt_62_14082:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_62_14594;
.loc	3	289	0
ld.volatile.shared.f32 %f4, [%rd12+64];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	290	0
ld.volatile.shared.f32 %f6, [%rd12+32];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	291	0
ld.volatile.shared.f32 %f8, [%rd12+16];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	292	0
ld.volatile.shared.f32 %f10, [%rd12+8];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	293	0
ld.volatile.shared.f32 %f12, [%rd12+4];
add.f32 %f2, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_62_14594:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_62_15106;
.loc	3	297	0
ld.shared.f32 %f13, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f13;
$Lt_62_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<13>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_63_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_63_13826;
$Lt_63_14082:
mov.f32 %f1, 0f00000000; 
$Lt_63_13826:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_63_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+64];
add.f32 %f2, %f3, %f2;
$Lt_63_14338:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_63_14850;
.loc	3	290	0
ld.volatile.shared.f32 %f4, [%rd12+32];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	291	0
ld.volatile.shared.f32 %f6, [%rd12+16];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	292	0
ld.volatile.shared.f32 %f8, [%rd12+8];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	293	0
ld.volatile.shared.f32 %f10, [%rd12+4];
add.f32 %f2, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_63_14850:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_63_15362;
.loc	3	297	0
ld.shared.f32 %f11, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f11;
$Lt_63_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<11>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_64_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_64_14082;
$Lt_64_14338:
mov.f32 %f1, 0f00000000; 
$Lt_64_14082:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_64_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+32];
add.f32 %f2, %f3, %f2;
$Lt_64_14594:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_64_15106;
.loc	3	291	0
ld.volatile.shared.f32 %f4, [%rd12+16];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	292	0
ld.volatile.shared.f32 %f6, [%rd12+8];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	293	0
ld.volatile.shared.f32 %f8, [%rd12+4];
add.f32 %f2, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_64_15106:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_64_15618;
.loc	3	297	0
ld.shared.f32 %f9, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f9;
$Lt_64_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<9>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_65_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_65_14338;
$Lt_65_14594:
mov.f32 %f1, 0f00000000; 
$Lt_65_14338:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_65_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+16];
add.f32 %f2, %f3, %f2;
$Lt_65_14850:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_65_15362;
.loc	3	292	0
ld.volatile.shared.f32 %f4, [%rd12+8];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	293	0
ld.volatile.shared.f32 %f6, [%rd12+4];
add.f32 %f2, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_65_15362:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_65_15874;
.loc	3	297	0
ld.shared.f32 %f7, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f7;
$Lt_65_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<7>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_66_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_66_14594;
$Lt_66_14850:
mov.f32 %f1, 0f00000000; 
$Lt_66_14594:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_66_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+8];
add.f32 %f2, %f3, %f2;
$Lt_66_15106:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_66_15618;
.loc	3	293	0
ld.volatile.shared.f32 %f4, [%rd12+4];
add.f32 %f2, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_66_15618:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_66_16130;
.loc	3	297	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f5;
$Lt_66_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n)
{
.reg .u32 %r<9>;
.reg .u64 %rd<18>;
.reg .f32 %f<6>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_67_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_67_14850;
$Lt_67_15106:
mov.f32 %f1, 0f00000000; 
$Lt_67_14850:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_67_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+4];
add.f32 %f2, %f3, %f2;
$Lt_67_15362:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 0;
setp.ne.u32 %p3, %r3, %r7;
@%p3 bra $Lt_67_15874;
.loc	3	297	0
ld.shared.f32 %f4, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f4;
$Lt_67_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f32 %f<21>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_68_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_68_13314:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+2048];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_68_13314;
bra.uni $Lt_68_12802;
$Lt_68_16386:
mov.f32 %f1, 0f00000000; 
$Lt_68_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 255;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_68_13826;
.loc	3	341	0
ld.shared.f32 %f5, [%rd10+1024];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_13826:
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_68_14338;
.loc	3	342	0
ld.shared.f32 %f6, [%rd10+512];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_14338:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_68_14850;
.loc	3	343	0
ld.shared.f32 %f7, [%rd10+256];
add.f32 %f1, %f7, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_14850:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_68_15362;
.loc	3	351	0
ld.volatile.shared.f32 %f8, [%rd10+128];
add.f32 %f9, %f8, %f1;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	352	0
ld.volatile.shared.f32 %f10, [%rd10+64];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	353	0
ld.volatile.shared.f32 %f12, [%rd10+32];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	354	0
ld.volatile.shared.f32 %f14, [%rd10+16];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	355	0
ld.volatile.shared.f32 %f16, [%rd10+8];
add.f32 %f17, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f17;
.loc	3	356	0
ld.volatile.shared.f32 %f18, [%rd10+4];
add.f32 %f1, %f18, %f17;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_68_15362:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_68_15874;
.loc	3	361	0
ld.shared.f32 %f19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f19;
$Lt_68_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f32 %f<20>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_69_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_69_13570:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+1024];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_69_13570;
bra.uni $Lt_69_13058;
$Lt_69_16130:
mov.f32 %f1, 0f00000000; 
$Lt_69_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_69_14082;
.loc	3	342	0
ld.shared.f32 %f5, [%rd10+512];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_69_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_69_14594;
.loc	3	343	0
ld.shared.f32 %f6, [%rd10+256];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_69_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_69_15106;
.loc	3	351	0
ld.volatile.shared.f32 %f7, [%rd10+128];
add.f32 %f8, %f7, %f1;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	352	0
ld.volatile.shared.f32 %f9, [%rd10+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	353	0
ld.volatile.shared.f32 %f11, [%rd10+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	354	0
ld.volatile.shared.f32 %f13, [%rd10+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	355	0
ld.volatile.shared.f32 %f15, [%rd10+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f16;
.loc	3	356	0
ld.volatile.shared.f32 %f17, [%rd10+4];
add.f32 %f1, %f17, %f16;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_69_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_69_15618;
.loc	3	361	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f18;
$Lt_69_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<19>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_70_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_70_13826:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+512];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_70_13826;
bra.uni $Lt_70_13314;
$Lt_70_15874:
mov.f32 %f1, 0f00000000; 
$Lt_70_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_70_14338;
.loc	3	343	0
ld.shared.f32 %f5, [%rd10+256];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_70_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_70_14850;
.loc	3	351	0
ld.volatile.shared.f32 %f6, [%rd10+128];
add.f32 %f7, %f6, %f1;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	352	0
ld.volatile.shared.f32 %f8, [%rd10+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	353	0
ld.volatile.shared.f32 %f10, [%rd10+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	354	0
ld.volatile.shared.f32 %f12, [%rd10+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	355	0
ld.volatile.shared.f32 %f14, [%rd10+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	356	0
ld.volatile.shared.f32 %f16, [%rd10+4];
add.f32 %f1, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_70_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_70_15362;
.loc	3	361	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f17;
$Lt_70_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<18>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_71_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_71_14082:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+256];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_71_14082;
bra.uni $Lt_71_13570;
$Lt_71_15618:
mov.f32 %f1, 0f00000000; 
$Lt_71_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_71_14594;
.loc	3	351	0
ld.volatile.shared.f32 %f5, [%rd10+128];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	352	0
ld.volatile.shared.f32 %f7, [%rd10+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	353	0
ld.volatile.shared.f32 %f9, [%rd10+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	354	0
ld.volatile.shared.f32 %f11, [%rd10+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	355	0
ld.volatile.shared.f32 %f13, [%rd10+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	356	0
ld.volatile.shared.f32 %f15, [%rd10+4];
add.f32 %f1, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_71_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_71_15106;
.loc	3	361	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f16;
$Lt_71_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_72_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_72_14338:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+128];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_72_14338;
bra.uni $Lt_72_13826;
$Lt_72_15874:
mov.f32 %f1, 0f00000000; 
$Lt_72_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_72_14850;
.loc	3	352	0
ld.volatile.shared.f32 %f5, [%rd10+64];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	353	0
ld.volatile.shared.f32 %f7, [%rd10+32];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	354	0
ld.volatile.shared.f32 %f9, [%rd10+16];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	355	0
ld.volatile.shared.f32 %f11, [%rd10+8];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	356	0
ld.volatile.shared.f32 %f13, [%rd10+4];
add.f32 %f1, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_72_14850:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_72_15362;
.loc	3	361	0
ld.shared.f32 %f14, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f14;
$Lt_72_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<14>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_73_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_73_14594:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+64];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_73_14594;
bra.uni $Lt_73_14082;
$Lt_73_16130:
mov.f32 %f1, 0f00000000; 
$Lt_73_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_73_15106;
.loc	3	353	0
ld.volatile.shared.f32 %f5, [%rd10+32];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	354	0
ld.volatile.shared.f32 %f7, [%rd10+16];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	355	0
ld.volatile.shared.f32 %f9, [%rd10+8];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	356	0
ld.volatile.shared.f32 %f11, [%rd10+4];
add.f32 %f1, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_73_15106:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_73_15618;
.loc	3	361	0
ld.shared.f32 %f12, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f12;
$Lt_73_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<12>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_74_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_74_14850:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+32];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_74_14850;
bra.uni $Lt_74_14338;
$Lt_74_16386:
mov.f32 %f1, 0f00000000; 
$Lt_74_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_74_15362;
.loc	3	354	0
ld.volatile.shared.f32 %f5, [%rd10+16];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	355	0
ld.volatile.shared.f32 %f7, [%rd10+8];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	356	0
ld.volatile.shared.f32 %f9, [%rd10+4];
add.f32 %f1, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_74_15362:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_74_15874;
.loc	3	361	0
ld.shared.f32 %f10, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f10;
$Lt_74_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<10>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_75_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_75_15106:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+16];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_75_15106;
bra.uni $Lt_75_14594;
$Lt_75_16642:
mov.f32 %f1, 0f00000000; 
$Lt_75_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_75_15618;
.loc	3	355	0
ld.volatile.shared.f32 %f5, [%rd10+8];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	356	0
ld.volatile.shared.f32 %f7, [%rd10+4];
add.f32 %f1, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_75_15618:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_75_16130;
.loc	3	361	0
ld.shared.f32 %f8, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f8;
$Lt_75_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<8>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_76_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_76_15362:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+8];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_76_15362;
bra.uni $Lt_76_14850;
$Lt_76_16898:
mov.f32 %f1, 0f00000000; 
$Lt_76_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_76_15874;
.loc	3	356	0
ld.volatile.shared.f32 %f5, [%rd10+4];
add.f32 %f1, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_76_15874:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_76_16386;
.loc	3	361	0
ld.shared.f32 %f6, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f6;
$Lt_76_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<10>;
.reg .u64 %rd<16>;
.reg .f32 %f<7>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_77_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_77_15618:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+4];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_77_15618;
bra.uni $Lt_77_15106;
$Lt_77_16642:
mov.f32 %f1, 0f00000000; 
$Lt_77_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 0;
setp.ne.u32 %p3, %r3, %r8;
@%p3 bra $Lt_77_16130;
.loc	3	361	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f5;
$Lt_77_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .f32 %f<20>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_78_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_78_13314:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_78_13570;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+2048];
add.f32 %f1, %f3, %f1;
$Lt_78_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_78_13314;
bra.uni $Lt_78_12802;
$Lt_78_16898:
mov.f32 %f1, 0f00000000; 
$Lt_78_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 255;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_78_14338;
.loc	3	341	0
ld.shared.f32 %f4, [%rd10+1024];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_14338:
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_78_14850;
.loc	3	342	0
ld.shared.f32 %f5, [%rd10+512];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_14850:
bar.sync 0;
mov.u32 %r11, 63;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_78_15362;
.loc	3	343	0
ld.shared.f32 %f6, [%rd10+256];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_15362:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p7, %r3, %r12;
@%p7 bra $Lt_78_15874;
.loc	3	351	0
ld.volatile.shared.f32 %f7, [%rd10+128];
add.f32 %f8, %f7, %f1;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	352	0
ld.volatile.shared.f32 %f9, [%rd10+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	353	0
ld.volatile.shared.f32 %f11, [%rd10+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	354	0
ld.volatile.shared.f32 %f13, [%rd10+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	355	0
ld.volatile.shared.f32 %f15, [%rd10+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f16;
.loc	3	356	0
ld.volatile.shared.f32 %f17, [%rd10+4];
add.f32 %f1, %f17, %f16;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_78_15874:
mov.u32 %r13, 0;
setp.ne.u32 %p8, %r3, %r13;
@%p8 bra $Lt_78_16386;
.loc	3	361	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f18;
$Lt_78_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f32 %f<19>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_79_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_79_13570:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_79_13826;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+1024];
add.f32 %f1, %f3, %f1;
$Lt_79_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_79_13570;
bra.uni $Lt_79_13058;
$Lt_79_16642:
mov.f32 %f1, 0f00000000; 
$Lt_79_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_79_14594;
.loc	3	342	0
ld.shared.f32 %f4, [%rd10+512];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_79_14594:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_79_15106;
.loc	3	343	0
ld.shared.f32 %f5, [%rd10+256];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_79_15106:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_79_15618;
.loc	3	351	0
ld.volatile.shared.f32 %f6, [%rd10+128];
add.f32 %f7, %f6, %f1;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	352	0
ld.volatile.shared.f32 %f8, [%rd10+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	353	0
ld.volatile.shared.f32 %f10, [%rd10+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	354	0
ld.volatile.shared.f32 %f12, [%rd10+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	355	0
ld.volatile.shared.f32 %f14, [%rd10+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	356	0
ld.volatile.shared.f32 %f16, [%rd10+4];
add.f32 %f1, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_79_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_79_16130;
.loc	3	361	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f17;
$Lt_79_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f32 %f<18>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_80_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_80_13826:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_80_14082;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+512];
add.f32 %f1, %f3, %f1;
$Lt_80_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_80_13826;
bra.uni $Lt_80_13314;
$Lt_80_16386:
mov.f32 %f1, 0f00000000; 
$Lt_80_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_80_14850;
.loc	3	343	0
ld.shared.f32 %f4, [%rd10+256];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_80_14850:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_80_15362;
.loc	3	351	0
ld.volatile.shared.f32 %f5, [%rd10+128];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	352	0
ld.volatile.shared.f32 %f7, [%rd10+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	353	0
ld.volatile.shared.f32 %f9, [%rd10+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	354	0
ld.volatile.shared.f32 %f11, [%rd10+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	355	0
ld.volatile.shared.f32 %f13, [%rd10+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	356	0
ld.volatile.shared.f32 %f15, [%rd10+4];
add.f32 %f1, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_80_15362:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_80_15874;
.loc	3	361	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f16;
$Lt_80_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<17>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_81_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_81_14082:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_81_14338;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+256];
add.f32 %f1, %f3, %f1;
$Lt_81_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_81_14082;
bra.uni $Lt_81_13570;
$Lt_81_16130:
mov.f32 %f1, 0f00000000; 
$Lt_81_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_81_15106;
.loc	3	351	0
ld.volatile.shared.f32 %f4, [%rd10+128];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	352	0
ld.volatile.shared.f32 %f6, [%rd10+64];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	353	0
ld.volatile.shared.f32 %f8, [%rd10+32];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	354	0
ld.volatile.shared.f32 %f10, [%rd10+16];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	355	0
ld.volatile.shared.f32 %f12, [%rd10+8];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	356	0
ld.volatile.shared.f32 %f14, [%rd10+4];
add.f32 %f1, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_81_15106:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_81_15618;
.loc	3	361	0
ld.shared.f32 %f15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f15;
$Lt_81_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<15>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_82_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_82_14338:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_82_14594;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+128];
add.f32 %f1, %f3, %f1;
$Lt_82_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_82_14338;
bra.uni $Lt_82_13826;
$Lt_82_16386:
mov.f32 %f1, 0f00000000; 
$Lt_82_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_82_15362;
.loc	3	352	0
ld.volatile.shared.f32 %f4, [%rd10+64];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	353	0
ld.volatile.shared.f32 %f6, [%rd10+32];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	354	0
ld.volatile.shared.f32 %f8, [%rd10+16];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	355	0
ld.volatile.shared.f32 %f10, [%rd10+8];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	356	0
ld.volatile.shared.f32 %f12, [%rd10+4];
add.f32 %f1, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_82_15362:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_82_15874;
.loc	3	361	0
ld.shared.f32 %f13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f13;
$Lt_82_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<13>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_83_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_83_14594:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_83_14850;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+64];
add.f32 %f1, %f3, %f1;
$Lt_83_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_83_14594;
bra.uni $Lt_83_14082;
$Lt_83_16642:
mov.f32 %f1, 0f00000000; 
$Lt_83_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_83_15618;
.loc	3	353	0
ld.volatile.shared.f32 %f4, [%rd10+32];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	354	0
ld.volatile.shared.f32 %f6, [%rd10+16];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	355	0
ld.volatile.shared.f32 %f8, [%rd10+8];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	356	0
ld.volatile.shared.f32 %f10, [%rd10+4];
add.f32 %f1, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_83_15618:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_83_16130;
.loc	3	361	0
ld.shared.f32 %f11, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f11;
$Lt_83_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<11>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_84_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_84_14850:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_84_15106;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+32];
add.f32 %f1, %f3, %f1;
$Lt_84_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_84_14850;
bra.uni $Lt_84_14338;
$Lt_84_16898:
mov.f32 %f1, 0f00000000; 
$Lt_84_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_84_15874;
.loc	3	354	0
ld.volatile.shared.f32 %f4, [%rd10+16];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	355	0
ld.volatile.shared.f32 %f6, [%rd10+8];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	356	0
ld.volatile.shared.f32 %f8, [%rd10+4];
add.f32 %f1, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_84_15874:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_84_16386;
.loc	3	361	0
ld.shared.f32 %f9, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f9;
$Lt_84_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<9>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_85_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_85_15106:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_85_15362;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+16];
add.f32 %f1, %f3, %f1;
$Lt_85_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_85_15106;
bra.uni $Lt_85_14594;
$Lt_85_17154:
mov.f32 %f1, 0f00000000; 
$Lt_85_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_85_16130;
.loc	3	355	0
ld.volatile.shared.f32 %f4, [%rd10+8];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	356	0
ld.volatile.shared.f32 %f6, [%rd10+4];
add.f32 %f1, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_85_16130:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_85_16642;
.loc	3	361	0
ld.shared.f32 %f7, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f7;
$Lt_85_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_86_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_86_15362:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_86_15618;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+8];
add.f32 %f1, %f3, %f1;
$Lt_86_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_86_15362;
bra.uni $Lt_86_14850;
$Lt_86_17410:
mov.f32 %f1, 0f00000000; 
$Lt_86_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_86_16386;
.loc	3	356	0
ld.volatile.shared.f32 %f4, [%rd10+4];
add.f32 %f1, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_86_16386:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_86_16898;
.loc	3	361	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f5;
$Lt_86_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<6>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_87_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_87_15618:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_87_15874;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+4];
add.f32 %f1, %f3, %f1;
$Lt_87_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_87_15618;
bra.uni $Lt_87_15106;
$Lt_87_17154:
mov.f32 %f1, 0f00000000; 
$Lt_87_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_87_16642;
.loc	3	361	0
ld.shared.f32 %f4, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f4;
$Lt_87_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj1ELb0EEvPT_S1_j:
} 
	.extern	.shared .align 8 .b8 __smem_d[];

.entry _Z7reduce0IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IdEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<17>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IdEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_88_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_88_3586;
$Lt_88_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_88_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	80	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_88_4098;
mov.u32 %r8, 1;
$Lt_88_4610:
mul.lo.u32 %r9, %r8, 2;
rem.u32 %r10, %r4, %r9;
mov.u32 %r11, 0;
setp.ne.u32 %p3, %r10, %r11;
@%p3 bra $Lt_88_4866;
.loc	3	86	0
ld.shared.f64 %fd2, [%rd8+0];
add.u32 %r12, %r8, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd3, [%rd11+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd8+0], %fd4;
$Lt_88_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r8, %r9;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_88_4610;
$Lt_88_4098:
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r4, %r13;
@%p5 bra $Lt_88_5634;
.loc	3	92	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 8;
add.u64 %rd15, %rd12, %rd14;
st.global.f64 [%rd15+0], %fd5;
$Lt_88_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IdEvPT_S1_j:
} 

.entry _Z7reduce1IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IdEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<20>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IdEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_89_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_89_3586;
$Lt_89_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_89_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	110	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_89_4098;
mov.u32 %r8, 1;
$Lt_89_4610:

	mul.lo.u32 %r9, %r8, %r4;
mul.lo.u32 %r10, %r9, 2;
setp.ge.u32 %p3, %r10, %r1;
@%p3 bra $Lt_89_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r10;
mul.wide.s32 %rd10, %r10, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd2, [%rd11+0];
add.u32 %r11, %r10, %r8;
cvt.u64.u32 %rd12, %r11;
mul.wide.u32 %rd13, %r11, 8;
add.u64 %rd14, %rd5, %rd13;
ld.shared.f64 %fd3, [%rd14+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd11+0], %fd4;
$Lt_89_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r8, %r8, 2;
setp.lt.u32 %p4, %r8, %r1;
@%p4 bra $Lt_89_4610;
$Lt_89_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_89_5634;
.loc	3	125	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 8;
add.u64 %rd18, %rd15, %rd17;
st.global.f64 [%rd18+0], %fd5;
$Lt_89_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IdEvPT_S1_j:
} 

.entry _Z7reduce2IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IdEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<17>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IdEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_90_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_90_3586;
$Lt_90_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_90_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r7, %r1, 1;
mov.s32 %r8, %r7;
mov.u32 %r9, 0;
setp.eq.u32 %p2, %r7, %r9;
@%p2 bra $Lt_90_4098;
$Lt_90_4610:
setp.le.u32 %p3, %r8, %r4;
@%p3 bra $Lt_90_4866;
.loc	3	150	0
ld.shared.f64 %fd2, [%rd8+0];
add.u32 %r10, %r8, %r4;
cvt.u64.u32 %rd9, %r10;
mul.wide.u32 %rd10, %r10, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd3, [%rd11+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd8+0], %fd4;
$Lt_90_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r8, 1;
mov.u32 %r11, 0;
setp.ne.u32 %p4, %r8, %r11;
@%p4 bra $Lt_90_4610;
$Lt_90_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_90_5634;
.loc	3	156	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 8;
add.u64 %rd15, %rd12, %rd14;
st.global.f64 [%rd15+0], %fd5;
$Lt_90_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IdEvPT_S1_j:
} 

.entry _Z7reduce3IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IdEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f64 %fd<7>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IdEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IdEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_91_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_91_4354;
$Lt_91_4610:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_91_4354:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IdEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r8, %r7;
@%p2 bra $Lt_91_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r8;
mul.wide.u32 %rd7, %r8, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+0];
add.f64 %fd2, %fd3, %fd2;
$Lt_91_4866:
mov.u64 %rd9, __smem_d;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 0;
setp.eq.u32 %p3, %r9, %r11;
@%p3 bra $Lt_91_5378;
$Lt_91_5890:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_91_6146;
.loc	3	186	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_91_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r10, %r13;
@%p5 bra $Lt_91_5890;
$Lt_91_5378:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_91_6914;
.loc	3	192	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd5;
$Lt_91_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IdEvPT_S1_j:
} 

.entry _Z7reduce4IdLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_92_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_92_9730;
$Lt_92_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_92_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_92_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+4096];
add.f64 %fd2, %fd3, %fd2;
$Lt_92_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_92_10754;
$Lt_92_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_92_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_92_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_92_11266;
$Lt_92_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_92_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_92_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_92_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_92_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_93_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_93_9730;
$Lt_93_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_93_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_93_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+2048];
add.f64 %fd2, %fd3, %fd2;
$Lt_93_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_93_10754;
$Lt_93_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_93_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_93_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_93_11266;
$Lt_93_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_93_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_93_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_93_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_93_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_94_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_94_9730;
$Lt_94_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_94_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_94_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+1024];
add.f64 %fd2, %fd3, %fd2;
$Lt_94_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_94_10754;
$Lt_94_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_94_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_94_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_94_11266;
$Lt_94_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_94_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_94_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_94_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_94_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_95_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_95_9730;
$Lt_95_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_95_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_95_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+512];
add.f64 %fd2, %fd3, %fd2;
$Lt_95_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_95_10754;
$Lt_95_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_95_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_95_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_95_11266;
$Lt_95_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_95_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_95_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_95_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_95_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<16>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_96_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_96_9986;
$Lt_96_10242:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_96_9986:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_96_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+256];
add.f64 %fd2, %fd3, %fd2;
$Lt_96_10498:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_96_11010;
$Lt_96_11522:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_96_11778;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_96_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_96_11522;
$Lt_96_11010:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_96_12546;
.loc	3	238	0
ld.volatile.shared.f64 %fd5, [%rd12+128];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	239	0
ld.volatile.shared.f64 %fd7, [%rd12+64];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	240	0
ld.volatile.shared.f64 %fd9, [%rd12+32];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	241	0
ld.volatile.shared.f64 %fd11, [%rd12+16];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	242	0
ld.volatile.shared.f64 %fd13, [%rd12+8];
add.f64 %fd2, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_96_12546:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_96_13058;
.loc	3	246	0
ld.shared.f64 %fd14, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd14;
$Lt_96_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<14>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_97_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_97_10242;
$Lt_97_10498:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_97_10242:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_97_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+128];
add.f64 %fd2, %fd3, %fd2;
$Lt_97_10754:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_97_11266;
$Lt_97_11778:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_97_12034;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_97_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_97_11778;
$Lt_97_11266:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_97_12802;
.loc	3	239	0
ld.volatile.shared.f64 %fd5, [%rd12+64];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	240	0
ld.volatile.shared.f64 %fd7, [%rd12+32];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	241	0
ld.volatile.shared.f64 %fd9, [%rd12+16];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	242	0
ld.volatile.shared.f64 %fd11, [%rd12+8];
add.f64 %fd2, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_97_12802:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_97_13314;
.loc	3	246	0
ld.shared.f64 %fd12, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd12;
$Lt_97_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<12>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_98_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_98_10498;
$Lt_98_10754:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_98_10498:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_98_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+64];
add.f64 %fd2, %fd3, %fd2;
$Lt_98_11010:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_98_11522;
$Lt_98_12034:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_98_12290;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_98_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_98_12034;
$Lt_98_11522:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_98_13058;
.loc	3	240	0
ld.volatile.shared.f64 %fd5, [%rd12+32];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	241	0
ld.volatile.shared.f64 %fd7, [%rd12+16];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	242	0
ld.volatile.shared.f64 %fd9, [%rd12+8];
add.f64 %fd2, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_98_13058:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_98_13570;
.loc	3	246	0
ld.shared.f64 %fd10, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd10;
$Lt_98_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<10>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_99_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_99_10754;
$Lt_99_11010:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_99_10754:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_99_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+32];
add.f64 %fd2, %fd3, %fd2;
$Lt_99_11266:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_99_11778;
$Lt_99_12290:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_99_12546;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_99_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_99_12290;
$Lt_99_11778:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_99_13314;
.loc	3	241	0
ld.volatile.shared.f64 %fd5, [%rd12+16];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	242	0
ld.volatile.shared.f64 %fd7, [%rd12+8];
add.f64 %fd2, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_99_13314:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_99_13826;
.loc	3	246	0
ld.shared.f64 %fd8, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd8;
$Lt_99_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<8>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_100_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_100_11010;
$Lt_100_11266:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_100_11010:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_100_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+16];
add.f64 %fd2, %fd3, %fd2;
$Lt_100_11522:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_100_12034;
$Lt_100_12546:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_100_12802;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_100_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_100_12546;
$Lt_100_12034:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_100_13570;
.loc	3	242	0
ld.volatile.shared.f64 %fd5, [%rd12+8];
add.f64 %fd2, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_100_13570:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_100_14082;
.loc	3	246	0
ld.shared.f64 %fd6, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd6;
$Lt_100_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f64 %fd<7>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_101_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_101_11266;
$Lt_101_11522:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_101_11266:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_101_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+8];
add.f64 %fd2, %fd3, %fd2;
$Lt_101_11778:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_101_12290;
$Lt_101_12802:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_101_13058;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_101_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_101_12802;
$Lt_101_12290:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_101_13826;
.loc	3	246	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd5;
$Lt_101_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .f64 %fd<20>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_102_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_102_12546;
$Lt_102_12802:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_102_12546:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_102_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+4096];
add.f64 %fd2, %fd3, %fd2;
$Lt_102_13058:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 255;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_102_13570;
.loc	3	278	0
ld.shared.f64 %fd4, [%rd12+2048];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_13570:
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_102_14082;
.loc	3	279	0
ld.shared.f64 %fd5, [%rd12+1024];
add.f64 %fd2, %fd5, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_102_14594;
.loc	3	280	0
ld.shared.f64 %fd6, [%rd12+512];
add.f64 %fd2, %fd6, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p6, %r3, %r10;
@%p6 bra $Lt_102_15106;
.loc	3	288	0
ld.volatile.shared.f64 %fd7, [%rd12+256];
add.f64 %fd8, %fd7, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	289	0
ld.volatile.shared.f64 %fd9, [%rd12+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	290	0
ld.volatile.shared.f64 %fd11, [%rd12+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	291	0
ld.volatile.shared.f64 %fd13, [%rd12+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	292	0
ld.volatile.shared.f64 %fd15, [%rd12+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd16;
.loc	3	293	0
ld.volatile.shared.f64 %fd17, [%rd12+8];
add.f64 %fd2, %fd17, %fd16;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_102_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p7, %r3, %r11;
@%p7 bra $Lt_102_15618;
.loc	3	297	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd18;
$Lt_102_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n)
{
.reg .u32 %r<12>;
.reg .u64 %rd<18>;
.reg .f64 %fd<19>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_103_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_103_12802;
$Lt_103_13058:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_103_12802:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_103_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+2048];
add.f64 %fd2, %fd3, %fd2;
$Lt_103_13314:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 127;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_103_13826;
.loc	3	279	0
ld.shared.f64 %fd4, [%rd12+1024];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_103_13826:
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_103_14338;
.loc	3	280	0
ld.shared.f64 %fd5, [%rd12+512];
add.f64 %fd2, %fd5, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_103_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_103_14850;
.loc	3	288	0
ld.volatile.shared.f64 %fd6, [%rd12+256];
add.f64 %fd7, %fd6, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	289	0
ld.volatile.shared.f64 %fd8, [%rd12+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	290	0
ld.volatile.shared.f64 %fd10, [%rd12+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	291	0
ld.volatile.shared.f64 %fd12, [%rd12+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd13;
.loc	3	292	0
ld.volatile.shared.f64 %fd14, [%rd12+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd12+0], %fd15;
.loc	3	293	0
ld.volatile.shared.f64 %fd16, [%rd12+8];
add.f64 %fd2, %fd16, %fd15;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_103_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p6, %r3, %r10;
@%p6 bra $Lt_103_15362;
.loc	3	297	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd17;
$Lt_103_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n)
{
.reg .u32 %r<11>;
.reg .u64 %rd<18>;
.reg .f64 %fd<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_104_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_104_13058;
$Lt_104_13314:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_104_13058:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_104_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+1024];
add.f64 %fd2, %fd3, %fd2;
$Lt_104_13570:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 63;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_104_14082;
.loc	3	280	0
ld.shared.f64 %fd4, [%rd12+512];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_104_14082:
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_104_14594;
.loc	3	288	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	289	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	290	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	291	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	292	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	293	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_104_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p5, %r3, %r9;
@%p5 bra $Lt_104_15106;
.loc	3	297	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd16;
$Lt_104_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<17>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_105_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_105_13314;
$Lt_105_13570:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_105_13314:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_105_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+512];
add.f64 %fd2, %fd3, %fd2;
$Lt_105_13826:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_105_14338;
.loc	3	288	0
ld.volatile.shared.f64 %fd4, [%rd12+256];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	289	0
ld.volatile.shared.f64 %fd6, [%rd12+128];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	290	0
ld.volatile.shared.f64 %fd8, [%rd12+64];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	291	0
ld.volatile.shared.f64 %fd10, [%rd12+32];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	292	0
ld.volatile.shared.f64 %fd12, [%rd12+16];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd13;
.loc	3	293	0
ld.volatile.shared.f64 %fd14, [%rd12+8];
add.f64 %fd2, %fd14, %fd13;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_105_14338:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_105_14850;
.loc	3	297	0
ld.shared.f64 %fd15, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd15;
$Lt_105_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<15>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_106_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_106_13570;
$Lt_106_13826:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_106_13570:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_106_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+256];
add.f64 %fd2, %fd3, %fd2;
$Lt_106_14082:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_106_14594;
.loc	3	289	0
ld.volatile.shared.f64 %fd4, [%rd12+128];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	290	0
ld.volatile.shared.f64 %fd6, [%rd12+64];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	291	0
ld.volatile.shared.f64 %fd8, [%rd12+32];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	292	0
ld.volatile.shared.f64 %fd10, [%rd12+16];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	293	0
ld.volatile.shared.f64 %fd12, [%rd12+8];
add.f64 %fd2, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_106_14594:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_106_15106;
.loc	3	297	0
ld.shared.f64 %fd13, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd13;
$Lt_106_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<13>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_107_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_107_13826;
$Lt_107_14082:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_107_13826:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_107_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+128];
add.f64 %fd2, %fd3, %fd2;
$Lt_107_14338:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_107_14850;
.loc	3	290	0
ld.volatile.shared.f64 %fd4, [%rd12+64];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	291	0
ld.volatile.shared.f64 %fd6, [%rd12+32];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	292	0
ld.volatile.shared.f64 %fd8, [%rd12+16];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	293	0
ld.volatile.shared.f64 %fd10, [%rd12+8];
add.f64 %fd2, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_107_14850:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_107_15362;
.loc	3	297	0
ld.shared.f64 %fd11, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd11;
$Lt_107_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<11>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_108_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_108_14082;
$Lt_108_14338:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_108_14082:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_108_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+64];
add.f64 %fd2, %fd3, %fd2;
$Lt_108_14594:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_108_15106;
.loc	3	291	0
ld.volatile.shared.f64 %fd4, [%rd12+32];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	292	0
ld.volatile.shared.f64 %fd6, [%rd12+16];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	293	0
ld.volatile.shared.f64 %fd8, [%rd12+8];
add.f64 %fd2, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_108_15106:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_108_15618;
.loc	3	297	0
ld.shared.f64 %fd9, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd9;
$Lt_108_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<9>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_109_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_109_14338;
$Lt_109_14594:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_109_14338:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_109_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+32];
add.f64 %fd2, %fd3, %fd2;
$Lt_109_14850:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_109_15362;
.loc	3	292	0
ld.volatile.shared.f64 %fd4, [%rd12+16];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	293	0
ld.volatile.shared.f64 %fd6, [%rd12+8];
add.f64 %fd2, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_109_15362:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_109_15874;
.loc	3	297	0
ld.shared.f64 %fd7, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd7;
$Lt_109_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<7>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_110_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_110_14594;
$Lt_110_14850:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_110_14594:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_110_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+16];
add.f64 %fd2, %fd3, %fd2;
$Lt_110_15106:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_110_15618;
.loc	3	293	0
ld.volatile.shared.f64 %fd4, [%rd12+8];
add.f64 %fd2, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_110_15618:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_110_16130;
.loc	3	297	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd5;
$Lt_110_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n)
{
.reg .u32 %r<9>;
.reg .u64 %rd<18>;
.reg .f64 %fd<6>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_111_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_111_14850;
$Lt_111_15106:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_111_14850:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_111_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+8];
add.f64 %fd2, %fd3, %fd2;
$Lt_111_15362:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 0;
setp.ne.u32 %p3, %r3, %r7;
@%p3 bra $Lt_111_15874;
.loc	3	297	0
ld.shared.f64 %fd4, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd4;
$Lt_111_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f64 %fd<21>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_112_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_112_13314:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+4096];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_112_13314;
bra.uni $Lt_112_12802;
$Lt_112_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_112_12802:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 255;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_112_13826;
.loc	3	341	0
ld.shared.f64 %fd5, [%rd10+2048];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_13826:
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_112_14338;
.loc	3	342	0
ld.shared.f64 %fd6, [%rd10+1024];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_14338:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_112_14850;
.loc	3	343	0
ld.shared.f64 %fd7, [%rd10+512];
add.f64 %fd1, %fd7, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_14850:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_112_15362;
.loc	3	351	0
ld.volatile.shared.f64 %fd8, [%rd10+256];
add.f64 %fd9, %fd8, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	352	0
ld.volatile.shared.f64 %fd10, [%rd10+128];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	353	0
ld.volatile.shared.f64 %fd12, [%rd10+64];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	354	0
ld.volatile.shared.f64 %fd14, [%rd10+32];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	355	0
ld.volatile.shared.f64 %fd16, [%rd10+16];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd17;
.loc	3	356	0
ld.volatile.shared.f64 %fd18, [%rd10+8];
add.f64 %fd1, %fd18, %fd17;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_112_15362:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_112_15874;
.loc	3	361	0
ld.shared.f64 %fd19, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd19;
$Lt_112_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f64 %fd<20>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_113_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_113_13570:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+2048];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_113_13570;
bra.uni $Lt_113_13058;
$Lt_113_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_113_13058:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_113_14082;
.loc	3	342	0
ld.shared.f64 %fd5, [%rd10+1024];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_113_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_113_14594;
.loc	3	343	0
ld.shared.f64 %fd6, [%rd10+512];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_113_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_113_15106;
.loc	3	351	0
ld.volatile.shared.f64 %fd7, [%rd10+256];
add.f64 %fd8, %fd7, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	352	0
ld.volatile.shared.f64 %fd9, [%rd10+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	353	0
ld.volatile.shared.f64 %fd11, [%rd10+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	354	0
ld.volatile.shared.f64 %fd13, [%rd10+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	355	0
ld.volatile.shared.f64 %fd15, [%rd10+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd16;
.loc	3	356	0
ld.volatile.shared.f64 %fd17, [%rd10+8];
add.f64 %fd1, %fd17, %fd16;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_113_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_113_15618;
.loc	3	361	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd18;
$Lt_113_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<19>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_114_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_114_13826:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+1024];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_114_13826;
bra.uni $Lt_114_13314;
$Lt_114_15874:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_114_13314:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_114_14338;
.loc	3	343	0
ld.shared.f64 %fd5, [%rd10+512];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_114_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_114_14850;
.loc	3	351	0
ld.volatile.shared.f64 %fd6, [%rd10+256];
add.f64 %fd7, %fd6, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	352	0
ld.volatile.shared.f64 %fd8, [%rd10+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	353	0
ld.volatile.shared.f64 %fd10, [%rd10+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	354	0
ld.volatile.shared.f64 %fd12, [%rd10+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	355	0
ld.volatile.shared.f64 %fd14, [%rd10+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	356	0
ld.volatile.shared.f64 %fd16, [%rd10+8];
add.f64 %fd1, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_114_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_114_15362;
.loc	3	361	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd17;
$Lt_114_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<18>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_115_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_115_14082:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+512];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_115_14082;
bra.uni $Lt_115_13570;
$Lt_115_15618:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_115_13570:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_115_14594;
.loc	3	351	0
ld.volatile.shared.f64 %fd5, [%rd10+256];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	352	0
ld.volatile.shared.f64 %fd7, [%rd10+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	353	0
ld.volatile.shared.f64 %fd9, [%rd10+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	354	0
ld.volatile.shared.f64 %fd11, [%rd10+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	355	0
ld.volatile.shared.f64 %fd13, [%rd10+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	356	0
ld.volatile.shared.f64 %fd15, [%rd10+8];
add.f64 %fd1, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_115_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_115_15106;
.loc	3	361	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd16;
$Lt_115_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_116_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_116_14338:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+256];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_116_14338;
bra.uni $Lt_116_13826;
$Lt_116_15874:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_116_13826:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_116_14850;
.loc	3	352	0
ld.volatile.shared.f64 %fd5, [%rd10+128];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	353	0
ld.volatile.shared.f64 %fd7, [%rd10+64];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	354	0
ld.volatile.shared.f64 %fd9, [%rd10+32];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	355	0
ld.volatile.shared.f64 %fd11, [%rd10+16];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	356	0
ld.volatile.shared.f64 %fd13, [%rd10+8];
add.f64 %fd1, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_116_14850:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_116_15362;
.loc	3	361	0
ld.shared.f64 %fd14, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd14;
$Lt_116_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<14>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_117_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_117_14594:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+128];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_117_14594;
bra.uni $Lt_117_14082;
$Lt_117_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_117_14082:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_117_15106;
.loc	3	353	0
ld.volatile.shared.f64 %fd5, [%rd10+64];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	354	0
ld.volatile.shared.f64 %fd7, [%rd10+32];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	355	0
ld.volatile.shared.f64 %fd9, [%rd10+16];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	356	0
ld.volatile.shared.f64 %fd11, [%rd10+8];
add.f64 %fd1, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_117_15106:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_117_15618;
.loc	3	361	0
ld.shared.f64 %fd12, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd12;
$Lt_117_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<12>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_118_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_118_14850:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+64];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_118_14850;
bra.uni $Lt_118_14338;
$Lt_118_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_118_14338:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_118_15362;
.loc	3	354	0
ld.volatile.shared.f64 %fd5, [%rd10+32];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	355	0
ld.volatile.shared.f64 %fd7, [%rd10+16];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	356	0
ld.volatile.shared.f64 %fd9, [%rd10+8];
add.f64 %fd1, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_118_15362:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_118_15874;
.loc	3	361	0
ld.shared.f64 %fd10, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd10;
$Lt_118_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<10>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_119_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_119_15106:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+32];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_119_15106;
bra.uni $Lt_119_14594;
$Lt_119_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_119_14594:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_119_15618;
.loc	3	355	0
ld.volatile.shared.f64 %fd5, [%rd10+16];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	356	0
ld.volatile.shared.f64 %fd7, [%rd10+8];
add.f64 %fd1, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_119_15618:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_119_16130;
.loc	3	361	0
ld.shared.f64 %fd8, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd8;
$Lt_119_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<8>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_120_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_120_15362:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+16];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_120_15362;
bra.uni $Lt_120_14850;
$Lt_120_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_120_14850:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_120_15874;
.loc	3	356	0
ld.volatile.shared.f64 %fd5, [%rd10+8];
add.f64 %fd1, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_120_15874:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_120_16386;
.loc	3	361	0
ld.shared.f64 %fd6, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd6;
$Lt_120_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<10>;
.reg .u64 %rd<16>;
.reg .f64 %fd<7>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_121_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_121_15618:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+8];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_121_15618;
bra.uni $Lt_121_15106;
$Lt_121_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_121_15106:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 0;
setp.ne.u32 %p3, %r3, %r8;
@%p3 bra $Lt_121_16130;
.loc	3	361	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd5;
$Lt_121_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .f64 %fd<20>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_122_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_122_13314:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_122_13570;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+4096];
add.f64 %fd1, %fd3, %fd1;
$Lt_122_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_122_13314;
bra.uni $Lt_122_12802;
$Lt_122_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_122_12802:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 255;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_122_14338;
.loc	3	341	0
ld.shared.f64 %fd4, [%rd10+2048];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_14338:
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_122_14850;
.loc	3	342	0
ld.shared.f64 %fd5, [%rd10+1024];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_14850:
bar.sync 0;
mov.u32 %r11, 63;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_122_15362;
.loc	3	343	0
ld.shared.f64 %fd6, [%rd10+512];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_15362:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p7, %r3, %r12;
@%p7 bra $Lt_122_15874;
.loc	3	351	0
ld.volatile.shared.f64 %fd7, [%rd10+256];
add.f64 %fd8, %fd7, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	352	0
ld.volatile.shared.f64 %fd9, [%rd10+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	353	0
ld.volatile.shared.f64 %fd11, [%rd10+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	354	0
ld.volatile.shared.f64 %fd13, [%rd10+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	355	0
ld.volatile.shared.f64 %fd15, [%rd10+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd16;
.loc	3	356	0
ld.volatile.shared.f64 %fd17, [%rd10+8];
add.f64 %fd1, %fd17, %fd16;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_122_15874:
mov.u32 %r13, 0;
setp.ne.u32 %p8, %r3, %r13;
@%p8 bra $Lt_122_16386;
.loc	3	361	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd18;
$Lt_122_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f64 %fd<19>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_123_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_123_13570:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_123_13826;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+2048];
add.f64 %fd1, %fd3, %fd1;
$Lt_123_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_123_13570;
bra.uni $Lt_123_13058;
$Lt_123_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_123_13058:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_123_14594;
.loc	3	342	0
ld.shared.f64 %fd4, [%rd10+1024];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_123_14594:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_123_15106;
.loc	3	343	0
ld.shared.f64 %fd5, [%rd10+512];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_123_15106:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_123_15618;
.loc	3	351	0
ld.volatile.shared.f64 %fd6, [%rd10+256];
add.f64 %fd7, %fd6, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	352	0
ld.volatile.shared.f64 %fd8, [%rd10+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	353	0
ld.volatile.shared.f64 %fd10, [%rd10+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	354	0
ld.volatile.shared.f64 %fd12, [%rd10+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	355	0
ld.volatile.shared.f64 %fd14, [%rd10+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	356	0
ld.volatile.shared.f64 %fd16, [%rd10+8];
add.f64 %fd1, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_123_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_123_16130;
.loc	3	361	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd17;
$Lt_123_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f64 %fd<18>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_124_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_124_13826:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_124_14082;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+1024];
add.f64 %fd1, %fd3, %fd1;
$Lt_124_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_124_13826;
bra.uni $Lt_124_13314;
$Lt_124_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_124_13314:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_124_14850;
.loc	3	343	0
ld.shared.f64 %fd4, [%rd10+512];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_124_14850:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_124_15362;
.loc	3	351	0
ld.volatile.shared.f64 %fd5, [%rd10+256];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	352	0
ld.volatile.shared.f64 %fd7, [%rd10+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	353	0
ld.volatile.shared.f64 %fd9, [%rd10+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	354	0
ld.volatile.shared.f64 %fd11, [%rd10+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	355	0
ld.volatile.shared.f64 %fd13, [%rd10+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	356	0
ld.volatile.shared.f64 %fd15, [%rd10+8];
add.f64 %fd1, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_124_15362:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_124_15874;
.loc	3	361	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd16;
$Lt_124_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<17>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_125_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_125_14082:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_125_14338;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+512];
add.f64 %fd1, %fd3, %fd1;
$Lt_125_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_125_14082;
bra.uni $Lt_125_13570;
$Lt_125_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_125_13570:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_125_15106;
.loc	3	351	0
ld.volatile.shared.f64 %fd4, [%rd10+256];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	352	0
ld.volatile.shared.f64 %fd6, [%rd10+128];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	353	0
ld.volatile.shared.f64 %fd8, [%rd10+64];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	354	0
ld.volatile.shared.f64 %fd10, [%rd10+32];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	355	0
ld.volatile.shared.f64 %fd12, [%rd10+16];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	356	0
ld.volatile.shared.f64 %fd14, [%rd10+8];
add.f64 %fd1, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_125_15106:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_125_15618;
.loc	3	361	0
ld.shared.f64 %fd15, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd15;
$Lt_125_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<15>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_126_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_126_14338:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_126_14594;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+256];
add.f64 %fd1, %fd3, %fd1;
$Lt_126_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_126_14338;
bra.uni $Lt_126_13826;
$Lt_126_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_126_13826:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_126_15362;
.loc	3	352	0
ld.volatile.shared.f64 %fd4, [%rd10+128];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	353	0
ld.volatile.shared.f64 %fd6, [%rd10+64];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	354	0
ld.volatile.shared.f64 %fd8, [%rd10+32];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	355	0
ld.volatile.shared.f64 %fd10, [%rd10+16];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	356	0
ld.volatile.shared.f64 %fd12, [%rd10+8];
add.f64 %fd1, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_126_15362:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_126_15874;
.loc	3	361	0
ld.shared.f64 %fd13, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd13;
$Lt_126_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<13>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_127_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_127_14594:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_127_14850;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+128];
add.f64 %fd1, %fd3, %fd1;
$Lt_127_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_127_14594;
bra.uni $Lt_127_14082;
$Lt_127_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_127_14082:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_127_15618;
.loc	3	353	0
ld.volatile.shared.f64 %fd4, [%rd10+64];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	354	0
ld.volatile.shared.f64 %fd6, [%rd10+32];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	355	0
ld.volatile.shared.f64 %fd8, [%rd10+16];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	356	0
ld.volatile.shared.f64 %fd10, [%rd10+8];
add.f64 %fd1, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_127_15618:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_127_16130;
.loc	3	361	0
ld.shared.f64 %fd11, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd11;
$Lt_127_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<11>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_128_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_128_14850:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_128_15106;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+64];
add.f64 %fd1, %fd3, %fd1;
$Lt_128_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_128_14850;
bra.uni $Lt_128_14338;
$Lt_128_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_128_14338:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_128_15874;
.loc	3	354	0
ld.volatile.shared.f64 %fd4, [%rd10+32];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	355	0
ld.volatile.shared.f64 %fd6, [%rd10+16];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	356	0
ld.volatile.shared.f64 %fd8, [%rd10+8];
add.f64 %fd1, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_128_15874:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_128_16386;
.loc	3	361	0
ld.shared.f64 %fd9, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd9;
$Lt_128_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<9>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_129_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_129_15106:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_129_15362;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+32];
add.f64 %fd1, %fd3, %fd1;
$Lt_129_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_129_15106;
bra.uni $Lt_129_14594;
$Lt_129_17154:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_129_14594:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_129_16130;
.loc	3	355	0
ld.volatile.shared.f64 %fd4, [%rd10+16];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	356	0
ld.volatile.shared.f64 %fd6, [%rd10+8];
add.f64 %fd1, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_129_16130:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_129_16642;
.loc	3	361	0
ld.shared.f64 %fd7, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd7;
$Lt_129_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_130_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_130_15362:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_130_15618;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+16];
add.f64 %fd1, %fd3, %fd1;
$Lt_130_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_130_15362;
bra.uni $Lt_130_14850;
$Lt_130_17410:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_130_14850:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_130_16386;
.loc	3	356	0
ld.volatile.shared.f64 %fd4, [%rd10+8];
add.f64 %fd1, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_130_16386:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_130_16898;
.loc	3	361	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd5;
$Lt_130_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<6>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_131_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_131_15618:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_131_15874;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+8];
add.f64 %fd1, %fd3, %fd1;
$Lt_131_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_131_15618;
bra.uni $Lt_131_15106;
$Lt_131_17154:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_131_15106:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_131_16642;
.loc	3	361	0
ld.shared.f64 %fd4, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd4;
$Lt_131_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj1ELb0EEvPT_S1_j:
} 


Fatbin elf code:
================
arch = sm_13
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = reduction_kernel.cu

Fatbin ptx code:
================
arch = sm_13
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = reduction_kernel.cu
	.version 1.4
.target sm_13

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_00000654_00000000-22_reduction_kernel.compute_13.cudafe2.gpu"
.file	3	"reduction_kernel.cu"
.file	4	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	5	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	6	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	7	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	13	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	14	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	15	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	16	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	18	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	19	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	30	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx3.h"

.extern	.shared .align 4 .b8 __smem[];

.entry _Z7reduce0IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IiEvPT_S1_j_n)
{
.reg .u32 %r<20>;
.reg .u64 %rd<17>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IiEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_0_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_0_3586;
$Lt_0_3842:
mov.s32 %r7, 0;
$Lt_0_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	80	0
bar.sync 0;
mov.u32 %r8, 1;
setp.le.u32 %p2, %r1, %r8;
@%p2 bra $Lt_0_4098;
mov.u32 %r9, 1;
$Lt_0_4610:
mul.lo.u32 %r10, %r9, 2;
rem.u32 %r11, %r4, %r10;
mov.u32 %r12, 0;
setp.ne.u32 %p3, %r11, %r12;
@%p3 bra $Lt_0_4866;
.loc	3	86	0
ld.shared.s32 %r13, [%rd8+0];
add.u32 %r14, %r9, %r4;
cvt.u64.u32 %rd9, %r14;
mul.wide.u32 %rd10, %r14, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r15, [%rd11+0];
add.s32 %r16, %r13, %r15;
st.shared.s32 [%rd8+0], %r16;
$Lt_0_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r9, %r10;
setp.lt.u32 %p4, %r10, %r1;
@%p4 bra $Lt_0_4610;
$Lt_0_4098:
mov.u32 %r17, 0;
setp.ne.u32 %p5, %r4, %r17;
@%p5 bra $Lt_0_5634;
.loc	3	92	0
ld.shared.s32 %r18, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.s32 [%rd15+0], %r18;
$Lt_0_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IiEvPT_S1_j:
} 

.entry _Z7reduce1IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IiEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<20>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IiEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_1_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_1_3586;
$Lt_1_3842:
mov.s32 %r7, 0;
$Lt_1_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	110	0
bar.sync 0;
mov.u32 %r8, 1;
setp.le.u32 %p2, %r1, %r8;
@%p2 bra $Lt_1_4098;
mov.u32 %r9, 1;
$Lt_1_4610:

	mul.lo.u32 %r10, %r9, %r4;
mul.lo.u32 %r11, %r10, 2;
setp.ge.u32 %p3, %r11, %r1;
@%p3 bra $Lt_1_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r11;
mul.wide.s32 %rd10, %r11, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r12, [%rd11+0];
add.u32 %r13, %r11, %r9;
cvt.u64.u32 %rd12, %r13;
mul.wide.u32 %rd13, %r13, 4;
add.u64 %rd14, %rd5, %rd13;
ld.shared.s32 %r14, [%rd14+0];
add.s32 %r15, %r12, %r14;
st.shared.s32 [%rd11+0], %r15;
$Lt_1_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r9, %r9, 2;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_1_4610;
$Lt_1_4098:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r4, %r16;
@%p5 bra $Lt_1_5634;
.loc	3	125	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 4;
add.u64 %rd18, %rd15, %rd17;
st.global.s32 [%rd18+0], %r17;
$Lt_1_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IiEvPT_S1_j:
} 

.entry _Z7reduce2IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IiEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<17>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IiEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IiEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_2_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r7, [%rd4+0];
bra.uni $Lt_2_3586;
$Lt_2_3842:
mov.s32 %r7, 0;
$Lt_2_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.s32 [%rd8+0], %r7;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r1, 1;
mov.s32 %r9, %r8;
mov.u32 %r10, 0;
setp.eq.u32 %p2, %r8, %r10;
@%p2 bra $Lt_2_4098;
$Lt_2_4610:
setp.le.u32 %p3, %r9, %r4;
@%p3 bra $Lt_2_4866;
.loc	3	150	0
ld.shared.s32 %r11, [%rd8+0];
add.u32 %r12, %r9, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.s32 %r13, [%rd11+0];
add.s32 %r14, %r11, %r13;
st.shared.s32 [%rd8+0], %r14;
$Lt_2_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r9, %r9, 1;
mov.u32 %r15, 0;
setp.ne.u32 %p4, %r9, %r15;
@%p4 bra $Lt_2_4610;
$Lt_2_4098:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r4, %r16;
@%p5 bra $Lt_2_5634;
.loc	3	156	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.s32 [%rd15+0], %r17;
$Lt_2_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IiEvPT_S1_j:
} 

.entry _Z7reduce3IiEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IiEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IiEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IiEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IiEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IiEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_3_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_3_4354;
$Lt_3_4610:
mov.s32 %r8, 0;
$Lt_3_4354:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IiEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r10, %r7;
@%p2 bra $Lt_3_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r10;
mul.wide.u32 %rd7, %r10, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+0];
add.s32 %r9, %r11, %r9;
$Lt_3_4866:
mov.u64 %rd9, __smem;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 0;
setp.eq.u32 %p3, %r12, %r14;
@%p3 bra $Lt_3_5378;
$Lt_3_5890:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_3_6146;
.loc	3	186	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_3_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 0;
setp.ne.u32 %p5, %r13, %r17;
@%p5 bra $Lt_3_5890;
$Lt_3_5378:
mov.u32 %r18, 0;
setp.ne.u32 %p6, %r5, %r18;
@%p6 bra $Lt_3_6914;
.loc	3	192	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IiEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r19;
$Lt_3_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IiEvPT_S1_j:
} 

.entry _Z7reduce4IiLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_4_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_4_9730;
$Lt_4_9986:
mov.s32 %r8, 0;
$Lt_4_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_4_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+2048];
add.s32 %r9, %r11, %r9;
$Lt_4_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_4_10754;
$Lt_4_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_4_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_4_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_4_11266;
$Lt_4_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_4_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_4_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_4_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_4_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_5_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_5_9730;
$Lt_5_9986:
mov.s32 %r8, 0;
$Lt_5_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_5_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+1024];
add.s32 %r9, %r11, %r9;
$Lt_5_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_5_10754;
$Lt_5_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_5_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_5_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_5_11266;
$Lt_5_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_5_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_5_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_5_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_5_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_6_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_6_9730;
$Lt_6_9986:
mov.s32 %r8, 0;
$Lt_6_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_6_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+512];
add.s32 %r9, %r11, %r9;
$Lt_6_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_6_10754;
$Lt_6_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_6_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_6_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_6_11266;
$Lt_6_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_6_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_6_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_6_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_6_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_7_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_7_9730;
$Lt_7_9986:
mov.s32 %r8, 0;
$Lt_7_9730:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_7_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+256];
add.s32 %r9, %r11, %r9;
$Lt_7_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_7_10754;
$Lt_7_11266:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_7_11522;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_7_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_7_11266;
$Lt_7_10754:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_7_12290;
.loc	3	237	0
ld.volatile.shared.s32 %r19, [%rd12+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	238	0
ld.volatile.shared.s32 %r21, [%rd12+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	239	0
ld.volatile.shared.s32 %r23, [%rd12+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	240	0
ld.volatile.shared.s32 %r25, [%rd12+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	241	0
ld.volatile.shared.s32 %r27, [%rd12+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r28;
.loc	3	242	0
ld.volatile.shared.s32 %r29, [%rd12+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_7_12290:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r5, %r30;
@%p7 bra $Lt_7_12802;
.loc	3	246	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r31;
$Lt_7_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n)
{
.reg .u32 %r<31>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_8_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_8_9986;
$Lt_8_10242:
mov.s32 %r8, 0;
$Lt_8_9986:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_8_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+128];
add.s32 %r9, %r11, %r9;
$Lt_8_10498:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_8_11010;
$Lt_8_11522:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_8_11778;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_8_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_8_11522;
$Lt_8_11010:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_8_12546;
.loc	3	238	0
ld.volatile.shared.s32 %r19, [%rd12+64];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	239	0
ld.volatile.shared.s32 %r21, [%rd12+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	240	0
ld.volatile.shared.s32 %r23, [%rd12+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	241	0
ld.volatile.shared.s32 %r25, [%rd12+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	242	0
ld.volatile.shared.s32 %r27, [%rd12+4];
add.s32 %r9, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_8_12546:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r5, %r28;
@%p7 bra $Lt_8_13058;
.loc	3	246	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r29;
$Lt_8_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n)
{
.reg .u32 %r<29>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_9_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_9_10242;
$Lt_9_10498:
mov.s32 %r8, 0;
$Lt_9_10242:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_9_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+64];
add.s32 %r9, %r11, %r9;
$Lt_9_10754:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_9_11266;
$Lt_9_11778:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_9_12034;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_9_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_9_11778;
$Lt_9_11266:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_9_12802;
.loc	3	239	0
ld.volatile.shared.s32 %r19, [%rd12+32];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	240	0
ld.volatile.shared.s32 %r21, [%rd12+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	241	0
ld.volatile.shared.s32 %r23, [%rd12+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	242	0
ld.volatile.shared.s32 %r25, [%rd12+4];
add.s32 %r9, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_9_12802:
mov.u32 %r26, 0;
setp.ne.u32 %p7, %r5, %r26;
@%p7 bra $Lt_9_13314;
.loc	3	246	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r27;
$Lt_9_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n)
{
.reg .u32 %r<27>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_10_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_10_10498;
$Lt_10_10754:
mov.s32 %r8, 0;
$Lt_10_10498:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_10_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+32];
add.s32 %r9, %r11, %r9;
$Lt_10_11010:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_10_11522;
$Lt_10_12034:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_10_12290;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_10_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_10_12034;
$Lt_10_11522:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_10_13058;
.loc	3	240	0
ld.volatile.shared.s32 %r19, [%rd12+16];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	241	0
ld.volatile.shared.s32 %r21, [%rd12+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	242	0
ld.volatile.shared.s32 %r23, [%rd12+4];
add.s32 %r9, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_10_13058:
mov.u32 %r24, 0;
setp.ne.u32 %p7, %r5, %r24;
@%p7 bra $Lt_10_13570;
.loc	3	246	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r25;
$Lt_10_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n)
{
.reg .u32 %r<25>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_11_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_11_10754;
$Lt_11_11010:
mov.s32 %r8, 0;
$Lt_11_10754:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_11_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+16];
add.s32 %r9, %r11, %r9;
$Lt_11_11266:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_11_11778;
$Lt_11_12290:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_11_12546;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_11_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_11_12290;
$Lt_11_11778:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_11_13314;
.loc	3	241	0
ld.volatile.shared.s32 %r19, [%rd12+8];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	242	0
ld.volatile.shared.s32 %r21, [%rd12+4];
add.s32 %r9, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_11_13314:
mov.u32 %r22, 0;
setp.ne.u32 %p7, %r5, %r22;
@%p7 bra $Lt_11_13826;
.loc	3	246	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r23;
$Lt_11_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n)
{
.reg .u32 %r<23>;
.reg .u64 %rd<21>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_12_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_12_11010;
$Lt_12_11266:
mov.s32 %r8, 0;
$Lt_12_11010:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_12_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+8];
add.s32 %r9, %r11, %r9;
$Lt_12_11522:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_12_12034;
$Lt_12_12546:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_12_12802;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_12_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_12_12546;
$Lt_12_12034:
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r5, %r18;
@%p6 bra $Lt_12_13570;
.loc	3	242	0
ld.volatile.shared.s32 %r19, [%rd12+4];
add.s32 %r9, %r19, %r9;
st.volatile.shared.s32 [%rd12+0], %r9;
$Lt_12_13570:
mov.u32 %r20, 0;
setp.ne.u32 %p7, %r5, %r20;
@%p7 bra $Lt_12_14082;
.loc	3	246	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r21;
$Lt_12_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IiLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IiLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_13_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r8, [%rd4+0];
bra.uni $Lt_13_11266;
$Lt_13_11522:
mov.s32 %r8, 0;
$Lt_13_11266:
mov.s32 %r9, %r8;
add.u32 %r10, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r10;
@%p2 bra $Lt_13_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r11, [%rd8+4];
add.s32 %r9, %r11, %r9;
$Lt_13_11778:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r9;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r12, %r1, 1;
mov.s32 %r13, %r12;
mov.u32 %r14, 32;
setp.le.u32 %p3, %r12, %r14;
@%p3 bra $Lt_13_12290;
$Lt_13_12802:
setp.le.u32 %p4, %r13, %r5;
@%p4 bra $Lt_13_13058;
.loc	3	226	0
add.u32 %r15, %r13, %r5;
cvt.u64.u32 %rd13, %r15;
mul.wide.u32 %rd14, %r15, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.s32 %r16, [%rd15+0];
add.s32 %r9, %r16, %r9;
st.shared.s32 [%rd12+0], %r9;
$Lt_13_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r13, %r13, 1;
mov.u32 %r17, 32;
setp.gt.u32 %p5, %r13, %r17;
@%p5 bra $Lt_13_12802;
$Lt_13_12290:
mov.u32 %r18, 0;
setp.ne.u32 %p6, %r5, %r18;
@%p6 bra $Lt_13_13826;
.loc	3	246	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IiLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.s32 [%rd19+0], %r19;
$Lt_13_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IiLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n)
{
.reg .u32 %r<31>;
.reg .u64 %rd<18>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_14_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_14_12546;
$Lt_14_12802:
mov.s32 %r6, 0;
$Lt_14_12546:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_14_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+2048];
add.s32 %r7, %r9, %r7;
$Lt_14_13058:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 255;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_14_13570;
.loc	3	278	0
ld.shared.s32 %r11, [%rd12+1024];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_13570:
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_14_14082;
.loc	3	279	0
ld.shared.s32 %r13, [%rd12+512];
add.s32 %r7, %r13, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_14082:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_14_14594;
.loc	3	280	0
ld.shared.s32 %r15, [%rd12+256];
add.s32 %r7, %r15, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_14_14594:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_14_15106;
.loc	3	288	0
ld.volatile.shared.s32 %r17, [%rd12+128];
add.s32 %r18, %r17, %r7;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	289	0
ld.volatile.shared.s32 %r19, [%rd12+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	290	0
ld.volatile.shared.s32 %r21, [%rd12+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	291	0
ld.volatile.shared.s32 %r23, [%rd12+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	292	0
ld.volatile.shared.s32 %r25, [%rd12+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r26;
.loc	3	293	0
ld.volatile.shared.s32 %r27, [%rd12+4];
add.s32 %r7, %r27, %r26;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_14_15106:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r3, %r28;
@%p7 bra $Lt_14_15618;
.loc	3	297	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r29;
$Lt_14_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n)
{
.reg .u32 %r<29>;
.reg .u64 %rd<18>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_15_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_15_12802;
$Lt_15_13058:
mov.s32 %r6, 0;
$Lt_15_12802:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_15_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+1024];
add.s32 %r7, %r9, %r7;
$Lt_15_13314:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_15_13826;
.loc	3	279	0
ld.shared.s32 %r11, [%rd12+512];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_15_13826:
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_15_14338;
.loc	3	280	0
ld.shared.s32 %r13, [%rd12+256];
add.s32 %r7, %r13, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_15_14338:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_15_14850;
.loc	3	288	0
ld.volatile.shared.s32 %r15, [%rd12+128];
add.s32 %r16, %r15, %r7;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	289	0
ld.volatile.shared.s32 %r17, [%rd12+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	290	0
ld.volatile.shared.s32 %r19, [%rd12+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	291	0
ld.volatile.shared.s32 %r21, [%rd12+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	292	0
ld.volatile.shared.s32 %r23, [%rd12+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r24;
.loc	3	293	0
ld.volatile.shared.s32 %r25, [%rd12+4];
add.s32 %r7, %r25, %r24;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_15_14850:
mov.u32 %r26, 0;
setp.ne.u32 %p6, %r3, %r26;
@%p6 bra $Lt_15_15362;
.loc	3	297	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r27;
$Lt_15_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n)
{
.reg .u32 %r<27>;
.reg .u64 %rd<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_16_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_16_13058;
$Lt_16_13314:
mov.s32 %r6, 0;
$Lt_16_13058:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_16_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+512];
add.s32 %r7, %r9, %r7;
$Lt_16_13570:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_16_14082;
.loc	3	280	0
ld.shared.s32 %r11, [%rd12+256];
add.s32 %r7, %r11, %r7;
st.shared.s32 [%rd12+0], %r7;
$Lt_16_14082:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_16_14594;
.loc	3	288	0
ld.volatile.shared.s32 %r13, [%rd12+128];
add.s32 %r14, %r13, %r7;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	289	0
ld.volatile.shared.s32 %r15, [%rd12+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	290	0
ld.volatile.shared.s32 %r17, [%rd12+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	291	0
ld.volatile.shared.s32 %r19, [%rd12+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	292	0
ld.volatile.shared.s32 %r21, [%rd12+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r22;
.loc	3	293	0
ld.volatile.shared.s32 %r23, [%rd12+4];
add.s32 %r7, %r23, %r22;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_16_14594:
mov.u32 %r24, 0;
setp.ne.u32 %p5, %r3, %r24;
@%p5 bra $Lt_16_15106;
.loc	3	297	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r25;
$Lt_16_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n)
{
.reg .u32 %r<25>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_17_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_17_13314;
$Lt_17_13570:
mov.s32 %r6, 0;
$Lt_17_13314:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_17_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+256];
add.s32 %r7, %r9, %r7;
$Lt_17_13826:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_17_14338;
.loc	3	288	0
ld.volatile.shared.s32 %r11, [%rd12+128];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	289	0
ld.volatile.shared.s32 %r13, [%rd12+64];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	290	0
ld.volatile.shared.s32 %r15, [%rd12+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	291	0
ld.volatile.shared.s32 %r17, [%rd12+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	292	0
ld.volatile.shared.s32 %r19, [%rd12+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r20;
.loc	3	293	0
ld.volatile.shared.s32 %r21, [%rd12+4];
add.s32 %r7, %r21, %r20;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_17_14338:
mov.u32 %r22, 0;
setp.ne.u32 %p4, %r3, %r22;
@%p4 bra $Lt_17_14850;
.loc	3	297	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r23;
$Lt_17_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n)
{
.reg .u32 %r<23>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_18_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_18_13570;
$Lt_18_13826:
mov.s32 %r6, 0;
$Lt_18_13570:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_18_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+128];
add.s32 %r7, %r9, %r7;
$Lt_18_14082:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_18_14594;
.loc	3	289	0
ld.volatile.shared.s32 %r11, [%rd12+64];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	290	0
ld.volatile.shared.s32 %r13, [%rd12+32];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	291	0
ld.volatile.shared.s32 %r15, [%rd12+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	292	0
ld.volatile.shared.s32 %r17, [%rd12+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r18;
.loc	3	293	0
ld.volatile.shared.s32 %r19, [%rd12+4];
add.s32 %r7, %r19, %r18;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_18_14594:
mov.u32 %r20, 0;
setp.ne.u32 %p4, %r3, %r20;
@%p4 bra $Lt_18_15106;
.loc	3	297	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r21;
$Lt_18_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n)
{
.reg .u32 %r<21>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_19_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_19_13826;
$Lt_19_14082:
mov.s32 %r6, 0;
$Lt_19_13826:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_19_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+64];
add.s32 %r7, %r9, %r7;
$Lt_19_14338:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_19_14850;
.loc	3	290	0
ld.volatile.shared.s32 %r11, [%rd12+32];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	291	0
ld.volatile.shared.s32 %r13, [%rd12+16];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	292	0
ld.volatile.shared.s32 %r15, [%rd12+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r16;
.loc	3	293	0
ld.volatile.shared.s32 %r17, [%rd12+4];
add.s32 %r7, %r17, %r16;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_19_14850:
mov.u32 %r18, 0;
setp.ne.u32 %p4, %r3, %r18;
@%p4 bra $Lt_19_15362;
.loc	3	297	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r19;
$Lt_19_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n)
{
.reg .u32 %r<19>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_20_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_20_14082;
$Lt_20_14338:
mov.s32 %r6, 0;
$Lt_20_14082:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_20_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+32];
add.s32 %r7, %r9, %r7;
$Lt_20_14594:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_20_15106;
.loc	3	291	0
ld.volatile.shared.s32 %r11, [%rd12+16];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	292	0
ld.volatile.shared.s32 %r13, [%rd12+8];
add.s32 %r14, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r14;
.loc	3	293	0
ld.volatile.shared.s32 %r15, [%rd12+4];
add.s32 %r7, %r15, %r14;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_20_15106:
mov.u32 %r16, 0;
setp.ne.u32 %p4, %r3, %r16;
@%p4 bra $Lt_20_15618;
.loc	3	297	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r17;
$Lt_20_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_21_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_21_14338;
$Lt_21_14594:
mov.s32 %r6, 0;
$Lt_21_14338:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_21_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+16];
add.s32 %r7, %r9, %r7;
$Lt_21_14850:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_21_15362;
.loc	3	292	0
ld.volatile.shared.s32 %r11, [%rd12+8];
add.s32 %r12, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r12;
.loc	3	293	0
ld.volatile.shared.s32 %r13, [%rd12+4];
add.s32 %r7, %r13, %r12;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_21_15362:
mov.u32 %r14, 0;
setp.ne.u32 %p4, %r3, %r14;
@%p4 bra $Lt_21_15874;
.loc	3	297	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r15;
$Lt_21_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<18>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_22_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_22_14594;
$Lt_22_14850:
mov.s32 %r6, 0;
$Lt_22_14594:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_22_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+8];
add.s32 %r7, %r9, %r7;
$Lt_22_15106:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p3, %r3, %r10;
@%p3 bra $Lt_22_15618;
.loc	3	293	0
ld.volatile.shared.s32 %r11, [%rd12+4];
add.s32 %r7, %r11, %r7;
st.volatile.shared.s32 [%rd12+0], %r7;
$Lt_22_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p4, %r3, %r12;
@%p4 bra $Lt_22_16130;
.loc	3	297	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r13;
$Lt_22_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IiLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IiLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_23_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.s32 %r6, [%rd4+0];
bra.uni $Lt_23_14850;
$Lt_23_15106:
mov.s32 %r6, 0;
$Lt_23_14850:
mov.s32 %r7, %r6;
add.u32 %r8, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r8;
@%p2 bra $Lt_23_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.s32 %r9, [%rd8+4];
add.s32 %r7, %r9, %r7;
$Lt_23_15362:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.s32 [%rd12+0], %r7;
.loc	3	275	0
bar.sync 0;
mov.u32 %r10, 0;
setp.ne.u32 %p3, %r3, %r10;
@%p3 bra $Lt_23_15874;
.loc	3	297	0
ld.shared.s32 %r11, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IiLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.s32 [%rd16+0], %r11;
$Lt_23_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IiLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<33>;
.reg .u64 %rd<16>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_24_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_24_13314:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+2048];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_24_13314;
bra.uni $Lt_24_12802;
$Lt_24_16386:
mov.s32 %r8, 0;
$Lt_24_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 255;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_24_13826;
.loc	3	341	0
ld.shared.s32 %r13, [%rd10+1024];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_13826:
bar.sync 0;
mov.u32 %r14, 127;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_24_14338;
.loc	3	342	0
ld.shared.s32 %r15, [%rd10+512];
add.s32 %r8, %r15, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_14338:
bar.sync 0;
mov.u32 %r16, 63;
setp.gt.u32 %p5, %r3, %r16;
@%p5 bra $Lt_24_14850;
.loc	3	343	0
ld.shared.s32 %r17, [%rd10+256];
add.s32 %r8, %r17, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_24_14850:
bar.sync 0;
mov.u32 %r18, 31;
setp.gt.u32 %p6, %r3, %r18;
@%p6 bra $Lt_24_15362;
.loc	3	351	0
ld.volatile.shared.s32 %r19, [%rd10+128];
add.s32 %r20, %r19, %r8;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	352	0
ld.volatile.shared.s32 %r21, [%rd10+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	353	0
ld.volatile.shared.s32 %r23, [%rd10+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	354	0
ld.volatile.shared.s32 %r25, [%rd10+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	355	0
ld.volatile.shared.s32 %r27, [%rd10+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r28;
.loc	3	356	0
ld.volatile.shared.s32 %r29, [%rd10+4];
add.s32 %r8, %r29, %r28;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_24_15362:
mov.u32 %r30, 0;
setp.ne.u32 %p7, %r3, %r30;
@%p7 bra $Lt_24_15874;
.loc	3	361	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r31;
$Lt_24_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<31>;
.reg .u64 %rd<16>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_25_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_25_13570:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+1024];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_25_13570;
bra.uni $Lt_25_13058;
$Lt_25_16130:
mov.s32 %r8, 0;
$Lt_25_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_25_14082;
.loc	3	342	0
ld.shared.s32 %r13, [%rd10+512];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_25_14082:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_25_14594;
.loc	3	343	0
ld.shared.s32 %r15, [%rd10+256];
add.s32 %r8, %r15, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_25_14594:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p5, %r3, %r16;
@%p5 bra $Lt_25_15106;
.loc	3	351	0
ld.volatile.shared.s32 %r17, [%rd10+128];
add.s32 %r18, %r17, %r8;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	352	0
ld.volatile.shared.s32 %r19, [%rd10+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	353	0
ld.volatile.shared.s32 %r21, [%rd10+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	354	0
ld.volatile.shared.s32 %r23, [%rd10+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	355	0
ld.volatile.shared.s32 %r25, [%rd10+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	356	0
ld.volatile.shared.s32 %r27, [%rd10+4];
add.s32 %r8, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_25_15106:
mov.u32 %r28, 0;
setp.ne.u32 %p6, %r3, %r28;
@%p6 bra $Lt_25_15618;
.loc	3	361	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r29;
$Lt_25_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<29>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_26_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_26_13826:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+512];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_26_13826;
bra.uni $Lt_26_13314;
$Lt_26_15874:
mov.s32 %r8, 0;
$Lt_26_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_26_14338;
.loc	3	343	0
ld.shared.s32 %r13, [%rd10+256];
add.s32 %r8, %r13, %r8;
st.shared.s32 [%rd10+0], %r8;
$Lt_26_14338:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p4, %r3, %r14;
@%p4 bra $Lt_26_14850;
.loc	3	351	0
ld.volatile.shared.s32 %r15, [%rd10+128];
add.s32 %r16, %r15, %r8;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	352	0
ld.volatile.shared.s32 %r17, [%rd10+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	353	0
ld.volatile.shared.s32 %r19, [%rd10+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	354	0
ld.volatile.shared.s32 %r21, [%rd10+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	355	0
ld.volatile.shared.s32 %r23, [%rd10+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	356	0
ld.volatile.shared.s32 %r25, [%rd10+4];
add.s32 %r8, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_26_14850:
mov.u32 %r26, 0;
setp.ne.u32 %p5, %r3, %r26;
@%p5 bra $Lt_26_15362;
.loc	3	361	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r27;
$Lt_26_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<27>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_27_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_27_14082:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+256];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_27_14082;
bra.uni $Lt_27_13570;
$Lt_27_15618:
mov.s32 %r8, 0;
$Lt_27_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_27_14594;
.loc	3	351	0
ld.volatile.shared.s32 %r13, [%rd10+128];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	352	0
ld.volatile.shared.s32 %r15, [%rd10+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	353	0
ld.volatile.shared.s32 %r17, [%rd10+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	354	0
ld.volatile.shared.s32 %r19, [%rd10+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	355	0
ld.volatile.shared.s32 %r21, [%rd10+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	356	0
ld.volatile.shared.s32 %r23, [%rd10+4];
add.s32 %r8, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_27_14594:
mov.u32 %r24, 0;
setp.ne.u32 %p4, %r3, %r24;
@%p4 bra $Lt_27_15106;
.loc	3	361	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r25;
$Lt_27_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<25>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_28_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_28_14338:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+128];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_28_14338;
bra.uni $Lt_28_13826;
$Lt_28_15874:
mov.s32 %r8, 0;
$Lt_28_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_28_14850;
.loc	3	352	0
ld.volatile.shared.s32 %r13, [%rd10+64];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	353	0
ld.volatile.shared.s32 %r15, [%rd10+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	354	0
ld.volatile.shared.s32 %r17, [%rd10+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	355	0
ld.volatile.shared.s32 %r19, [%rd10+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	356	0
ld.volatile.shared.s32 %r21, [%rd10+4];
add.s32 %r8, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_28_14850:
mov.u32 %r22, 0;
setp.ne.u32 %p4, %r3, %r22;
@%p4 bra $Lt_28_15362;
.loc	3	361	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r23;
$Lt_28_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<23>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_29_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_29_14594:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+64];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_29_14594;
bra.uni $Lt_29_14082;
$Lt_29_16130:
mov.s32 %r8, 0;
$Lt_29_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_29_15106;
.loc	3	353	0
ld.volatile.shared.s32 %r13, [%rd10+32];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	354	0
ld.volatile.shared.s32 %r15, [%rd10+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	355	0
ld.volatile.shared.s32 %r17, [%rd10+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	356	0
ld.volatile.shared.s32 %r19, [%rd10+4];
add.s32 %r8, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_29_15106:
mov.u32 %r20, 0;
setp.ne.u32 %p4, %r3, %r20;
@%p4 bra $Lt_29_15618;
.loc	3	361	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r21;
$Lt_29_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<21>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_30_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_30_14850:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+32];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_30_14850;
bra.uni $Lt_30_14338;
$Lt_30_16386:
mov.s32 %r8, 0;
$Lt_30_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_30_15362;
.loc	3	354	0
ld.volatile.shared.s32 %r13, [%rd10+16];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	355	0
ld.volatile.shared.s32 %r15, [%rd10+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	356	0
ld.volatile.shared.s32 %r17, [%rd10+4];
add.s32 %r8, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_30_15362:
mov.u32 %r18, 0;
setp.ne.u32 %p4, %r3, %r18;
@%p4 bra $Lt_30_15874;
.loc	3	361	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r19;
$Lt_30_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<19>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_31_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_31_15106:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+16];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_31_15106;
bra.uni $Lt_31_14594;
$Lt_31_16642:
mov.s32 %r8, 0;
$Lt_31_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_31_15618;
.loc	3	355	0
ld.volatile.shared.s32 %r13, [%rd10+8];
add.s32 %r14, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	356	0
ld.volatile.shared.s32 %r15, [%rd10+4];
add.s32 %r8, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_31_15618:
mov.u32 %r16, 0;
setp.ne.u32 %p4, %r3, %r16;
@%p4 bra $Lt_31_16130;
.loc	3	361	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r17;
$Lt_31_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<17>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_32_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_32_15362:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+8];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_32_15362;
bra.uni $Lt_32_14850;
$Lt_32_16898:
mov.s32 %r8, 0;
$Lt_32_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p3, %r3, %r12;
@%p3 bra $Lt_32_15874;
.loc	3	356	0
ld.volatile.shared.s32 %r13, [%rd10+4];
add.s32 %r8, %r13, %r8;
st.volatile.shared.s32 [%rd10+0], %r8;
$Lt_32_15874:
mov.u32 %r14, 0;
setp.ne.u32 %p4, %r3, %r14;
@%p4 bra $Lt_32_16386;
.loc	3	361	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r15;
$Lt_32_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_33_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.s32 %r8, 0;
$Lt_33_15618:

	.loc	3	328	0
ld.global.s32 %r9, [%rd5+0];
add.s32 %r10, %r9, %r8;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+4];
add.s32 %r8, %r11, %r10;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_33_15618;
bra.uni $Lt_33_15106;
$Lt_33_16642:
mov.s32 %r8, 0;
$Lt_33_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r8;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 0;
setp.ne.u32 %p3, %r3, %r12;
@%p3 bra $Lt_33_16130;
.loc	3	361	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r13;
$Lt_33_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<33>;
.reg .u64 %rd<16>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_34_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_34_13314:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_34_13570;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+2048];
add.s32 %r9, %r11, %r9;
$Lt_34_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_34_13314;
bra.uni $Lt_34_12802;
$Lt_34_16898:
mov.s32 %r9, 0;
$Lt_34_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 255;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_34_14338;
.loc	3	341	0
ld.shared.s32 %r13, [%rd10+1024];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_14338:
bar.sync 0;
mov.u32 %r14, 127;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_34_14850;
.loc	3	342	0
ld.shared.s32 %r15, [%rd10+512];
add.s32 %r9, %r15, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_14850:
bar.sync 0;
mov.u32 %r16, 63;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_34_15362;
.loc	3	343	0
ld.shared.s32 %r17, [%rd10+256];
add.s32 %r9, %r17, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_34_15362:
bar.sync 0;
mov.u32 %r18, 31;
setp.gt.u32 %p7, %r3, %r18;
@%p7 bra $Lt_34_15874;
.loc	3	351	0
ld.volatile.shared.s32 %r19, [%rd10+128];
add.s32 %r20, %r19, %r9;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	352	0
ld.volatile.shared.s32 %r21, [%rd10+64];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	353	0
ld.volatile.shared.s32 %r23, [%rd10+32];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	354	0
ld.volatile.shared.s32 %r25, [%rd10+16];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	355	0
ld.volatile.shared.s32 %r27, [%rd10+8];
add.s32 %r28, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r28;
.loc	3	356	0
ld.volatile.shared.s32 %r29, [%rd10+4];
add.s32 %r9, %r29, %r28;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_34_15874:
mov.u32 %r30, 0;
setp.ne.u32 %p8, %r3, %r30;
@%p8 bra $Lt_34_16386;
.loc	3	361	0
ld.shared.s32 %r31, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r31;
$Lt_34_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<31>;
.reg .u64 %rd<16>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_35_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_35_13570:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_35_13826;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+1024];
add.s32 %r9, %r11, %r9;
$Lt_35_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_35_13570;
bra.uni $Lt_35_13058;
$Lt_35_16642:
mov.s32 %r9, 0;
$Lt_35_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 127;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_35_14594;
.loc	3	342	0
ld.shared.s32 %r13, [%rd10+512];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_35_14594:
bar.sync 0;
mov.u32 %r14, 63;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_35_15106;
.loc	3	343	0
ld.shared.s32 %r15, [%rd10+256];
add.s32 %r9, %r15, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_35_15106:
bar.sync 0;
mov.u32 %r16, 31;
setp.gt.u32 %p6, %r3, %r16;
@%p6 bra $Lt_35_15618;
.loc	3	351	0
ld.volatile.shared.s32 %r17, [%rd10+128];
add.s32 %r18, %r17, %r9;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	352	0
ld.volatile.shared.s32 %r19, [%rd10+64];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	353	0
ld.volatile.shared.s32 %r21, [%rd10+32];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	354	0
ld.volatile.shared.s32 %r23, [%rd10+16];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	355	0
ld.volatile.shared.s32 %r25, [%rd10+8];
add.s32 %r26, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r26;
.loc	3	356	0
ld.volatile.shared.s32 %r27, [%rd10+4];
add.s32 %r9, %r27, %r26;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_35_15618:
mov.u32 %r28, 0;
setp.ne.u32 %p7, %r3, %r28;
@%p7 bra $Lt_35_16130;
.loc	3	361	0
ld.shared.s32 %r29, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r29;
$Lt_35_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<29>;
.reg .u64 %rd<16>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_36_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_36_13826:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_36_14082;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+512];
add.s32 %r9, %r11, %r9;
$Lt_36_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_36_13826;
bra.uni $Lt_36_13314;
$Lt_36_16386:
mov.s32 %r9, 0;
$Lt_36_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 63;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_36_14850;
.loc	3	343	0
ld.shared.s32 %r13, [%rd10+256];
add.s32 %r9, %r13, %r9;
st.shared.s32 [%rd10+0], %r9;
$Lt_36_14850:
bar.sync 0;
mov.u32 %r14, 31;
setp.gt.u32 %p5, %r3, %r14;
@%p5 bra $Lt_36_15362;
.loc	3	351	0
ld.volatile.shared.s32 %r15, [%rd10+128];
add.s32 %r16, %r15, %r9;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	352	0
ld.volatile.shared.s32 %r17, [%rd10+64];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	353	0
ld.volatile.shared.s32 %r19, [%rd10+32];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	354	0
ld.volatile.shared.s32 %r21, [%rd10+16];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	355	0
ld.volatile.shared.s32 %r23, [%rd10+8];
add.s32 %r24, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r24;
.loc	3	356	0
ld.volatile.shared.s32 %r25, [%rd10+4];
add.s32 %r9, %r25, %r24;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_36_15362:
mov.u32 %r26, 0;
setp.ne.u32 %p6, %r3, %r26;
@%p6 bra $Lt_36_15874;
.loc	3	361	0
ld.shared.s32 %r27, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r27;
$Lt_36_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<27>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_37_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_37_14082:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_37_14338;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+256];
add.s32 %r9, %r11, %r9;
$Lt_37_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_37_14082;
bra.uni $Lt_37_13570;
$Lt_37_16130:
mov.s32 %r9, 0;
$Lt_37_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_37_15106;
.loc	3	351	0
ld.volatile.shared.s32 %r13, [%rd10+128];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	352	0
ld.volatile.shared.s32 %r15, [%rd10+64];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	353	0
ld.volatile.shared.s32 %r17, [%rd10+32];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	354	0
ld.volatile.shared.s32 %r19, [%rd10+16];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	355	0
ld.volatile.shared.s32 %r21, [%rd10+8];
add.s32 %r22, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r22;
.loc	3	356	0
ld.volatile.shared.s32 %r23, [%rd10+4];
add.s32 %r9, %r23, %r22;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_37_15106:
mov.u32 %r24, 0;
setp.ne.u32 %p5, %r3, %r24;
@%p5 bra $Lt_37_15618;
.loc	3	361	0
ld.shared.s32 %r25, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r25;
$Lt_37_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<25>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_38_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_38_14338:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_38_14594;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+128];
add.s32 %r9, %r11, %r9;
$Lt_38_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_38_14338;
bra.uni $Lt_38_13826;
$Lt_38_16386:
mov.s32 %r9, 0;
$Lt_38_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_38_15362;
.loc	3	352	0
ld.volatile.shared.s32 %r13, [%rd10+64];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	353	0
ld.volatile.shared.s32 %r15, [%rd10+32];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	354	0
ld.volatile.shared.s32 %r17, [%rd10+16];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	355	0
ld.volatile.shared.s32 %r19, [%rd10+8];
add.s32 %r20, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r20;
.loc	3	356	0
ld.volatile.shared.s32 %r21, [%rd10+4];
add.s32 %r9, %r21, %r20;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_38_15362:
mov.u32 %r22, 0;
setp.ne.u32 %p5, %r3, %r22;
@%p5 bra $Lt_38_15874;
.loc	3	361	0
ld.shared.s32 %r23, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r23;
$Lt_38_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<23>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_39_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_39_14594:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_39_14850;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+64];
add.s32 %r9, %r11, %r9;
$Lt_39_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_39_14594;
bra.uni $Lt_39_14082;
$Lt_39_16642:
mov.s32 %r9, 0;
$Lt_39_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_39_15618;
.loc	3	353	0
ld.volatile.shared.s32 %r13, [%rd10+32];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	354	0
ld.volatile.shared.s32 %r15, [%rd10+16];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	355	0
ld.volatile.shared.s32 %r17, [%rd10+8];
add.s32 %r18, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r18;
.loc	3	356	0
ld.volatile.shared.s32 %r19, [%rd10+4];
add.s32 %r9, %r19, %r18;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_39_15618:
mov.u32 %r20, 0;
setp.ne.u32 %p5, %r3, %r20;
@%p5 bra $Lt_39_16130;
.loc	3	361	0
ld.shared.s32 %r21, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r21;
$Lt_39_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<21>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_40_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_40_14850:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_40_15106;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+32];
add.s32 %r9, %r11, %r9;
$Lt_40_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_40_14850;
bra.uni $Lt_40_14338;
$Lt_40_16898:
mov.s32 %r9, 0;
$Lt_40_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_40_15874;
.loc	3	354	0
ld.volatile.shared.s32 %r13, [%rd10+16];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	355	0
ld.volatile.shared.s32 %r15, [%rd10+8];
add.s32 %r16, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r16;
.loc	3	356	0
ld.volatile.shared.s32 %r17, [%rd10+4];
add.s32 %r9, %r17, %r16;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_40_15874:
mov.u32 %r18, 0;
setp.ne.u32 %p5, %r3, %r18;
@%p5 bra $Lt_40_16386;
.loc	3	361	0
ld.shared.s32 %r19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r19;
$Lt_40_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<19>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_41_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_41_15106:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_41_15362;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+16];
add.s32 %r9, %r11, %r9;
$Lt_41_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_41_15106;
bra.uni $Lt_41_14594;
$Lt_41_17154:
mov.s32 %r9, 0;
$Lt_41_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_41_16130;
.loc	3	355	0
ld.volatile.shared.s32 %r13, [%rd10+8];
add.s32 %r14, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r14;
.loc	3	356	0
ld.volatile.shared.s32 %r15, [%rd10+4];
add.s32 %r9, %r15, %r14;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_41_16130:
mov.u32 %r16, 0;
setp.ne.u32 %p5, %r3, %r16;
@%p5 bra $Lt_41_16642;
.loc	3	361	0
ld.shared.s32 %r17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r17;
$Lt_41_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<17>;
.reg .u64 %rd<16>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_42_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_42_15362:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_42_15618;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+8];
add.s32 %r9, %r11, %r9;
$Lt_42_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_42_15362;
bra.uni $Lt_42_14850;
$Lt_42_17410:
mov.s32 %r9, 0;
$Lt_42_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p4, %r3, %r12;
@%p4 bra $Lt_42_16386;
.loc	3	356	0
ld.volatile.shared.s32 %r13, [%rd10+4];
add.s32 %r9, %r13, %r9;
st.volatile.shared.s32 [%rd10+0], %r9;
$Lt_42_16386:
mov.u32 %r14, 0;
setp.ne.u32 %p5, %r3, %r14;
@%p5 bra $Lt_42_16898;
.loc	3	361	0
ld.shared.s32 %r15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r15;
$Lt_42_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IiLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IiLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_43_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.s32 %r9, 0;
$Lt_43_15618:

	.loc	3	328	0
ld.global.s32 %r10, [%rd5+0];
add.s32 %r9, %r10, %r9;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_43_15874;
.loc	3	331	0
ld.global.s32 %r11, [%rd5+4];
add.s32 %r9, %r11, %r9;
$Lt_43_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_43_15618;
bra.uni $Lt_43_15106;
$Lt_43_17154:
mov.s32 %r9, 0;
$Lt_43_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.s32 [%rd10+0], %r9;
.loc	3	337	0
bar.sync 0;
mov.u32 %r12, 0;
setp.ne.u32 %p4, %r3, %r12;
@%p4 bra $Lt_43_16642;
.loc	3	361	0
ld.shared.s32 %r13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IiLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.s32 [%rd14+0], %r13;
$Lt_43_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IiLj1ELb0EEvPT_S1_j:
} 

.entry _Z7reduce0IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IfEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<17>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IfEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_44_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_44_3586;
$Lt_44_3842:
mov.f32 %f1, 0f00000000; 
$Lt_44_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	80	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_44_4098;
mov.u32 %r8, 1;
$Lt_44_4610:
mul.lo.u32 %r9, %r8, 2;
rem.u32 %r10, %r4, %r9;
mov.u32 %r11, 0;
setp.ne.u32 %p3, %r10, %r11;
@%p3 bra $Lt_44_4866;
.loc	3	86	0
ld.shared.f32 %f2, [%rd8+0];
add.u32 %r12, %r8, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f3, [%rd11+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd8+0], %f4;
$Lt_44_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r8, %r9;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_44_4610;
$Lt_44_4098:
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r4, %r13;
@%p5 bra $Lt_44_5634;
.loc	3	92	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.f32 [%rd15+0], %f5;
$Lt_44_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IfEvPT_S1_j:
} 

.entry _Z7reduce1IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IfEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<20>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IfEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_45_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_45_3586;
$Lt_45_3842:
mov.f32 %f1, 0f00000000; 
$Lt_45_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	110	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_45_4098;
mov.u32 %r8, 1;
$Lt_45_4610:

	mul.lo.u32 %r9, %r8, %r4;
mul.lo.u32 %r10, %r9, 2;
setp.ge.u32 %p3, %r10, %r1;
@%p3 bra $Lt_45_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r10;
mul.wide.s32 %rd10, %r10, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f2, [%rd11+0];
add.u32 %r11, %r10, %r8;
cvt.u64.u32 %rd12, %r11;
mul.wide.u32 %rd13, %r11, 4;
add.u64 %rd14, %rd5, %rd13;
ld.shared.f32 %f3, [%rd14+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd11+0], %f4;
$Lt_45_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r8, %r8, 2;
setp.lt.u32 %p4, %r8, %r1;
@%p4 bra $Lt_45_4610;
$Lt_45_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_45_5634;
.loc	3	125	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 4;
add.u64 %rd18, %rd15, %rd17;
st.global.f32 [%rd18+0], %f5;
$Lt_45_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IfEvPT_S1_j:
} 

.entry _Z7reduce2IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IfEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<17>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IfEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IfEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_46_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_46_3586;
$Lt_46_3842:
mov.f32 %f1, 0f00000000; 
$Lt_46_3586:
mov.u64 %rd5, __smem;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r7, %r1, 1;
mov.s32 %r8, %r7;
mov.u32 %r9, 0;
setp.eq.u32 %p2, %r7, %r9;
@%p2 bra $Lt_46_4098;
$Lt_46_4610:
setp.le.u32 %p3, %r8, %r4;
@%p3 bra $Lt_46_4866;
.loc	3	150	0
ld.shared.f32 %f2, [%rd8+0];
add.u32 %r10, %r8, %r4;
cvt.u64.u32 %rd9, %r10;
mul.wide.u32 %rd10, %r10, 4;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f32 %f3, [%rd11+0];
add.f32 %f4, %f2, %f3;
st.shared.f32 [%rd8+0], %f4;
$Lt_46_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r8, 1;
mov.u32 %r11, 0;
setp.ne.u32 %p4, %r8, %r11;
@%p4 bra $Lt_46_4610;
$Lt_46_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_46_5634;
.loc	3	156	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 4;
add.u64 %rd15, %rd12, %rd14;
st.global.f32 [%rd15+0], %f5;
$Lt_46_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IfEvPT_S1_j:
} 

.entry _Z7reduce3IfEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IfEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IfEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IfEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f32 %f<7>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IfEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IfEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_47_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_47_4354;
$Lt_47_4610:
mov.f32 %f1, 0f00000000; 
$Lt_47_4354:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IfEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r8, %r7;
@%p2 bra $Lt_47_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r8;
mul.wide.u32 %rd7, %r8, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+0];
add.f32 %f2, %f3, %f2;
$Lt_47_4866:
mov.u64 %rd9, __smem;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 0;
setp.eq.u32 %p3, %r9, %r11;
@%p3 bra $Lt_47_5378;
$Lt_47_5890:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_47_6146;
.loc	3	186	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_47_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r10, %r13;
@%p5 bra $Lt_47_5890;
$Lt_47_5378:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_47_6914;
.loc	3	192	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IfEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f5;
$Lt_47_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IfEvPT_S1_j:
} 

.entry _Z7reduce4IfLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_48_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_48_9730;
$Lt_48_9986:
mov.f32 %f1, 0f00000000; 
$Lt_48_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_48_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+2048];
add.f32 %f2, %f3, %f2;
$Lt_48_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_48_10754;
$Lt_48_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_48_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_48_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_48_11266;
$Lt_48_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_48_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_48_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_48_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_48_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_49_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_49_9730;
$Lt_49_9986:
mov.f32 %f1, 0f00000000; 
$Lt_49_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_49_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+1024];
add.f32 %f2, %f3, %f2;
$Lt_49_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_49_10754;
$Lt_49_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_49_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_49_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_49_11266;
$Lt_49_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_49_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_49_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_49_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_49_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_50_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_50_9730;
$Lt_50_9986:
mov.f32 %f1, 0f00000000; 
$Lt_50_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_50_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+512];
add.f32 %f2, %f3, %f2;
$Lt_50_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_50_10754;
$Lt_50_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_50_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_50_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_50_11266;
$Lt_50_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_50_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_50_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_50_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_50_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_51_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_51_9730;
$Lt_51_9986:
mov.f32 %f1, 0f00000000; 
$Lt_51_9730:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_51_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+256];
add.f32 %f2, %f3, %f2;
$Lt_51_10242:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_51_10754;
$Lt_51_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_51_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_51_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_51_11266;
$Lt_51_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_51_12290;
.loc	3	237	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	238	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	239	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	240	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	241	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	242	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_51_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_51_12802;
.loc	3	246	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f16;
$Lt_51_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<16>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_52_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_52_9986;
$Lt_52_10242:
mov.f32 %f1, 0f00000000; 
$Lt_52_9986:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_52_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+128];
add.f32 %f2, %f3, %f2;
$Lt_52_10498:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_52_11010;
$Lt_52_11522:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_52_11778;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_52_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_52_11522;
$Lt_52_11010:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_52_12546;
.loc	3	238	0
ld.volatile.shared.f32 %f5, [%rd12+64];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	239	0
ld.volatile.shared.f32 %f7, [%rd12+32];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	240	0
ld.volatile.shared.f32 %f9, [%rd12+16];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	241	0
ld.volatile.shared.f32 %f11, [%rd12+8];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	242	0
ld.volatile.shared.f32 %f13, [%rd12+4];
add.f32 %f2, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_52_12546:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_52_13058;
.loc	3	246	0
ld.shared.f32 %f14, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f14;
$Lt_52_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<14>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_53_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_53_10242;
$Lt_53_10498:
mov.f32 %f1, 0f00000000; 
$Lt_53_10242:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_53_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+64];
add.f32 %f2, %f3, %f2;
$Lt_53_10754:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_53_11266;
$Lt_53_11778:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_53_12034;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_53_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_53_11778;
$Lt_53_11266:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_53_12802;
.loc	3	239	0
ld.volatile.shared.f32 %f5, [%rd12+32];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	240	0
ld.volatile.shared.f32 %f7, [%rd12+16];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	241	0
ld.volatile.shared.f32 %f9, [%rd12+8];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	242	0
ld.volatile.shared.f32 %f11, [%rd12+4];
add.f32 %f2, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_53_12802:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_53_13314;
.loc	3	246	0
ld.shared.f32 %f12, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f12;
$Lt_53_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<12>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_54_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_54_10498;
$Lt_54_10754:
mov.f32 %f1, 0f00000000; 
$Lt_54_10498:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_54_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+32];
add.f32 %f2, %f3, %f2;
$Lt_54_11010:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_54_11522;
$Lt_54_12034:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_54_12290;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_54_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_54_12034;
$Lt_54_11522:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_54_13058;
.loc	3	240	0
ld.volatile.shared.f32 %f5, [%rd12+16];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	241	0
ld.volatile.shared.f32 %f7, [%rd12+8];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	242	0
ld.volatile.shared.f32 %f9, [%rd12+4];
add.f32 %f2, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_54_13058:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_54_13570;
.loc	3	246	0
ld.shared.f32 %f10, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f10;
$Lt_54_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<10>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_55_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_55_10754;
$Lt_55_11010:
mov.f32 %f1, 0f00000000; 
$Lt_55_10754:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_55_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+16];
add.f32 %f2, %f3, %f2;
$Lt_55_11266:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_55_11778;
$Lt_55_12290:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_55_12546;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_55_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_55_12290;
$Lt_55_11778:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_55_13314;
.loc	3	241	0
ld.volatile.shared.f32 %f5, [%rd12+8];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	242	0
ld.volatile.shared.f32 %f7, [%rd12+4];
add.f32 %f2, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_55_13314:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_55_13826;
.loc	3	246	0
ld.shared.f32 %f8, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f8;
$Lt_55_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f32 %f<8>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_56_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_56_11010;
$Lt_56_11266:
mov.f32 %f1, 0f00000000; 
$Lt_56_11010:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_56_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+8];
add.f32 %f2, %f3, %f2;
$Lt_56_11522:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_56_12034;
$Lt_56_12546:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_56_12802;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_56_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_56_12546;
$Lt_56_12034:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_56_13570;
.loc	3	242	0
ld.volatile.shared.f32 %f5, [%rd12+4];
add.f32 %f2, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_56_13570:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_56_14082;
.loc	3	246	0
ld.shared.f32 %f6, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f6;
$Lt_56_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IfLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f32 %f<7>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IfLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_57_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_57_11266;
$Lt_57_11522:
mov.f32 %f1, 0f00000000; 
$Lt_57_11266:
mov.f32 %f2, %f1;
add.u32 %r8, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_57_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+4];
add.f32 %f2, %f3, %f2;
$Lt_57_11778:
mov.u64 %rd9, __smem;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_57_12290;
$Lt_57_12802:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_57_13058;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 4;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f32 %f4, [%rd15+0];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_57_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_57_12802;
$Lt_57_12290:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_57_13826;
.loc	3	246	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IfLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 4;
add.u64 %rd19, %rd16, %rd18;
st.global.f32 [%rd19+0], %f5;
$Lt_57_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IfLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .f32 %f<20>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_58_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_58_12546;
$Lt_58_12802:
mov.f32 %f1, 0f00000000; 
$Lt_58_12546:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_58_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+2048];
add.f32 %f2, %f3, %f2;
$Lt_58_13058:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 255;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_58_13570;
.loc	3	278	0
ld.shared.f32 %f4, [%rd12+1024];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_13570:
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_58_14082;
.loc	3	279	0
ld.shared.f32 %f5, [%rd12+512];
add.f32 %f2, %f5, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_58_14594;
.loc	3	280	0
ld.shared.f32 %f6, [%rd12+256];
add.f32 %f2, %f6, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_58_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p6, %r3, %r10;
@%p6 bra $Lt_58_15106;
.loc	3	288	0
ld.volatile.shared.f32 %f7, [%rd12+128];
add.f32 %f8, %f7, %f2;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	289	0
ld.volatile.shared.f32 %f9, [%rd12+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	290	0
ld.volatile.shared.f32 %f11, [%rd12+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	291	0
ld.volatile.shared.f32 %f13, [%rd12+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	292	0
ld.volatile.shared.f32 %f15, [%rd12+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f16;
.loc	3	293	0
ld.volatile.shared.f32 %f17, [%rd12+4];
add.f32 %f2, %f17, %f16;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_58_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p7, %r3, %r11;
@%p7 bra $Lt_58_15618;
.loc	3	297	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f18;
$Lt_58_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n)
{
.reg .u32 %r<12>;
.reg .u64 %rd<18>;
.reg .f32 %f<19>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_59_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_59_12802;
$Lt_59_13058:
mov.f32 %f1, 0f00000000; 
$Lt_59_12802:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_59_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+1024];
add.f32 %f2, %f3, %f2;
$Lt_59_13314:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 127;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_59_13826;
.loc	3	279	0
ld.shared.f32 %f4, [%rd12+512];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_59_13826:
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_59_14338;
.loc	3	280	0
ld.shared.f32 %f5, [%rd12+256];
add.f32 %f2, %f5, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_59_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_59_14850;
.loc	3	288	0
ld.volatile.shared.f32 %f6, [%rd12+128];
add.f32 %f7, %f6, %f2;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	289	0
ld.volatile.shared.f32 %f8, [%rd12+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	290	0
ld.volatile.shared.f32 %f10, [%rd12+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	291	0
ld.volatile.shared.f32 %f12, [%rd12+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f13;
.loc	3	292	0
ld.volatile.shared.f32 %f14, [%rd12+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd12+0], %f15;
.loc	3	293	0
ld.volatile.shared.f32 %f16, [%rd12+4];
add.f32 %f2, %f16, %f15;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_59_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p6, %r3, %r10;
@%p6 bra $Lt_59_15362;
.loc	3	297	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f17;
$Lt_59_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n)
{
.reg .u32 %r<11>;
.reg .u64 %rd<18>;
.reg .f32 %f<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_60_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_60_13058;
$Lt_60_13314:
mov.f32 %f1, 0f00000000; 
$Lt_60_13058:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_60_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+512];
add.f32 %f2, %f3, %f2;
$Lt_60_13570:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 63;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_60_14082;
.loc	3	280	0
ld.shared.f32 %f4, [%rd12+256];
add.f32 %f2, %f4, %f2;
st.shared.f32 [%rd12+0], %f2;
$Lt_60_14082:
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_60_14594;
.loc	3	288	0
ld.volatile.shared.f32 %f5, [%rd12+128];
add.f32 %f6, %f5, %f2;
st.volatile.shared.f32 [%rd12+0], %f6;
.loc	3	289	0
ld.volatile.shared.f32 %f7, [%rd12+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd12+0], %f8;
.loc	3	290	0
ld.volatile.shared.f32 %f9, [%rd12+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd12+0], %f10;
.loc	3	291	0
ld.volatile.shared.f32 %f11, [%rd12+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd12+0], %f12;
.loc	3	292	0
ld.volatile.shared.f32 %f13, [%rd12+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd12+0], %f14;
.loc	3	293	0
ld.volatile.shared.f32 %f15, [%rd12+4];
add.f32 %f2, %f15, %f14;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_60_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p5, %r3, %r9;
@%p5 bra $Lt_60_15106;
.loc	3	297	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f16;
$Lt_60_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<17>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_61_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_61_13314;
$Lt_61_13570:
mov.f32 %f1, 0f00000000; 
$Lt_61_13314:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_61_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+256];
add.f32 %f2, %f3, %f2;
$Lt_61_13826:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_61_14338;
.loc	3	288	0
ld.volatile.shared.f32 %f4, [%rd12+128];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	289	0
ld.volatile.shared.f32 %f6, [%rd12+64];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	290	0
ld.volatile.shared.f32 %f8, [%rd12+32];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	291	0
ld.volatile.shared.f32 %f10, [%rd12+16];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	292	0
ld.volatile.shared.f32 %f12, [%rd12+8];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f13;
.loc	3	293	0
ld.volatile.shared.f32 %f14, [%rd12+4];
add.f32 %f2, %f14, %f13;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_61_14338:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_61_14850;
.loc	3	297	0
ld.shared.f32 %f15, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f15;
$Lt_61_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<15>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_62_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_62_13570;
$Lt_62_13826:
mov.f32 %f1, 0f00000000; 
$Lt_62_13570:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_62_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+128];
add.f32 %f2, %f3, %f2;
$Lt_62_14082:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_62_14594;
.loc	3	289	0
ld.volatile.shared.f32 %f4, [%rd12+64];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	290	0
ld.volatile.shared.f32 %f6, [%rd12+32];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	291	0
ld.volatile.shared.f32 %f8, [%rd12+16];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	292	0
ld.volatile.shared.f32 %f10, [%rd12+8];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f11;
.loc	3	293	0
ld.volatile.shared.f32 %f12, [%rd12+4];
add.f32 %f2, %f12, %f11;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_62_14594:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_62_15106;
.loc	3	297	0
ld.shared.f32 %f13, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f13;
$Lt_62_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<13>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_63_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_63_13826;
$Lt_63_14082:
mov.f32 %f1, 0f00000000; 
$Lt_63_13826:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_63_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+64];
add.f32 %f2, %f3, %f2;
$Lt_63_14338:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_63_14850;
.loc	3	290	0
ld.volatile.shared.f32 %f4, [%rd12+32];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	291	0
ld.volatile.shared.f32 %f6, [%rd12+16];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	292	0
ld.volatile.shared.f32 %f8, [%rd12+8];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f9;
.loc	3	293	0
ld.volatile.shared.f32 %f10, [%rd12+4];
add.f32 %f2, %f10, %f9;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_63_14850:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_63_15362;
.loc	3	297	0
ld.shared.f32 %f11, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f11;
$Lt_63_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<11>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_64_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_64_14082;
$Lt_64_14338:
mov.f32 %f1, 0f00000000; 
$Lt_64_14082:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_64_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+32];
add.f32 %f2, %f3, %f2;
$Lt_64_14594:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_64_15106;
.loc	3	291	0
ld.volatile.shared.f32 %f4, [%rd12+16];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	292	0
ld.volatile.shared.f32 %f6, [%rd12+8];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f7;
.loc	3	293	0
ld.volatile.shared.f32 %f8, [%rd12+4];
add.f32 %f2, %f8, %f7;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_64_15106:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_64_15618;
.loc	3	297	0
ld.shared.f32 %f9, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f9;
$Lt_64_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<9>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_65_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_65_14338;
$Lt_65_14594:
mov.f32 %f1, 0f00000000; 
$Lt_65_14338:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_65_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+16];
add.f32 %f2, %f3, %f2;
$Lt_65_14850:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_65_15362;
.loc	3	292	0
ld.volatile.shared.f32 %f4, [%rd12+8];
add.f32 %f5, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f5;
.loc	3	293	0
ld.volatile.shared.f32 %f6, [%rd12+4];
add.f32 %f2, %f6, %f5;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_65_15362:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_65_15874;
.loc	3	297	0
ld.shared.f32 %f7, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f7;
$Lt_65_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f32 %f<7>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_66_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_66_14594;
$Lt_66_14850:
mov.f32 %f1, 0f00000000; 
$Lt_66_14594:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_66_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+8];
add.f32 %f2, %f3, %f2;
$Lt_66_15106:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_66_15618;
.loc	3	293	0
ld.volatile.shared.f32 %f4, [%rd12+4];
add.f32 %f2, %f4, %f2;
st.volatile.shared.f32 [%rd12+0], %f2;
$Lt_66_15618:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_66_16130;
.loc	3	297	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f5;
$Lt_66_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IfLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n)
{
.reg .u32 %r<9>;
.reg .u64 %rd<18>;
.reg .f32 %f<6>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IfLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_67_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 4;
add.u64 %rd4, %rd1, %rd3;
ld.global.f32 %f1, [%rd4+0];
bra.uni $Lt_67_14850;
$Lt_67_15106:
mov.f32 %f1, 0f00000000; 
$Lt_67_14850:
mov.f32 %f2, %f1;
add.u32 %r6, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_67_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 4;
add.u64 %rd8, %rd5, %rd7;
ld.global.f32 %f3, [%rd8+4];
add.f32 %f2, %f3, %f2;
$Lt_67_15362:
.loc	3	274	0
mov.u64 %rd9, __smem;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 4;
add.u64 %rd12, %rd9, %rd11;
st.shared.f32 [%rd12+0], %f2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 0;
setp.ne.u32 %p3, %r3, %r7;
@%p3 bra $Lt_67_15874;
.loc	3	297	0
ld.shared.f32 %f4, [__smem+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IfLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 4;
add.u64 %rd16, %rd13, %rd15;
st.global.f32 [%rd16+0], %f4;
$Lt_67_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IfLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f32 %f<21>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_68_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_68_13314:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+2048];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_68_13314;
bra.uni $Lt_68_12802;
$Lt_68_16386:
mov.f32 %f1, 0f00000000; 
$Lt_68_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 255;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_68_13826;
.loc	3	341	0
ld.shared.f32 %f5, [%rd10+1024];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_13826:
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_68_14338;
.loc	3	342	0
ld.shared.f32 %f6, [%rd10+512];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_14338:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_68_14850;
.loc	3	343	0
ld.shared.f32 %f7, [%rd10+256];
add.f32 %f1, %f7, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_68_14850:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_68_15362;
.loc	3	351	0
ld.volatile.shared.f32 %f8, [%rd10+128];
add.f32 %f9, %f8, %f1;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	352	0
ld.volatile.shared.f32 %f10, [%rd10+64];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	353	0
ld.volatile.shared.f32 %f12, [%rd10+32];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	354	0
ld.volatile.shared.f32 %f14, [%rd10+16];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	355	0
ld.volatile.shared.f32 %f16, [%rd10+8];
add.f32 %f17, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f17;
.loc	3	356	0
ld.volatile.shared.f32 %f18, [%rd10+4];
add.f32 %f1, %f18, %f17;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_68_15362:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_68_15874;
.loc	3	361	0
ld.shared.f32 %f19, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f19;
$Lt_68_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f32 %f<20>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_69_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_69_13570:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+1024];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_69_13570;
bra.uni $Lt_69_13058;
$Lt_69_16130:
mov.f32 %f1, 0f00000000; 
$Lt_69_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_69_14082;
.loc	3	342	0
ld.shared.f32 %f5, [%rd10+512];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_69_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_69_14594;
.loc	3	343	0
ld.shared.f32 %f6, [%rd10+256];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_69_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_69_15106;
.loc	3	351	0
ld.volatile.shared.f32 %f7, [%rd10+128];
add.f32 %f8, %f7, %f1;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	352	0
ld.volatile.shared.f32 %f9, [%rd10+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	353	0
ld.volatile.shared.f32 %f11, [%rd10+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	354	0
ld.volatile.shared.f32 %f13, [%rd10+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	355	0
ld.volatile.shared.f32 %f15, [%rd10+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f16;
.loc	3	356	0
ld.volatile.shared.f32 %f17, [%rd10+4];
add.f32 %f1, %f17, %f16;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_69_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_69_15618;
.loc	3	361	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f18;
$Lt_69_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<19>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_70_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_70_13826:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+512];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_70_13826;
bra.uni $Lt_70_13314;
$Lt_70_15874:
mov.f32 %f1, 0f00000000; 
$Lt_70_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_70_14338;
.loc	3	343	0
ld.shared.f32 %f5, [%rd10+256];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_70_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_70_14850;
.loc	3	351	0
ld.volatile.shared.f32 %f6, [%rd10+128];
add.f32 %f7, %f6, %f1;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	352	0
ld.volatile.shared.f32 %f8, [%rd10+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	353	0
ld.volatile.shared.f32 %f10, [%rd10+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	354	0
ld.volatile.shared.f32 %f12, [%rd10+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	355	0
ld.volatile.shared.f32 %f14, [%rd10+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	356	0
ld.volatile.shared.f32 %f16, [%rd10+4];
add.f32 %f1, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_70_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_70_15362;
.loc	3	361	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f17;
$Lt_70_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<18>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_71_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_71_14082:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+256];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_71_14082;
bra.uni $Lt_71_13570;
$Lt_71_15618:
mov.f32 %f1, 0f00000000; 
$Lt_71_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_71_14594;
.loc	3	351	0
ld.volatile.shared.f32 %f5, [%rd10+128];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	352	0
ld.volatile.shared.f32 %f7, [%rd10+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	353	0
ld.volatile.shared.f32 %f9, [%rd10+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	354	0
ld.volatile.shared.f32 %f11, [%rd10+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	355	0
ld.volatile.shared.f32 %f13, [%rd10+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	356	0
ld.volatile.shared.f32 %f15, [%rd10+4];
add.f32 %f1, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_71_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_71_15106;
.loc	3	361	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f16;
$Lt_71_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_72_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_72_14338:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+128];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_72_14338;
bra.uni $Lt_72_13826;
$Lt_72_15874:
mov.f32 %f1, 0f00000000; 
$Lt_72_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_72_14850;
.loc	3	352	0
ld.volatile.shared.f32 %f5, [%rd10+64];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	353	0
ld.volatile.shared.f32 %f7, [%rd10+32];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	354	0
ld.volatile.shared.f32 %f9, [%rd10+16];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	355	0
ld.volatile.shared.f32 %f11, [%rd10+8];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	356	0
ld.volatile.shared.f32 %f13, [%rd10+4];
add.f32 %f1, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_72_14850:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_72_15362;
.loc	3	361	0
ld.shared.f32 %f14, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f14;
$Lt_72_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<14>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_73_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_73_14594:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+64];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_73_14594;
bra.uni $Lt_73_14082;
$Lt_73_16130:
mov.f32 %f1, 0f00000000; 
$Lt_73_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_73_15106;
.loc	3	353	0
ld.volatile.shared.f32 %f5, [%rd10+32];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	354	0
ld.volatile.shared.f32 %f7, [%rd10+16];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	355	0
ld.volatile.shared.f32 %f9, [%rd10+8];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	356	0
ld.volatile.shared.f32 %f11, [%rd10+4];
add.f32 %f1, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_73_15106:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_73_15618;
.loc	3	361	0
ld.shared.f32 %f12, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f12;
$Lt_73_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<12>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_74_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_74_14850:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+32];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_74_14850;
bra.uni $Lt_74_14338;
$Lt_74_16386:
mov.f32 %f1, 0f00000000; 
$Lt_74_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_74_15362;
.loc	3	354	0
ld.volatile.shared.f32 %f5, [%rd10+16];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	355	0
ld.volatile.shared.f32 %f7, [%rd10+8];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	356	0
ld.volatile.shared.f32 %f9, [%rd10+4];
add.f32 %f1, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_74_15362:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_74_15874;
.loc	3	361	0
ld.shared.f32 %f10, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f10;
$Lt_74_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<10>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_75_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_75_15106:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+16];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_75_15106;
bra.uni $Lt_75_14594;
$Lt_75_16642:
mov.f32 %f1, 0f00000000; 
$Lt_75_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_75_15618;
.loc	3	355	0
ld.volatile.shared.f32 %f5, [%rd10+8];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	356	0
ld.volatile.shared.f32 %f7, [%rd10+4];
add.f32 %f1, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_75_15618:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_75_16130;
.loc	3	361	0
ld.shared.f32 %f8, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f8;
$Lt_75_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<8>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_76_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_76_15362:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+8];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_76_15362;
bra.uni $Lt_76_14850;
$Lt_76_16898:
mov.f32 %f1, 0f00000000; 
$Lt_76_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_76_15874;
.loc	3	356	0
ld.volatile.shared.f32 %f5, [%rd10+4];
add.f32 %f1, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_76_15874:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_76_16386;
.loc	3	361	0
ld.shared.f32 %f6, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f6;
$Lt_76_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<10>;
.reg .u64 %rd<16>;
.reg .f32 %f<7>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_77_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 4;
mov.f32 %f1, 0f00000000; 
$Lt_77_15618:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f3, %f2, %f1;
.loc	3	331	0
ld.global.f32 %f4, [%rd5+4];
add.f32 %f1, %f4, %f3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_77_15618;
bra.uni $Lt_77_15106;
$Lt_77_16642:
mov.f32 %f1, 0f00000000; 
$Lt_77_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 0;
setp.ne.u32 %p3, %r3, %r8;
@%p3 bra $Lt_77_16130;
.loc	3	361	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f5;
$Lt_77_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .f32 %f<20>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_78_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_78_13314:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_78_13570;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+2048];
add.f32 %f1, %f3, %f1;
$Lt_78_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_78_13314;
bra.uni $Lt_78_12802;
$Lt_78_16898:
mov.f32 %f1, 0f00000000; 
$Lt_78_12802:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 255;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_78_14338;
.loc	3	341	0
ld.shared.f32 %f4, [%rd10+1024];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_14338:
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_78_14850;
.loc	3	342	0
ld.shared.f32 %f5, [%rd10+512];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_14850:
bar.sync 0;
mov.u32 %r11, 63;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_78_15362;
.loc	3	343	0
ld.shared.f32 %f6, [%rd10+256];
add.f32 %f1, %f6, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_78_15362:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p7, %r3, %r12;
@%p7 bra $Lt_78_15874;
.loc	3	351	0
ld.volatile.shared.f32 %f7, [%rd10+128];
add.f32 %f8, %f7, %f1;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	352	0
ld.volatile.shared.f32 %f9, [%rd10+64];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	353	0
ld.volatile.shared.f32 %f11, [%rd10+32];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	354	0
ld.volatile.shared.f32 %f13, [%rd10+16];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	355	0
ld.volatile.shared.f32 %f15, [%rd10+8];
add.f32 %f16, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f16;
.loc	3	356	0
ld.volatile.shared.f32 %f17, [%rd10+4];
add.f32 %f1, %f17, %f16;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_78_15874:
mov.u32 %r13, 0;
setp.ne.u32 %p8, %r3, %r13;
@%p8 bra $Lt_78_16386;
.loc	3	361	0
ld.shared.f32 %f18, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f18;
$Lt_78_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f32 %f<19>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_79_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_79_13570:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_79_13826;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+1024];
add.f32 %f1, %f3, %f1;
$Lt_79_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_79_13570;
bra.uni $Lt_79_13058;
$Lt_79_16642:
mov.f32 %f1, 0f00000000; 
$Lt_79_13058:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_79_14594;
.loc	3	342	0
ld.shared.f32 %f4, [%rd10+512];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_79_14594:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_79_15106;
.loc	3	343	0
ld.shared.f32 %f5, [%rd10+256];
add.f32 %f1, %f5, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_79_15106:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_79_15618;
.loc	3	351	0
ld.volatile.shared.f32 %f6, [%rd10+128];
add.f32 %f7, %f6, %f1;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	352	0
ld.volatile.shared.f32 %f8, [%rd10+64];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	353	0
ld.volatile.shared.f32 %f10, [%rd10+32];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	354	0
ld.volatile.shared.f32 %f12, [%rd10+16];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	355	0
ld.volatile.shared.f32 %f14, [%rd10+8];
add.f32 %f15, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f15;
.loc	3	356	0
ld.volatile.shared.f32 %f16, [%rd10+4];
add.f32 %f1, %f16, %f15;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_79_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_79_16130;
.loc	3	361	0
ld.shared.f32 %f17, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f17;
$Lt_79_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f32 %f<18>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_80_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_80_13826:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_80_14082;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+512];
add.f32 %f1, %f3, %f1;
$Lt_80_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_80_13826;
bra.uni $Lt_80_13314;
$Lt_80_16386:
mov.f32 %f1, 0f00000000; 
$Lt_80_13314:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_80_14850;
.loc	3	343	0
ld.shared.f32 %f4, [%rd10+256];
add.f32 %f1, %f4, %f1;
st.shared.f32 [%rd10+0], %f1;
$Lt_80_14850:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_80_15362;
.loc	3	351	0
ld.volatile.shared.f32 %f5, [%rd10+128];
add.f32 %f6, %f5, %f1;
st.volatile.shared.f32 [%rd10+0], %f6;
.loc	3	352	0
ld.volatile.shared.f32 %f7, [%rd10+64];
add.f32 %f8, %f7, %f6;
st.volatile.shared.f32 [%rd10+0], %f8;
.loc	3	353	0
ld.volatile.shared.f32 %f9, [%rd10+32];
add.f32 %f10, %f9, %f8;
st.volatile.shared.f32 [%rd10+0], %f10;
.loc	3	354	0
ld.volatile.shared.f32 %f11, [%rd10+16];
add.f32 %f12, %f11, %f10;
st.volatile.shared.f32 [%rd10+0], %f12;
.loc	3	355	0
ld.volatile.shared.f32 %f13, [%rd10+8];
add.f32 %f14, %f13, %f12;
st.volatile.shared.f32 [%rd10+0], %f14;
.loc	3	356	0
ld.volatile.shared.f32 %f15, [%rd10+4];
add.f32 %f1, %f15, %f14;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_80_15362:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_80_15874;
.loc	3	361	0
ld.shared.f32 %f16, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f16;
$Lt_80_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<17>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_81_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_81_14082:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_81_14338;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+256];
add.f32 %f1, %f3, %f1;
$Lt_81_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_81_14082;
bra.uni $Lt_81_13570;
$Lt_81_16130:
mov.f32 %f1, 0f00000000; 
$Lt_81_13570:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_81_15106;
.loc	3	351	0
ld.volatile.shared.f32 %f4, [%rd10+128];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	352	0
ld.volatile.shared.f32 %f6, [%rd10+64];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	353	0
ld.volatile.shared.f32 %f8, [%rd10+32];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	354	0
ld.volatile.shared.f32 %f10, [%rd10+16];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	355	0
ld.volatile.shared.f32 %f12, [%rd10+8];
add.f32 %f13, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f13;
.loc	3	356	0
ld.volatile.shared.f32 %f14, [%rd10+4];
add.f32 %f1, %f14, %f13;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_81_15106:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_81_15618;
.loc	3	361	0
ld.shared.f32 %f15, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f15;
$Lt_81_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<15>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_82_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_82_14338:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_82_14594;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+128];
add.f32 %f1, %f3, %f1;
$Lt_82_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_82_14338;
bra.uni $Lt_82_13826;
$Lt_82_16386:
mov.f32 %f1, 0f00000000; 
$Lt_82_13826:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_82_15362;
.loc	3	352	0
ld.volatile.shared.f32 %f4, [%rd10+64];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	353	0
ld.volatile.shared.f32 %f6, [%rd10+32];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	354	0
ld.volatile.shared.f32 %f8, [%rd10+16];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	355	0
ld.volatile.shared.f32 %f10, [%rd10+8];
add.f32 %f11, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f11;
.loc	3	356	0
ld.volatile.shared.f32 %f12, [%rd10+4];
add.f32 %f1, %f12, %f11;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_82_15362:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_82_15874;
.loc	3	361	0
ld.shared.f32 %f13, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f13;
$Lt_82_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<13>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_83_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_83_14594:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_83_14850;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+64];
add.f32 %f1, %f3, %f1;
$Lt_83_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_83_14594;
bra.uni $Lt_83_14082;
$Lt_83_16642:
mov.f32 %f1, 0f00000000; 
$Lt_83_14082:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_83_15618;
.loc	3	353	0
ld.volatile.shared.f32 %f4, [%rd10+32];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	354	0
ld.volatile.shared.f32 %f6, [%rd10+16];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	355	0
ld.volatile.shared.f32 %f8, [%rd10+8];
add.f32 %f9, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f9;
.loc	3	356	0
ld.volatile.shared.f32 %f10, [%rd10+4];
add.f32 %f1, %f10, %f9;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_83_15618:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_83_16130;
.loc	3	361	0
ld.shared.f32 %f11, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f11;
$Lt_83_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<11>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_84_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_84_14850:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_84_15106;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+32];
add.f32 %f1, %f3, %f1;
$Lt_84_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_84_14850;
bra.uni $Lt_84_14338;
$Lt_84_16898:
mov.f32 %f1, 0f00000000; 
$Lt_84_14338:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_84_15874;
.loc	3	354	0
ld.volatile.shared.f32 %f4, [%rd10+16];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	355	0
ld.volatile.shared.f32 %f6, [%rd10+8];
add.f32 %f7, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f7;
.loc	3	356	0
ld.volatile.shared.f32 %f8, [%rd10+4];
add.f32 %f1, %f8, %f7;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_84_15874:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_84_16386;
.loc	3	361	0
ld.shared.f32 %f9, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f9;
$Lt_84_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<9>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_85_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_85_15106:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_85_15362;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+16];
add.f32 %f1, %f3, %f1;
$Lt_85_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_85_15106;
bra.uni $Lt_85_14594;
$Lt_85_17154:
mov.f32 %f1, 0f00000000; 
$Lt_85_14594:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_85_16130;
.loc	3	355	0
ld.volatile.shared.f32 %f4, [%rd10+8];
add.f32 %f5, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f5;
.loc	3	356	0
ld.volatile.shared.f32 %f6, [%rd10+4];
add.f32 %f1, %f6, %f5;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_85_16130:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_85_16642;
.loc	3	361	0
ld.shared.f32 %f7, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f7;
$Lt_85_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f32 %f<7>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_86_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_86_15362:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_86_15618;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+8];
add.f32 %f1, %f3, %f1;
$Lt_86_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_86_15362;
bra.uni $Lt_86_14850;
$Lt_86_17410:
mov.f32 %f1, 0f00000000; 
$Lt_86_14850:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_86_16386;
.loc	3	356	0
ld.volatile.shared.f32 %f4, [%rd10+4];
add.f32 %f1, %f4, %f1;
st.volatile.shared.f32 [%rd10+0], %f1;
$Lt_86_16386:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_86_16898;
.loc	3	361	0
ld.shared.f32 %f5, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f5;
$Lt_86_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IfLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f32 %f<6>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IfLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_87_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 4;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 4;
mov.f32 %f1, 0f00000000; 
$Lt_87_15618:

	.loc	3	328	0
ld.global.f32 %f2, [%rd5+0];
add.f32 %f1, %f2, %f1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_87_15874;
.loc	3	331	0
ld.global.f32 %f3, [%rd5+4];
add.f32 %f1, %f3, %f1;
$Lt_87_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_87_15618;
bra.uni $Lt_87_15106;
$Lt_87_17154:
mov.f32 %f1, 0f00000000; 
$Lt_87_15106:
.loc	3	336	0
mov.u64 %rd7, __smem;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 4;
add.u64 %rd10, %rd7, %rd9;
st.shared.f32 [%rd10+0], %f1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_87_16642;
.loc	3	361	0
ld.shared.f32 %f4, [__smem+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IfLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 4;
add.u64 %rd14, %rd11, %rd13;
st.global.f32 [%rd14+0], %f4;
$Lt_87_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IfLj1ELb0EEvPT_S1_j:
} 
	.extern	.shared .align 8 .b8 __smem_d[];

.entry _Z7reduce0IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce0IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce0IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce0IdEvPT_S1_j_n)
{
.reg .u32 %r<15>;
.reg .u64 %rd<17>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	70	0
$LDWbegin__Z7reduce0IdEvPT_S1_j:
.loc	3	72	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce0IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_88_3842;
.loc	3	78	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce0IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_88_3586;
$Lt_88_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_88_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	80	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_88_4098;
mov.u32 %r8, 1;
$Lt_88_4610:
mul.lo.u32 %r9, %r8, 2;
rem.u32 %r10, %r4, %r9;
mov.u32 %r11, 0;
setp.ne.u32 %p3, %r10, %r11;
@%p3 bra $Lt_88_4866;
.loc	3	86	0
ld.shared.f64 %fd2, [%rd8+0];
add.u32 %r12, %r8, %r4;
cvt.u64.u32 %rd9, %r12;
mul.wide.u32 %rd10, %r12, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd3, [%rd11+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd8+0], %fd4;
$Lt_88_4866:
.loc	3	88	0
bar.sync 0;
.loc	3	83	0
mov.s32 %r8, %r9;
setp.lt.u32 %p4, %r9, %r1;
@%p4 bra $Lt_88_4610;
$Lt_88_4098:
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r4, %r13;
@%p5 bra $Lt_88_5634;
.loc	3	92	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce0IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 8;
add.u64 %rd15, %rd12, %rd14;
st.global.f64 [%rd15+0], %fd5;
$Lt_88_5634:
.loc	3	93	0
exit;
$LDWend__Z7reduce0IdEvPT_S1_j:
} 

.entry _Z7reduce1IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce1IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce1IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce1IdEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<20>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	100	0
$LDWbegin__Z7reduce1IdEvPT_S1_j:
.loc	3	102	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce1IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_89_3842;
.loc	3	108	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce1IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_89_3586;
$Lt_89_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_89_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	110	0
bar.sync 0;
mov.u32 %r7, 1;
setp.le.u32 %p2, %r1, %r7;
@%p2 bra $Lt_89_4098;
mov.u32 %r8, 1;
$Lt_89_4610:

	mul.lo.u32 %r9, %r8, %r4;
mul.lo.u32 %r10, %r9, 2;
setp.ge.u32 %p3, %r10, %r1;
@%p3 bra $Lt_89_4866;
.loc	3	119	0
cvt.s64.s32 %rd9, %r10;
mul.wide.s32 %rd10, %r10, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd2, [%rd11+0];
add.u32 %r11, %r10, %r8;
cvt.u64.u32 %rd12, %r11;
mul.wide.u32 %rd13, %r11, 8;
add.u64 %rd14, %rd5, %rd13;
ld.shared.f64 %fd3, [%rd14+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd11+0], %fd4;
$Lt_89_4866:
.loc	3	121	0
bar.sync 0;
.loc	3	113	0
mul.lo.u32 %r8, %r8, 2;
setp.lt.u32 %p4, %r8, %r1;
@%p4 bra $Lt_89_4610;
$Lt_89_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_89_5634;
.loc	3	125	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd15, [__cudaparm__Z7reduce1IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd16, %r2;
mul.wide.u32 %rd17, %r2, 8;
add.u64 %rd18, %rd15, %rd17;
st.global.f64 [%rd18+0], %fd5;
$Lt_89_5634:
.loc	3	126	0
exit;
$LDWend__Z7reduce1IdEvPT_S1_j:
} 

.entry _Z7reduce2IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce2IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce2IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce2IdEvPT_S1_j_n)
{
.reg .u32 %r<14>;
.reg .u64 %rd<17>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	133	0
$LDWbegin__Z7reduce2IdEvPT_S1_j:
.loc	3	135	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
cvt.u32.u16 %r4, %tid.x;
add.u32 %r5, %r3, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce2IdEvPT_S1_j_n];
setp.le.u32 %p1, %r6, %r5;
@%p1 bra $Lt_90_3842;
.loc	3	141	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce2IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r5;
mul.wide.u32 %rd3, %r5, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_90_3586;
$Lt_90_3842:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_90_3586:
mov.u64 %rd5, __smem_d;
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
st.shared.f64 [%rd8+0], %fd1;
.loc	3	143	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r7, %r1, 1;
mov.s32 %r8, %r7;
mov.u32 %r9, 0;
setp.eq.u32 %p2, %r7, %r9;
@%p2 bra $Lt_90_4098;
$Lt_90_4610:
setp.le.u32 %p3, %r8, %r4;
@%p3 bra $Lt_90_4866;
.loc	3	150	0
ld.shared.f64 %fd2, [%rd8+0];
add.u32 %r10, %r8, %r4;
cvt.u64.u32 %rd9, %r10;
mul.wide.u32 %rd10, %r10, 8;
add.u64 %rd11, %rd5, %rd10;
ld.shared.f64 %fd3, [%rd11+0];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd8+0], %fd4;
$Lt_90_4866:
.loc	3	152	0
bar.sync 0;
.loc	3	146	0
shr.u32 %r8, %r8, 1;
mov.u32 %r11, 0;
setp.ne.u32 %p4, %r8, %r11;
@%p4 bra $Lt_90_4610;
$Lt_90_4098:
mov.u32 %r12, 0;
setp.ne.u32 %p5, %r4, %r12;
@%p5 bra $Lt_90_5634;
.loc	3	156	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd12, [__cudaparm__Z7reduce2IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd13, %r2;
mul.wide.u32 %rd14, %r2, 8;
add.u64 %rd15, %rd12, %rd14;
st.global.f64 [%rd15+0], %fd5;
$Lt_90_5634:
.loc	3	157	0
exit;
$LDWend__Z7reduce2IdEvPT_S1_j:
} 

.entry _Z7reduce3IdEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce3IdEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce3IdEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce3IdEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f64 %fd<7>;
.reg .pred %p<8>;
.loc	3	165	0
$LDWbegin__Z7reduce3IdEvPT_S1_j:
.loc	3	167	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce3IdEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_91_4610;
.loc	3	174	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_91_4354;
$Lt_91_4610:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_91_4354:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, %r1;
.loc	3	167	0
ld.param.u32 %r7, [__cudaparm__Z7reduce3IdEvPT_S1_j_n];
.loc	3	174	0
setp.ge.u32 %p2, %r8, %r7;
@%p2 bra $Lt_91_4866;
.loc	3	176	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r8;
mul.wide.u32 %rd7, %r8, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+0];
add.f64 %fd2, %fd3, %fd2;
$Lt_91_4866:
mov.u64 %rd9, __smem_d;
.loc	3	178	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	179	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 0;
setp.eq.u32 %p3, %r9, %r11;
@%p3 bra $Lt_91_5378;
$Lt_91_5890:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_91_6146;
.loc	3	186	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_91_6146:
.loc	3	188	0
bar.sync 0;
.loc	3	182	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 0;
setp.ne.u32 %p5, %r10, %r13;
@%p5 bra $Lt_91_5890;
$Lt_91_5378:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_91_6914;
.loc	3	192	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce3IdEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd5;
$Lt_91_6914:
.loc	3	193	0
exit;
$LDWend__Z7reduce3IdEvPT_S1_j:
} 

.entry _Z7reduce4IdLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj512EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_92_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_92_9730;
$Lt_92_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_92_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 512;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_92_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+4096];
add.f64 %fd2, %fd3, %fd2;
$Lt_92_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_92_10754;
$Lt_92_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_92_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_92_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_92_11266;
$Lt_92_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_92_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_92_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_92_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_92_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj512EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj256EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_93_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_93_9730;
$Lt_93_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_93_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 256;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_93_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+2048];
add.f64 %fd2, %fd3, %fd2;
$Lt_93_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_93_10754;
$Lt_93_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_93_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_93_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_93_11266;
$Lt_93_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_93_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_93_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_93_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_93_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj256EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj128EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_94_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_94_9730;
$Lt_94_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_94_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 128;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_94_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+1024];
add.f64 %fd2, %fd3, %fd2;
$Lt_94_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_94_10754;
$Lt_94_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_94_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_94_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_94_11266;
$Lt_94_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_94_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_94_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_94_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_94_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj128EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<18>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj64EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_95_9986;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_95_9730;
$Lt_95_9986:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_95_9730:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 64;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_95_10242;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+512];
add.f64 %fd2, %fd3, %fd2;
$Lt_95_10242:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_95_10754;
$Lt_95_11266:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_95_11522;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_95_11522:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_95_11266;
$Lt_95_10754:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_95_12290;
.loc	3	237	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	238	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	239	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	240	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	241	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	242	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_95_12290:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_95_12802;
.loc	3	246	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd16;
$Lt_95_12802:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj64EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<16>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj32EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_96_10242;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_96_9986;
$Lt_96_10242:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_96_9986:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 32;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_96_10498;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+256];
add.f64 %fd2, %fd3, %fd2;
$Lt_96_10498:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_96_11010;
$Lt_96_11522:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_96_11778;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_96_11778:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_96_11522;
$Lt_96_11010:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_96_12546;
.loc	3	238	0
ld.volatile.shared.f64 %fd5, [%rd12+128];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	239	0
ld.volatile.shared.f64 %fd7, [%rd12+64];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	240	0
ld.volatile.shared.f64 %fd9, [%rd12+32];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	241	0
ld.volatile.shared.f64 %fd11, [%rd12+16];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	242	0
ld.volatile.shared.f64 %fd13, [%rd12+8];
add.f64 %fd2, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_96_12546:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_96_13058;
.loc	3	246	0
ld.shared.f64 %fd14, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd14;
$Lt_96_13058:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj32EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<14>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj16EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_97_10498;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_97_10242;
$Lt_97_10498:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_97_10242:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 16;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_97_10754;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+128];
add.f64 %fd2, %fd3, %fd2;
$Lt_97_10754:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_97_11266;
$Lt_97_11778:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_97_12034;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_97_12034:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_97_11778;
$Lt_97_11266:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_97_12802;
.loc	3	239	0
ld.volatile.shared.f64 %fd5, [%rd12+64];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	240	0
ld.volatile.shared.f64 %fd7, [%rd12+32];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	241	0
ld.volatile.shared.f64 %fd9, [%rd12+16];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	242	0
ld.volatile.shared.f64 %fd11, [%rd12+8];
add.f64 %fd2, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_97_12802:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_97_13314;
.loc	3	246	0
ld.shared.f64 %fd12, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd12;
$Lt_97_13314:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj16EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<12>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj8EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_98_10754;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_98_10498;
$Lt_98_10754:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_98_10498:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 8;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_98_11010;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+64];
add.f64 %fd2, %fd3, %fd2;
$Lt_98_11010:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_98_11522;
$Lt_98_12034:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_98_12290;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_98_12290:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_98_12034;
$Lt_98_11522:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_98_13058;
.loc	3	240	0
ld.volatile.shared.f64 %fd5, [%rd12+32];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	241	0
ld.volatile.shared.f64 %fd7, [%rd12+16];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	242	0
ld.volatile.shared.f64 %fd9, [%rd12+8];
add.f64 %fd2, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_98_13058:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_98_13570;
.loc	3	246	0
ld.shared.f64 %fd10, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd10;
$Lt_98_13570:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj8EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<10>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj4EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_99_11010;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_99_10754;
$Lt_99_11010:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_99_10754:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 4;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_99_11266;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+32];
add.f64 %fd2, %fd3, %fd2;
$Lt_99_11266:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_99_11778;
$Lt_99_12290:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_99_12546;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_99_12546:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_99_12290;
$Lt_99_11778:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_99_13314;
.loc	3	241	0
ld.volatile.shared.f64 %fd5, [%rd12+16];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	242	0
ld.volatile.shared.f64 %fd7, [%rd12+8];
add.f64 %fd2, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_99_13314:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_99_13826;
.loc	3	246	0
ld.shared.f64 %fd8, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd8;
$Lt_99_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj4EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n)
{
.reg .u32 %r<17>;
.reg .u64 %rd<21>;
.reg .f64 %fd<8>;
.reg .pred %p<9>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj2EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_100_11266;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_100_11010;
$Lt_100_11266:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_100_11010:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 2;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_100_11522;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+16];
add.f64 %fd2, %fd3, %fd2;
$Lt_100_11522:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_100_12034;
$Lt_100_12546:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_100_12802;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_100_12802:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_100_12546;
$Lt_100_12034:
mov.u32 %r14, 31;
setp.gt.u32 %p6, %r5, %r14;
@%p6 bra $Lt_100_13570;
.loc	3	242	0
ld.volatile.shared.f64 %fd5, [%rd12+8];
add.f64 %fd2, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_100_13570:
mov.u32 %r15, 0;
setp.ne.u32 %p7, %r5, %r15;
@%p7 bra $Lt_100_14082;
.loc	3	246	0
ld.shared.f64 %fd6, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd6;
$Lt_100_14082:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj2EEvPT_S1_j:
} 

.entry _Z7reduce4IdLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n)
{
.reg .u32 %r<16>;
.reg .u64 %rd<21>;
.reg .f64 %fd<7>;
.reg .pred %p<8>;
.loc	3	205	0
$LDWbegin__Z7reduce4IdLj1EEvPT_S1_j:
.loc	3	207	0
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r1, %r2;
mul.lo.u32 %r4, %r3, 2;
cvt.u32.u16 %r5, %tid.x;
add.u32 %r6, %r4, %r5;
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r6, %r7;
@%p1 bra $Lt_101_11522;
.loc	3	214	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r6;
mul.wide.u32 %rd3, %r6, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_101_11266;
$Lt_101_11522:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_101_11266:
mov.f64 %fd2, %fd1;
add.u32 %r8, %r6, 1;
.loc	3	207	0
ld.param.u32 %r7, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_n];
.loc	3	214	0
setp.le.u32 %p2, %r7, %r8;
@%p2 bra $Lt_101_11778;
.loc	3	216	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r6;
mul.wide.u32 %rd7, %r6, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+8];
add.f64 %fd2, %fd3, %fd2;
$Lt_101_11778:
mov.u64 %rd9, __smem_d;
.loc	3	218	0
cvt.u64.u32 %rd10, %r5;
mul.wide.u32 %rd11, %r5, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	219	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r9, %r1, 1;
mov.s32 %r10, %r9;
mov.u32 %r11, 32;
setp.le.u32 %p3, %r9, %r11;
@%p3 bra $Lt_101_12290;
$Lt_101_12802:
setp.le.u32 %p4, %r10, %r5;
@%p4 bra $Lt_101_13058;
.loc	3	226	0
add.u32 %r12, %r10, %r5;
cvt.u64.u32 %rd13, %r12;
mul.wide.u32 %rd14, %r12, 8;
add.u64 %rd15, %rd9, %rd14;
ld.shared.f64 %fd4, [%rd15+0];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_101_13058:
.loc	3	228	0
bar.sync 0;
.loc	3	222	0
shr.u32 %r10, %r10, 1;
mov.u32 %r13, 32;
setp.gt.u32 %p5, %r10, %r13;
@%p5 bra $Lt_101_12802;
$Lt_101_12290:
mov.u32 %r14, 0;
setp.ne.u32 %p6, %r5, %r14;
@%p6 bra $Lt_101_13826;
.loc	3	246	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd16, [__cudaparm__Z7reduce4IdLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd17, %r2;
mul.wide.u32 %rd18, %r2, 8;
add.u64 %rd19, %rd16, %rd18;
st.global.f64 [%rd19+0], %fd5;
$Lt_101_13826:
.loc	3	247	0
exit;
$LDWend__Z7reduce4IdLj1EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj512EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n)
{
.reg .u32 %r<13>;
.reg .u64 %rd<18>;
.reg .f64 %fd<20>;
.reg .pred %p<9>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj512EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_102_12802;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_102_12546;
$Lt_102_12802:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_102_12546:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 512;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_102_13058;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+4096];
add.f64 %fd2, %fd3, %fd2;
$Lt_102_13058:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 255;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_102_13570;
.loc	3	278	0
ld.shared.f64 %fd4, [%rd12+2048];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_13570:
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_102_14082;
.loc	3	279	0
ld.shared.f64 %fd5, [%rd12+1024];
add.f64 %fd2, %fd5, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_102_14594;
.loc	3	280	0
ld.shared.f64 %fd6, [%rd12+512];
add.f64 %fd2, %fd6, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_102_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p6, %r3, %r10;
@%p6 bra $Lt_102_15106;
.loc	3	288	0
ld.volatile.shared.f64 %fd7, [%rd12+256];
add.f64 %fd8, %fd7, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	289	0
ld.volatile.shared.f64 %fd9, [%rd12+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	290	0
ld.volatile.shared.f64 %fd11, [%rd12+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	291	0
ld.volatile.shared.f64 %fd13, [%rd12+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	292	0
ld.volatile.shared.f64 %fd15, [%rd12+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd16;
.loc	3	293	0
ld.volatile.shared.f64 %fd17, [%rd12+8];
add.f64 %fd2, %fd17, %fd16;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_102_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p7, %r3, %r11;
@%p7 bra $Lt_102_15618;
.loc	3	297	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj512EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd18;
$Lt_102_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj512EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj256EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n)
{
.reg .u32 %r<12>;
.reg .u64 %rd<18>;
.reg .f64 %fd<19>;
.reg .pred %p<8>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj256EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_103_13058;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_103_12802;
$Lt_103_13058:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_103_12802:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 256;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_103_13314;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+2048];
add.f64 %fd2, %fd3, %fd2;
$Lt_103_13314:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 127;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_103_13826;
.loc	3	279	0
ld.shared.f64 %fd4, [%rd12+1024];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_103_13826:
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_103_14338;
.loc	3	280	0
ld.shared.f64 %fd5, [%rd12+512];
add.f64 %fd2, %fd5, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_103_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p5, %r3, %r9;
@%p5 bra $Lt_103_14850;
.loc	3	288	0
ld.volatile.shared.f64 %fd6, [%rd12+256];
add.f64 %fd7, %fd6, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	289	0
ld.volatile.shared.f64 %fd8, [%rd12+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	290	0
ld.volatile.shared.f64 %fd10, [%rd12+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	291	0
ld.volatile.shared.f64 %fd12, [%rd12+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd13;
.loc	3	292	0
ld.volatile.shared.f64 %fd14, [%rd12+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd12+0], %fd15;
.loc	3	293	0
ld.volatile.shared.f64 %fd16, [%rd12+8];
add.f64 %fd2, %fd16, %fd15;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_103_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p6, %r3, %r10;
@%p6 bra $Lt_103_15362;
.loc	3	297	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj256EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd17;
$Lt_103_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj256EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj128EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n)
{
.reg .u32 %r<11>;
.reg .u64 %rd<18>;
.reg .f64 %fd<18>;
.reg .pred %p<7>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj128EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_104_13314;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_104_13058;
$Lt_104_13314:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_104_13058:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 128;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_104_13570;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+1024];
add.f64 %fd2, %fd3, %fd2;
$Lt_104_13570:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 63;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_104_14082;
.loc	3	280	0
ld.shared.f64 %fd4, [%rd12+512];
add.f64 %fd2, %fd4, %fd2;
st.shared.f64 [%rd12+0], %fd2;
$Lt_104_14082:
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p4, %r3, %r8;
@%p4 bra $Lt_104_14594;
.loc	3	288	0
ld.volatile.shared.f64 %fd5, [%rd12+256];
add.f64 %fd6, %fd5, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd6;
.loc	3	289	0
ld.volatile.shared.f64 %fd7, [%rd12+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd12+0], %fd8;
.loc	3	290	0
ld.volatile.shared.f64 %fd9, [%rd12+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd12+0], %fd10;
.loc	3	291	0
ld.volatile.shared.f64 %fd11, [%rd12+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd12+0], %fd12;
.loc	3	292	0
ld.volatile.shared.f64 %fd13, [%rd12+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd12+0], %fd14;
.loc	3	293	0
ld.volatile.shared.f64 %fd15, [%rd12+8];
add.f64 %fd2, %fd15, %fd14;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_104_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p5, %r3, %r9;
@%p5 bra $Lt_104_15106;
.loc	3	297	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj128EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd16;
$Lt_104_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj128EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj64EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<17>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj64EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_105_13570;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_105_13314;
$Lt_105_13570:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_105_13314:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 64;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_105_13826;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+512];
add.f64 %fd2, %fd3, %fd2;
$Lt_105_13826:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_105_14338;
.loc	3	288	0
ld.volatile.shared.f64 %fd4, [%rd12+256];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	289	0
ld.volatile.shared.f64 %fd6, [%rd12+128];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	290	0
ld.volatile.shared.f64 %fd8, [%rd12+64];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	291	0
ld.volatile.shared.f64 %fd10, [%rd12+32];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	292	0
ld.volatile.shared.f64 %fd12, [%rd12+16];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd13;
.loc	3	293	0
ld.volatile.shared.f64 %fd14, [%rd12+8];
add.f64 %fd2, %fd14, %fd13;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_105_14338:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_105_14850;
.loc	3	297	0
ld.shared.f64 %fd15, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj64EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd15;
$Lt_105_14850:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj64EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj32EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<15>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj32EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_106_13826;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_106_13570;
$Lt_106_13826:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_106_13570:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 32;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_106_14082;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+256];
add.f64 %fd2, %fd3, %fd2;
$Lt_106_14082:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_106_14594;
.loc	3	289	0
ld.volatile.shared.f64 %fd4, [%rd12+128];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	290	0
ld.volatile.shared.f64 %fd6, [%rd12+64];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	291	0
ld.volatile.shared.f64 %fd8, [%rd12+32];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	292	0
ld.volatile.shared.f64 %fd10, [%rd12+16];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd11;
.loc	3	293	0
ld.volatile.shared.f64 %fd12, [%rd12+8];
add.f64 %fd2, %fd12, %fd11;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_106_14594:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_106_15106;
.loc	3	297	0
ld.shared.f64 %fd13, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj32EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd13;
$Lt_106_15106:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj32EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj16EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<13>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj16EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_107_14082;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_107_13826;
$Lt_107_14082:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_107_13826:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 16;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_107_14338;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+128];
add.f64 %fd2, %fd3, %fd2;
$Lt_107_14338:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_107_14850;
.loc	3	290	0
ld.volatile.shared.f64 %fd4, [%rd12+64];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	291	0
ld.volatile.shared.f64 %fd6, [%rd12+32];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	292	0
ld.volatile.shared.f64 %fd8, [%rd12+16];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd9;
.loc	3	293	0
ld.volatile.shared.f64 %fd10, [%rd12+8];
add.f64 %fd2, %fd10, %fd9;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_107_14850:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_107_15362;
.loc	3	297	0
ld.shared.f64 %fd11, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj16EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd11;
$Lt_107_15362:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj16EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj8EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<11>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj8EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_108_14338;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_108_14082;
$Lt_108_14338:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_108_14082:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 8;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_108_14594;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+64];
add.f64 %fd2, %fd3, %fd2;
$Lt_108_14594:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_108_15106;
.loc	3	291	0
ld.volatile.shared.f64 %fd4, [%rd12+32];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	292	0
ld.volatile.shared.f64 %fd6, [%rd12+16];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd7;
.loc	3	293	0
ld.volatile.shared.f64 %fd8, [%rd12+8];
add.f64 %fd2, %fd8, %fd7;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_108_15106:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_108_15618;
.loc	3	297	0
ld.shared.f64 %fd9, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj8EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd9;
$Lt_108_15618:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj8EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj4EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<9>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj4EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_109_14594;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_109_14338;
$Lt_109_14594:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_109_14338:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 4;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_109_14850;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+32];
add.f64 %fd2, %fd3, %fd2;
$Lt_109_14850:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_109_15362;
.loc	3	292	0
ld.volatile.shared.f64 %fd4, [%rd12+16];
add.f64 %fd5, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd5;
.loc	3	293	0
ld.volatile.shared.f64 %fd6, [%rd12+8];
add.f64 %fd2, %fd6, %fd5;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_109_15362:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_109_15874;
.loc	3	297	0
ld.shared.f64 %fd7, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj4EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd7;
$Lt_109_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj4EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj2EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n)
{
.reg .u32 %r<10>;
.reg .u64 %rd<18>;
.reg .f64 %fd<7>;
.reg .pred %p<6>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj2EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_110_14850;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_110_14594;
$Lt_110_14850:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_110_14594:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 2;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_110_15106;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+16];
add.f64 %fd2, %fd3, %fd2;
$Lt_110_15106:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 31;
setp.gt.u32 %p3, %r3, %r7;
@%p3 bra $Lt_110_15618;
.loc	3	293	0
ld.volatile.shared.f64 %fd4, [%rd12+8];
add.f64 %fd2, %fd4, %fd2;
st.volatile.shared.f64 [%rd12+0], %fd2;
$Lt_110_15618:
mov.u32 %r8, 0;
setp.ne.u32 %p4, %r3, %r8;
@%p4 bra $Lt_110_16130;
.loc	3	297	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj2EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd5;
$Lt_110_16130:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj2EEvPT_S1_j:
} 

.entry _Z7reduce5IdLj1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n)
{
.reg .u32 %r<9>;
.reg .u64 %rd<18>;
.reg .f64 %fd<6>;
.reg .pred %p<5>;
.loc	3	261	0
$LDWbegin__Z7reduce5IdLj1EEvPT_S1_j:
.loc	3	263	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_111_15106;
.loc	3	270	0
ld.param.u64 %rd1, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd2, %r4;
mul.wide.u32 %rd3, %r4, 8;
add.u64 %rd4, %rd1, %rd3;
ld.global.f64 %fd1, [%rd4+0];
bra.uni $Lt_111_14850;
$Lt_111_15106:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_111_14850:
mov.f64 %fd2, %fd1;
add.u32 %r6, %r4, 1;
.loc	3	263	0
ld.param.u32 %r5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_n];
.loc	3	270	0
setp.le.u32 %p2, %r5, %r6;
@%p2 bra $Lt_111_15362;
.loc	3	272	0
ld.param.u64 %rd5, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd6, %r4;
mul.wide.u32 %rd7, %r4, 8;
add.u64 %rd8, %rd5, %rd7;
ld.global.f64 %fd3, [%rd8+8];
add.f64 %fd2, %fd3, %fd2;
$Lt_111_15362:
.loc	3	274	0
mov.u64 %rd9, __smem_d;
cvt.u64.u32 %rd10, %r3;
mul.wide.u32 %rd11, %r3, 8;
add.u64 %rd12, %rd9, %rd11;
st.shared.f64 [%rd12+0], %fd2;
.loc	3	275	0
bar.sync 0;
mov.u32 %r7, 0;
setp.ne.u32 %p3, %r3, %r7;
@%p3 bra $Lt_111_15874;
.loc	3	297	0
ld.shared.f64 %fd4, [__smem_d+0];
ld.param.u64 %rd13, [__cudaparm__Z7reduce5IdLj1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd14, %r1;
mul.wide.u32 %rd15, %r1, 8;
add.u64 %rd16, %rd13, %rd15;
st.global.f64 [%rd16+0], %fd4;
$Lt_111_15874:
.loc	3	298	0
exit;
$LDWend__Z7reduce5IdLj1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj512ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f64 %fd<21>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj512ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_112_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 1024;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_112_13314:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+4096];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_112_13314;
bra.uni $Lt_112_12802;
$Lt_112_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_112_12802:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 255;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_112_13826;
.loc	3	341	0
ld.shared.f64 %fd5, [%rd10+2048];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_13826:
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_112_14338;
.loc	3	342	0
ld.shared.f64 %fd6, [%rd10+1024];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_14338:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_112_14850;
.loc	3	343	0
ld.shared.f64 %fd7, [%rd10+512];
add.f64 %fd1, %fd7, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_112_14850:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_112_15362;
.loc	3	351	0
ld.volatile.shared.f64 %fd8, [%rd10+256];
add.f64 %fd9, %fd8, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	352	0
ld.volatile.shared.f64 %fd10, [%rd10+128];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	353	0
ld.volatile.shared.f64 %fd12, [%rd10+64];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	354	0
ld.volatile.shared.f64 %fd14, [%rd10+32];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	355	0
ld.volatile.shared.f64 %fd16, [%rd10+16];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd17;
.loc	3	356	0
ld.volatile.shared.f64 %fd18, [%rd10+8];
add.f64 %fd1, %fd18, %fd17;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_112_15362:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_112_15874;
.loc	3	361	0
ld.shared.f64 %fd19, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj512ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd19;
$Lt_112_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj512ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj256ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f64 %fd<20>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj256ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_113_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 512;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_113_13570:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+2048];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_113_13570;
bra.uni $Lt_113_13058;
$Lt_113_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_113_13058:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 127;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_113_14082;
.loc	3	342	0
ld.shared.f64 %fd5, [%rd10+1024];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_113_14082:
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_113_14594;
.loc	3	343	0
ld.shared.f64 %fd6, [%rd10+512];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_113_14594:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_113_15106;
.loc	3	351	0
ld.volatile.shared.f64 %fd7, [%rd10+256];
add.f64 %fd8, %fd7, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	352	0
ld.volatile.shared.f64 %fd9, [%rd10+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	353	0
ld.volatile.shared.f64 %fd11, [%rd10+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	354	0
ld.volatile.shared.f64 %fd13, [%rd10+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	355	0
ld.volatile.shared.f64 %fd15, [%rd10+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd16;
.loc	3	356	0
ld.volatile.shared.f64 %fd17, [%rd10+8];
add.f64 %fd1, %fd17, %fd16;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_113_15106:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_113_15618;
.loc	3	361	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj256ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd18;
$Lt_113_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj256ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj128ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<19>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj128ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_114_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 256;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_114_13826:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+1024];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_114_13826;
bra.uni $Lt_114_13314;
$Lt_114_15874:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_114_13314:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 63;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_114_14338;
.loc	3	343	0
ld.shared.f64 %fd5, [%rd10+512];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_114_14338:
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_114_14850;
.loc	3	351	0
ld.volatile.shared.f64 %fd6, [%rd10+256];
add.f64 %fd7, %fd6, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	352	0
ld.volatile.shared.f64 %fd8, [%rd10+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	353	0
ld.volatile.shared.f64 %fd10, [%rd10+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	354	0
ld.volatile.shared.f64 %fd12, [%rd10+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	355	0
ld.volatile.shared.f64 %fd14, [%rd10+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	356	0
ld.volatile.shared.f64 %fd16, [%rd10+8];
add.f64 %fd1, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_114_14850:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_114_15362;
.loc	3	361	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj128ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd17;
$Lt_114_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj128ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj64ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<18>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj64ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_115_15618;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 128;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_115_14082:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+512];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_115_14082;
bra.uni $Lt_115_13570;
$Lt_115_15618:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_115_13570:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_115_14594;
.loc	3	351	0
ld.volatile.shared.f64 %fd5, [%rd10+256];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	352	0
ld.volatile.shared.f64 %fd7, [%rd10+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	353	0
ld.volatile.shared.f64 %fd9, [%rd10+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	354	0
ld.volatile.shared.f64 %fd11, [%rd10+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	355	0
ld.volatile.shared.f64 %fd13, [%rd10+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	356	0
ld.volatile.shared.f64 %fd15, [%rd10+8];
add.f64 %fd1, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_115_14594:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_115_15106;
.loc	3	361	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj64ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd16;
$Lt_115_15106:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj64ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj32ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<16>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj32ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_116_15874;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 64;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_116_14338:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+256];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_116_14338;
bra.uni $Lt_116_13826;
$Lt_116_15874:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_116_13826:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_116_14850;
.loc	3	352	0
ld.volatile.shared.f64 %fd5, [%rd10+128];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	353	0
ld.volatile.shared.f64 %fd7, [%rd10+64];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	354	0
ld.volatile.shared.f64 %fd9, [%rd10+32];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	355	0
ld.volatile.shared.f64 %fd11, [%rd10+16];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	356	0
ld.volatile.shared.f64 %fd13, [%rd10+8];
add.f64 %fd1, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_116_14850:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_116_15362;
.loc	3	361	0
ld.shared.f64 %fd14, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj32ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd14;
$Lt_116_15362:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj32ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj16ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<14>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj16ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_117_16130;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 32;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_117_14594:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+128];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_117_14594;
bra.uni $Lt_117_14082;
$Lt_117_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_117_14082:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_117_15106;
.loc	3	353	0
ld.volatile.shared.f64 %fd5, [%rd10+64];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	354	0
ld.volatile.shared.f64 %fd7, [%rd10+32];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	355	0
ld.volatile.shared.f64 %fd9, [%rd10+16];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	356	0
ld.volatile.shared.f64 %fd11, [%rd10+8];
add.f64 %fd1, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_117_15106:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_117_15618;
.loc	3	361	0
ld.shared.f64 %fd12, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj16ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd12;
$Lt_117_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj16ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj8ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<12>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj8ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_118_16386;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 16;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_118_14850:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+64];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_118_14850;
bra.uni $Lt_118_14338;
$Lt_118_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_118_14338:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_118_15362;
.loc	3	354	0
ld.volatile.shared.f64 %fd5, [%rd10+32];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	355	0
ld.volatile.shared.f64 %fd7, [%rd10+16];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	356	0
ld.volatile.shared.f64 %fd9, [%rd10+8];
add.f64 %fd1, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_118_15362:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_118_15874;
.loc	3	361	0
ld.shared.f64 %fd10, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj8ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd10;
$Lt_118_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj8ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj4ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<10>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj4ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_119_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 8;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_119_15106:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+32];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_119_15106;
bra.uni $Lt_119_14594;
$Lt_119_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_119_14594:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_119_15618;
.loc	3	355	0
ld.volatile.shared.f64 %fd5, [%rd10+16];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	356	0
ld.volatile.shared.f64 %fd7, [%rd10+8];
add.f64 %fd1, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_119_15618:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_119_16130;
.loc	3	361	0
ld.shared.f64 %fd8, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj4ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd8;
$Lt_119_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj4ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj2ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<8>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj2ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_120_16898;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 4;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_120_15362:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+16];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_120_15362;
bra.uni $Lt_120_14850;
$Lt_120_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_120_14850:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 31;
setp.gt.u32 %p3, %r3, %r8;
@%p3 bra $Lt_120_15874;
.loc	3	356	0
ld.volatile.shared.f64 %fd5, [%rd10+8];
add.f64 %fd1, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_120_15874:
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_120_16386;
.loc	3	361	0
ld.shared.f64 %fd6, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj2ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd6;
$Lt_120_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj2ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj1ELb1EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<10>;
.reg .u64 %rd<16>;
.reg .f64 %fd<7>;
.reg .pred %p<5>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj1ELb1EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
mov.s32 %r5, %r4;
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r6;
@%p1 bra $Lt_121_16642;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r7, %rh1, 2;
cvt.s64.u32 %rd1, %r7;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r7, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_121_15618:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd3, %fd2, %fd1;
.loc	3	331	0
ld.global.f64 %fd4, [%rd5+8];
add.f64 %fd1, %fd4, %fd3;
add.u32 %r5, %r7, %r5;
add.u64 %rd5, %rd5, %rd6;
.loc	3	321	0
ld.param.u32 %r6, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_n];
.loc	3	331	0
setp.lt.u32 %p2, %r5, %r6;
@%p2 bra $Lt_121_15618;
bra.uni $Lt_121_15106;
$Lt_121_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_121_15106:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r8, 0;
setp.ne.u32 %p3, %r3, %r8;
@%p3 bra $Lt_121_16130;
.loc	3	361	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj1ELb1EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd5;
$Lt_121_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj1ELb1EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj512ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<15>;
.reg .u64 %rd<16>;
.reg .f64 %fd<20>;
.reg .pred %p<10>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj512ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 1024;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_122_16898;
add.u32 %r6, %r4, 512;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 512;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 1024;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_122_13314:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_122_13570;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+4096];
add.f64 %fd1, %fd3, %fd1;
$Lt_122_13570:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_122_13314;
bra.uni $Lt_122_12802;
$Lt_122_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_122_12802:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 255;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_122_14338;
.loc	3	341	0
ld.shared.f64 %fd4, [%rd10+2048];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_14338:
bar.sync 0;
mov.u32 %r10, 127;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_122_14850;
.loc	3	342	0
ld.shared.f64 %fd5, [%rd10+1024];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_14850:
bar.sync 0;
mov.u32 %r11, 63;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_122_15362;
.loc	3	343	0
ld.shared.f64 %fd6, [%rd10+512];
add.f64 %fd1, %fd6, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_122_15362:
bar.sync 0;
mov.u32 %r12, 31;
setp.gt.u32 %p7, %r3, %r12;
@%p7 bra $Lt_122_15874;
.loc	3	351	0
ld.volatile.shared.f64 %fd7, [%rd10+256];
add.f64 %fd8, %fd7, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	352	0
ld.volatile.shared.f64 %fd9, [%rd10+128];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	353	0
ld.volatile.shared.f64 %fd11, [%rd10+64];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	354	0
ld.volatile.shared.f64 %fd13, [%rd10+32];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	355	0
ld.volatile.shared.f64 %fd15, [%rd10+16];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd16;
.loc	3	356	0
ld.volatile.shared.f64 %fd17, [%rd10+8];
add.f64 %fd1, %fd17, %fd16;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_122_15874:
mov.u32 %r13, 0;
setp.ne.u32 %p8, %r3, %r13;
@%p8 bra $Lt_122_16386;
.loc	3	361	0
ld.shared.f64 %fd18, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj512ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd18;
$Lt_122_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj512ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj256ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<14>;
.reg .u64 %rd<16>;
.reg .f64 %fd<19>;
.reg .pred %p<9>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj256ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 512;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_123_16642;
add.u32 %r6, %r4, 256;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 256;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 512;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_123_13570:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_123_13826;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+2048];
add.f64 %fd1, %fd3, %fd1;
$Lt_123_13826:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_123_13570;
bra.uni $Lt_123_13058;
$Lt_123_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_123_13058:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 127;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_123_14594;
.loc	3	342	0
ld.shared.f64 %fd4, [%rd10+1024];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_123_14594:
bar.sync 0;
mov.u32 %r10, 63;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_123_15106;
.loc	3	343	0
ld.shared.f64 %fd5, [%rd10+512];
add.f64 %fd1, %fd5, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_123_15106:
bar.sync 0;
mov.u32 %r11, 31;
setp.gt.u32 %p6, %r3, %r11;
@%p6 bra $Lt_123_15618;
.loc	3	351	0
ld.volatile.shared.f64 %fd6, [%rd10+256];
add.f64 %fd7, %fd6, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	352	0
ld.volatile.shared.f64 %fd8, [%rd10+128];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	353	0
ld.volatile.shared.f64 %fd10, [%rd10+64];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	354	0
ld.volatile.shared.f64 %fd12, [%rd10+32];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	355	0
ld.volatile.shared.f64 %fd14, [%rd10+16];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd15;
.loc	3	356	0
ld.volatile.shared.f64 %fd16, [%rd10+8];
add.f64 %fd1, %fd16, %fd15;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_123_15618:
mov.u32 %r12, 0;
setp.ne.u32 %p7, %r3, %r12;
@%p7 bra $Lt_123_16130;
.loc	3	361	0
ld.shared.f64 %fd17, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj256ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd17;
$Lt_123_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj256ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj128ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<13>;
.reg .u64 %rd<16>;
.reg .f64 %fd<18>;
.reg .pred %p<8>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj128ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul.lo.u32 %r2, %r1, 256;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_124_16386;
add.u32 %r6, %r4, 128;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 128;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 256;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_124_13826:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_124_14082;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+1024];
add.f64 %fd1, %fd3, %fd1;
$Lt_124_14082:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_124_13826;
bra.uni $Lt_124_13314;
$Lt_124_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_124_13314:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 63;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_124_14850;
.loc	3	343	0
ld.shared.f64 %fd4, [%rd10+512];
add.f64 %fd1, %fd4, %fd1;
st.shared.f64 [%rd10+0], %fd1;
$Lt_124_14850:
bar.sync 0;
mov.u32 %r10, 31;
setp.gt.u32 %p5, %r3, %r10;
@%p5 bra $Lt_124_15362;
.loc	3	351	0
ld.volatile.shared.f64 %fd5, [%rd10+256];
add.f64 %fd6, %fd5, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd6;
.loc	3	352	0
ld.volatile.shared.f64 %fd7, [%rd10+128];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd10+0], %fd8;
.loc	3	353	0
ld.volatile.shared.f64 %fd9, [%rd10+64];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd10+0], %fd10;
.loc	3	354	0
ld.volatile.shared.f64 %fd11, [%rd10+32];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd10+0], %fd12;
.loc	3	355	0
ld.volatile.shared.f64 %fd13, [%rd10+16];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd10+0], %fd14;
.loc	3	356	0
ld.volatile.shared.f64 %fd15, [%rd10+8];
add.f64 %fd1, %fd15, %fd14;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_124_15362:
mov.u32 %r11, 0;
setp.ne.u32 %p6, %r3, %r11;
@%p6 bra $Lt_124_15874;
.loc	3	361	0
ld.shared.f64 %fd16, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj128ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd16;
$Lt_124_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj128ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj64ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<17>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj64ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 128;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_125_16130;
add.u32 %r6, %r4, 64;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 64;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 128;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_125_14082:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_125_14338;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+512];
add.f64 %fd1, %fd3, %fd1;
$Lt_125_14338:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_125_14082;
bra.uni $Lt_125_13570;
$Lt_125_16130:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_125_13570:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_125_15106;
.loc	3	351	0
ld.volatile.shared.f64 %fd4, [%rd10+256];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	352	0
ld.volatile.shared.f64 %fd6, [%rd10+128];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	353	0
ld.volatile.shared.f64 %fd8, [%rd10+64];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	354	0
ld.volatile.shared.f64 %fd10, [%rd10+32];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	355	0
ld.volatile.shared.f64 %fd12, [%rd10+16];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd13;
.loc	3	356	0
ld.volatile.shared.f64 %fd14, [%rd10+8];
add.f64 %fd1, %fd14, %fd13;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_125_15106:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_125_15618;
.loc	3	361	0
ld.shared.f64 %fd15, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj64ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd15;
$Lt_125_15618:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj64ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj32ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<15>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj32ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 64;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_126_16386;
add.u32 %r6, %r4, 32;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 32;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 64;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_126_14338:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_126_14594;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+256];
add.f64 %fd1, %fd3, %fd1;
$Lt_126_14594:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_126_14338;
bra.uni $Lt_126_13826;
$Lt_126_16386:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_126_13826:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_126_15362;
.loc	3	352	0
ld.volatile.shared.f64 %fd4, [%rd10+128];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	353	0
ld.volatile.shared.f64 %fd6, [%rd10+64];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	354	0
ld.volatile.shared.f64 %fd8, [%rd10+32];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	355	0
ld.volatile.shared.f64 %fd10, [%rd10+16];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd11;
.loc	3	356	0
ld.volatile.shared.f64 %fd12, [%rd10+8];
add.f64 %fd1, %fd12, %fd11;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_126_15362:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_126_15874;
.loc	3	361	0
ld.shared.f64 %fd13, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj32ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd13;
$Lt_126_15874:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj32ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj16ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<13>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj16ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 32;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_127_16642;
add.u32 %r6, %r4, 16;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 16;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 32;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_127_14594:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_127_14850;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+128];
add.f64 %fd1, %fd3, %fd1;
$Lt_127_14850:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_127_14594;
bra.uni $Lt_127_14082;
$Lt_127_16642:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_127_14082:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_127_15618;
.loc	3	353	0
ld.volatile.shared.f64 %fd4, [%rd10+64];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	354	0
ld.volatile.shared.f64 %fd6, [%rd10+32];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	355	0
ld.volatile.shared.f64 %fd8, [%rd10+16];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd9;
.loc	3	356	0
ld.volatile.shared.f64 %fd10, [%rd10+8];
add.f64 %fd1, %fd10, %fd9;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_127_15618:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_127_16130;
.loc	3	361	0
ld.shared.f64 %fd11, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj16ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd11;
$Lt_127_16130:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj16ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj8ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<11>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj8ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 16;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_128_16898;
add.u32 %r6, %r4, 8;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 8;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 16;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_128_14850:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_128_15106;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+64];
add.f64 %fd1, %fd3, %fd1;
$Lt_128_15106:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_128_14850;
bra.uni $Lt_128_14338;
$Lt_128_16898:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_128_14338:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_128_15874;
.loc	3	354	0
ld.volatile.shared.f64 %fd4, [%rd10+32];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	355	0
ld.volatile.shared.f64 %fd6, [%rd10+16];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd7;
.loc	3	356	0
ld.volatile.shared.f64 %fd8, [%rd10+8];
add.f64 %fd1, %fd8, %fd7;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_128_15874:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_128_16386;
.loc	3	361	0
ld.shared.f64 %fd9, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj8ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd9;
$Lt_128_16386:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj8ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj4ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<9>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj4ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 8;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_129_17154;
add.u32 %r6, %r4, 4;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 4;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 8;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_129_15106:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_129_15362;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+32];
add.f64 %fd1, %fd3, %fd1;
$Lt_129_15362:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_129_15106;
bra.uni $Lt_129_14594;
$Lt_129_17154:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_129_14594:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_129_16130;
.loc	3	355	0
ld.volatile.shared.f64 %fd4, [%rd10+16];
add.f64 %fd5, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd5;
.loc	3	356	0
ld.volatile.shared.f64 %fd6, [%rd10+8];
add.f64 %fd1, %fd6, %fd5;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_129_16130:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_129_16642;
.loc	3	361	0
ld.shared.f64 %fd7, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj4ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd7;
$Lt_129_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj4ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj2ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<12>;
.reg .u64 %rd<16>;
.reg .f64 %fd<7>;
.reg .pred %p<7>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj2ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 4;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_130_17410;
add.u32 %r6, %r4, 2;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 2;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 4;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_130_15362:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_130_15618;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+16];
add.f64 %fd1, %fd3, %fd1;
$Lt_130_15618:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_130_15362;
bra.uni $Lt_130_14850;
$Lt_130_17410:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_130_14850:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 31;
setp.gt.u32 %p4, %r3, %r9;
@%p4 bra $Lt_130_16386;
.loc	3	356	0
ld.volatile.shared.f64 %fd4, [%rd10+8];
add.f64 %fd1, %fd4, %fd1;
st.volatile.shared.f64 [%rd10+0], %fd1;
$Lt_130_16386:
mov.u32 %r10, 0;
setp.ne.u32 %p5, %r3, %r10;
@%p5 bra $Lt_130_16898;
.loc	3	361	0
ld.shared.f64 %fd5, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj2ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd5;
$Lt_130_16898:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj2ELb0EEvPT_S1_j:
} 

.entry _Z7reduce6IdLj1ELb0EEvPT_S1_j (
.param .u64 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_idata,
.param .u64 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_odata,
.param .u32 __cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n)
{
.reg .u16 %rh<3>;
.reg .u32 %r<11>;
.reg .u64 %rd<16>;
.reg .f64 %fd<6>;
.reg .pred %p<6>;
.loc	3	311	0
$LDWbegin__Z7reduce6IdLj1ELb0EEvPT_S1_j:
.loc	3	321	0
cvt.u32.u16 %r1, %ctaid.x;
mul24.lo.u32 %r2, %r1, 2;
cvt.u32.u16 %r3, %tid.x;
add.u32 %r4, %r2, %r3;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
setp.ge.u32 %p1, %r4, %r5;
@%p1 bra $Lt_131_17154;
add.u32 %r6, %r4, 1;
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
add.u32 %r7, %r5, 1;
mov.u16 %rh1, %nctaid.x;
mul.wide.u16 %r8, %rh1, 2;
cvt.s64.u32 %rd1, %r8;
ld.param.u64 %rd2, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_idata];
cvt.u64.u32 %rd3, %r4;
mul.wide.u32 %rd4, %r4, 8;
add.u64 %rd5, %rd2, %rd4;
mul.wide.u32 %rd6, %r8, 8;
mov.f64 %fd1, 0d0000000000000000;	
$Lt_131_15618:

	.loc	3	328	0
ld.global.f64 %fd2, [%rd5+0];
add.f64 %fd1, %fd2, %fd1;
.loc	3	321	0
ld.param.u32 %r5, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_n];
.loc	3	328	0
setp.ge.u32 %p2, %r6, %r5;
@%p2 bra $Lt_131_15874;
.loc	3	331	0
ld.global.f64 %fd3, [%rd5+8];
add.f64 %fd1, %fd3, %fd1;
$Lt_131_15874:
add.u32 %r6, %r6, %r8;
add.u64 %rd5, %rd5, %rd6;
setp.lt.u32 %p3, %r6, %r7;
@%p3 bra $Lt_131_15618;
bra.uni $Lt_131_15106;
$Lt_131_17154:
mov.f64 %fd1, 0d0000000000000000;	
$Lt_131_15106:
.loc	3	336	0
mov.u64 %rd7, __smem_d;
cvt.u64.u32 %rd8, %r3;
mul.wide.u32 %rd9, %r3, 8;
add.u64 %rd10, %rd7, %rd9;
st.shared.f64 [%rd10+0], %fd1;
.loc	3	337	0
bar.sync 0;
mov.u32 %r9, 0;
setp.ne.u32 %p4, %r3, %r9;
@%p4 bra $Lt_131_16642;
.loc	3	361	0
ld.shared.f64 %fd4, [__smem_d+0];
ld.param.u64 %rd11, [__cudaparm__Z7reduce6IdLj1ELb0EEvPT_S1_j_g_odata];
cvt.u64.u32 %rd12, %r1;
mul.wide.u32 %rd13, %r1, 8;
add.u64 %rd14, %rd11, %rd13;
st.global.f64 [%rd14+0], %fd4;
$Lt_131_16642:
.loc	3	362	0
exit;
$LDWend__Z7reduce6IdLj1ELb0EEvPT_S1_j:
} 


Fatbin elf code:
================
arch = sm_20
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = reduction_kernel.cu

Fatbin ptx code:
================
arch = sm_20
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = reduction_kernel.cu






.version 4.0
.target sm_20
.address_size 64

.extern .shared .align 8 .b8 __smem_d[];
.extern .shared .align 4 .b8 __smem[];

.visible .entry _Z7reduce0IiEvPT_S1_j(
.param .u64 _Z7reduce0IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<20>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce0IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IiEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce0IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB0_2;

mov.u32 %r18, 0;
bra.uni BB0_3;

BB0_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r18, [%rd6];

BB0_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.u32 [%rd1], %r18;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB0_8;

mov.u32 %r19, 1;

BB0_5:
mov.u32 %r7, %r19;
shl.b32 %r19, %r7, 1;
rem.u32 %r12, %r3, %r19;
setp.ne.s32	%p3, %r12, 0;
@%p3 bra BB0_7;

add.s32 %r13, %r7, %r3;
mul.wide.u32 %rd9, %r13, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r14, [%rd1];
ld.shared.u32 %r15, [%rd11];
add.s32 %r16, %r14, %r15;
st.shared.u32 [%rd1], %r16;

BB0_7:
bar.sync 0;
setp.lt.u32	%p4, %r19, %r1;
@%p4 bra BB0_5;

BB0_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB0_10;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r17;

BB0_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIiEcvPiEv(
.param .b64 _ZN12SharedMemoryIiEcvPiEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IiEvPT_S1_j(
.param .u64 _Z7reduce1IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<20>;
.reg .s64 %rd<17>;


ld.param.u64 %rd1, [_Z7reduce1IiEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IiEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce1IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r10;
@%p1 bra BB2_2;

mov.u32 %r18, 0;
bra.uni BB2_3;

BB2_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.u32 %r18, [%rd5];

BB2_3:
mul.wide.u32 %rd6, %r3, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.u32 [%rd8], %r18;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB2_8;

mov.u32 %r19, 1;

BB2_5:
mov.u32 %r7, %r19;
shl.b32 %r19, %r7, 1;
mul.lo.s32 %r9, %r19, %r3;
setp.ge.u32	%p3, %r9, %r1;
@%p3 bra BB2_7;

add.s32 %r13, %r9, %r7;
mul.wide.u32 %rd9, %r13, 4;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r9, 4;
add.s64 %rd13, %rd7, %rd12;
ld.shared.u32 %r14, [%rd13];
ld.shared.u32 %r15, [%rd11];
add.s32 %r16, %r14, %r15;
st.shared.u32 [%rd13], %r16;

BB2_7:
bar.sync 0;
setp.lt.u32	%p4, %r19, %r1;
@%p4 bra BB2_5;

BB2_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB2_10;

cvta.to.global.u64 %rd14, %rd2;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd15, %r2, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.u32 [%rd16], %r17;

BB2_10:
ret;
}

.visible .entry _Z7reduce2IiEvPT_S1_j(
.param .u64 _Z7reduce2IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<19>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce2IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IiEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce2IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r10;
@%p1 bra BB3_2;

mov.u32 %r17, 0;
bra.uni BB3_3;

BB3_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r17, [%rd6];

BB3_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.u32 [%rd1], %r17;
bar.sync 0;
shr.u32 %r18, %r1, 1;
setp.eq.s32	%p2, %r18, 0;
@%p2 bra BB3_7;

BB3_4:
setp.ge.u32	%p3, %r3, %r18;
@%p3 bra BB3_6;

add.s32 %r12, %r18, %r3;
mul.wide.u32 %rd9, %r12, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r13, [%rd1];
ld.shared.u32 %r14, [%rd11];
add.s32 %r15, %r13, %r14;
st.shared.u32 [%rd1], %r15;

BB3_6:
bar.sync 0;
shr.u32 %r18, %r18, 1;
setp.ne.s32	%p4, %r18, 0;
@%p4 bra BB3_4;

BB3_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB3_9;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r16, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r16;

BB3_9:
ret;
}

.visible .entry _Z7reduce3IiEvPT_S1_j(
.param .u64 _Z7reduce3IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IiEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<25>;
.reg .s64 %rd<17>;


ld.param.u64 %rd4, [_Z7reduce3IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IiEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce3IiEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r17, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r17, %r2, %r3;
setp.lt.u32	%p1, %r4, %r16;
@%p1 bra BB4_2;

mov.u32 %r24, 0;
bra.uni BB4_3;

BB4_2:
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r24, [%rd6];

BB4_3:
add.s32 %r7, %r4, %r2;
setp.ge.u32	%p2, %r7, %r16;
@%p2 bra BB4_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r24, %r19, %r24;

BB4_5:
mul.wide.u32 %rd9, %r3, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r24;
bar.sync 0;
shr.u32 %r23, %r2, 1;
setp.eq.s32	%p3, %r23, 0;
@%p3 bra BB4_9;

BB4_6:
setp.ge.u32	%p4, %r3, %r23;
@%p4 bra BB4_8;

add.s32 %r20, %r23, %r3;
mul.wide.u32 %rd11, %r20, 4;
add.s64 %rd13, %rd10, %rd11;
ld.shared.u32 %r21, [%rd13];
add.s32 %r24, %r21, %r24;
st.shared.u32 [%rd2], %r24;

BB4_8:
bar.sync 0;
shr.u32 %r23, %r23, 1;
setp.ne.s32	%p5, %r23, 0;
@%p5 bra BB4_6;

BB4_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB4_11;

cvta.to.global.u64 %rd14, %rd3;
ld.shared.u32 %r22, [__smem];
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.u32 [%rd16], %r22;

BB4_11:
ret;
}

.visible .entry _Z7reduce4IiLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj512EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB5_2;

mov.u32 %r36, 0;
bra.uni BB5_3;

BB5_2:
ld.global.u32 %r36, [%rd1];

BB5_3:
add.s32 %r18, %r4, 512;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB5_5;

ld.global.u32 %r19, [%rd1+2048];
add.s32 %r36, %r19, %r36;

BB5_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB5_9;

BB5_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB5_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB5_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB5_6;

BB5_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB5_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB5_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB5_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB5_13:
ret;
}

.visible .entry _Z7reduce4IiLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj256EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB6_2;

mov.u32 %r36, 0;
bra.uni BB6_3;

BB6_2:
ld.global.u32 %r36, [%rd1];

BB6_3:
add.s32 %r18, %r4, 256;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB6_5;

ld.global.u32 %r19, [%rd1+1024];
add.s32 %r36, %r19, %r36;

BB6_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB6_9;

BB6_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB6_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB6_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB6_6;

BB6_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB6_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB6_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB6_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB6_13:
ret;
}

.visible .entry _Z7reduce4IiLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj128EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB7_2;

mov.u32 %r36, 0;
bra.uni BB7_3;

BB7_2:
ld.global.u32 %r36, [%rd1];

BB7_3:
add.s32 %r18, %r4, 128;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB7_5;

ld.global.u32 %r19, [%rd1+512];
add.s32 %r36, %r19, %r36;

BB7_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB7_9;

BB7_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB7_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB7_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB7_6;

BB7_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB7_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB7_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB7_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB7_13:
ret;
}

.visible .entry _Z7reduce4IiLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj64EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB8_2;

mov.u32 %r36, 0;
bra.uni BB8_3;

BB8_2:
ld.global.u32 %r36, [%rd1];

BB8_3:
add.s32 %r18, %r4, 64;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB8_5;

ld.global.u32 %r19, [%rd1+256];
add.s32 %r36, %r19, %r36;

BB8_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB8_9;

BB8_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB8_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB8_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB8_6;

BB8_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB8_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB8_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB8_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB8_13:
ret;
}

.visible .entry _Z7reduce4IiLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<35>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj32EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r33, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r33, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB9_2;

mov.u32 %r34, 0;
bra.uni BB9_3;

BB9_2:
ld.global.u32 %r34, [%rd1];

BB9_3:
add.s32 %r18, %r4, 32;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB9_5;

ld.global.u32 %r19, [%rd1+128];
add.s32 %r34, %r19, %r34;

BB9_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r34;
bar.sync 0;
setp.lt.u32	%p3, %r33, 66;
@%p3 bra BB9_9;

BB9_6:
mov.u32 %r9, %r33;
shr.u32 %r33, %r9, 1;
setp.ge.u32	%p4, %r3, %r33;
@%p4 bra BB9_8;

add.s32 %r20, %r33, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r34, %r21, %r34;
st.shared.u32 [%rd2], %r34;

BB9_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB9_6;

BB9_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB9_11;

ld.volatile.shared.u32 %r22, [%rd2+64];
add.s32 %r23, %r22, %r34;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+32];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+16];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+8];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+4];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;

BB9_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB9_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r32, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r32;

BB9_13:
ret;
}

.visible .entry _Z7reduce4IiLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<33>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj16EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r31, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r31, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB10_2;

mov.u32 %r32, 0;
bra.uni BB10_3;

BB10_2:
ld.global.u32 %r32, [%rd1];

BB10_3:
add.s32 %r18, %r4, 16;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB10_5;

ld.global.u32 %r19, [%rd1+64];
add.s32 %r32, %r19, %r32;

BB10_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.lt.u32	%p3, %r31, 66;
@%p3 bra BB10_9;

BB10_6:
mov.u32 %r9, %r31;
shr.u32 %r31, %r9, 1;
setp.ge.u32	%p4, %r3, %r31;
@%p4 bra BB10_8;

add.s32 %r20, %r31, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r32, %r21, %r32;
st.shared.u32 [%rd2], %r32;

BB10_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB10_6;

BB10_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB10_11;

ld.volatile.shared.u32 %r22, [%rd2+32];
add.s32 %r23, %r22, %r32;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+16];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+8];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+4];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;

BB10_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB10_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r30, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r30;

BB10_13:
ret;
}

.visible .entry _Z7reduce4IiLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<31>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj8EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r29, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r29, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB11_2;

mov.u32 %r30, 0;
bra.uni BB11_3;

BB11_2:
ld.global.u32 %r30, [%rd1];

BB11_3:
add.s32 %r18, %r4, 8;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB11_5;

ld.global.u32 %r19, [%rd1+32];
add.s32 %r30, %r19, %r30;

BB11_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r30;
bar.sync 0;
setp.lt.u32	%p3, %r29, 66;
@%p3 bra BB11_9;

BB11_6:
mov.u32 %r9, %r29;
shr.u32 %r29, %r9, 1;
setp.ge.u32	%p4, %r3, %r29;
@%p4 bra BB11_8;

add.s32 %r20, %r29, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r30, %r21, %r30;
st.shared.u32 [%rd2], %r30;

BB11_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB11_6;

BB11_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB11_11;

ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r22, %r30;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB11_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB11_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r28;

BB11_13:
ret;
}

.visible .entry _Z7reduce4IiLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<29>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj4EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r27, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r27, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB12_2;

mov.u32 %r28, 0;
bra.uni BB12_3;

BB12_2:
ld.global.u32 %r28, [%rd1];

BB12_3:
add.s32 %r18, %r4, 4;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB12_5;

ld.global.u32 %r19, [%rd1+16];
add.s32 %r28, %r19, %r28;

BB12_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r28;
bar.sync 0;
setp.lt.u32	%p3, %r27, 66;
@%p3 bra BB12_9;

BB12_6:
mov.u32 %r9, %r27;
shr.u32 %r27, %r9, 1;
setp.ge.u32	%p4, %r3, %r27;
@%p4 bra BB12_8;

add.s32 %r20, %r27, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r28, %r21, %r28;
st.shared.u32 [%rd2], %r28;

BB12_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB12_6;

BB12_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB12_11;

ld.volatile.shared.u32 %r22, [%rd2+8];
add.s32 %r23, %r22, %r28;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+4];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;

BB12_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB12_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r26, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r26;

BB12_13:
ret;
}

.visible .entry _Z7reduce4IiLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<27>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj2EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r25, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r25, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB13_2;

mov.u32 %r26, 0;
bra.uni BB13_3;

BB13_2:
ld.global.u32 %r26, [%rd1];

BB13_3:
add.s32 %r18, %r4, 2;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB13_5;

ld.global.u32 %r19, [%rd1+8];
add.s32 %r26, %r19, %r26;

BB13_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.lt.u32	%p3, %r25, 66;
@%p3 bra BB13_9;

BB13_6:
mov.u32 %r9, %r25;
shr.u32 %r25, %r9, 1;
setp.ge.u32	%p4, %r3, %r25;
@%p4 bra BB13_8;

add.s32 %r20, %r25, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r26, %r21, %r26;
st.shared.u32 [%rd2], %r26;

BB13_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB13_6;

BB13_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB13_11;

ld.volatile.shared.u32 %r22, [%rd2+4];
add.s32 %r23, %r22, %r26;
st.volatile.shared.u32 [%rd2], %r23;

BB13_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB13_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r24;

BB13_13:
ret;
}

.visible .entry _Z7reduce4IiLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<24>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj1EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce4IiLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 1;
mov.u32 %r22, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r15, %r22, %r3;
setp.lt.u32	%p1, %r4, %r14;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB14_2;

mov.u32 %r23, 0;
bra.uni BB14_3;

BB14_2:
ld.global.u32 %r23, [%rd1];

BB14_3:
add.s32 %r17, %r4, 1;
setp.ge.u32	%p2, %r17, %r14;
@%p2 bra BB14_5;

ld.global.u32 %r18, [%rd1+4];
add.s32 %r23, %r18, %r23;

BB14_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r23;
bar.sync 0;
setp.lt.u32	%p3, %r22, 66;
@%p3 bra BB14_9;

BB14_6:
mov.u32 %r9, %r22;
shr.u32 %r22, %r9, 1;
setp.ge.u32	%p4, %r3, %r22;
@%p4 bra BB14_8;

add.s32 %r19, %r22, %r3;
mul.wide.u32 %rd9, %r19, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r20, [%rd11];
add.s32 %r23, %r20, %r23;
st.shared.u32 [%rd2], %r23;

BB14_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB14_6;

BB14_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB14_11;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r21;

BB14_11:
ret;
}

.visible .entry _Z7reduce5IiLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<36>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj512EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce5IiLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r15, %r2;
setp.lt.u32	%p1, %r3, %r14;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB15_2;

mov.u32 %r35, 0;
bra.uni BB15_3;

BB15_2:
ld.global.u32 %r35, [%rd1];

BB15_3:
add.s32 %r17, %r3, 512;
setp.ge.u32	%p2, %r17, %r14;
@%p2 bra BB15_5;

ld.global.u32 %r18, [%rd1+2048];
add.s32 %r35, %r18, %r35;

BB15_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r35;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB15_7;

ld.shared.u32 %r19, [%rd2+1024];
add.s32 %r35, %r19, %r35;
st.shared.u32 [%rd2], %r35;

BB15_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB15_9;

ld.shared.u32 %r20, [%rd2+512];
add.s32 %r35, %r20, %r35;
st.shared.u32 [%rd2], %r35;

BB15_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB15_11;

ld.shared.u32 %r21, [%rd2+256];
add.s32 %r35, %r21, %r35;
st.shared.u32 [%rd2], %r35;

BB15_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB15_13;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r35;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB15_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB15_15;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r34;

BB15_15:
ret;
}

.visible .entry _Z7reduce5IiLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<33>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj256EEvPT_S1_j_param_1];
ld.param.u32 %r12, [_Z7reduce5IiLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r13, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r13, %r2;
setp.lt.u32	%p1, %r3, %r12;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB16_2;

mov.u32 %r32, 0;
bra.uni BB16_3;

BB16_2:
ld.global.u32 %r32, [%rd1];

BB16_3:
add.s32 %r15, %r3, 256;
setp.ge.u32	%p2, %r15, %r12;
@%p2 bra BB16_5;

ld.global.u32 %r16, [%rd1+1024];
add.s32 %r32, %r16, %r32;

BB16_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB16_7;

ld.shared.u32 %r17, [%rd2+512];
add.s32 %r32, %r17, %r32;
st.shared.u32 [%rd2], %r32;

BB16_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB16_9;

ld.shared.u32 %r18, [%rd2+256];
add.s32 %r32, %r18, %r32;
st.shared.u32 [%rd2], %r32;

BB16_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB16_11;

ld.volatile.shared.u32 %r19, [%rd2+128];
add.s32 %r20, %r19, %r32;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+64];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+32];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+16];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+8];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+4];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;

BB16_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB16_13;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r31, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r31;

BB16_13:
ret;
}

.visible .entry _Z7reduce5IiLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<30>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj128EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce5IiLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r11, %r2;
setp.lt.u32	%p1, %r3, %r10;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB17_2;

mov.u32 %r29, 0;
bra.uni BB17_3;

BB17_2:
ld.global.u32 %r29, [%rd1];

BB17_3:
add.s32 %r13, %r3, 128;
setp.ge.u32	%p2, %r13, %r10;
@%p2 bra BB17_5;

ld.global.u32 %r14, [%rd1+512];
add.s32 %r29, %r14, %r29;

BB17_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB17_7;

ld.shared.u32 %r15, [%rd2+256];
add.s32 %r29, %r15, %r29;
st.shared.u32 [%rd2], %r29;

BB17_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB17_9;

ld.volatile.shared.u32 %r16, [%rd2+128];
add.s32 %r17, %r16, %r29;
st.volatile.shared.u32 [%rd2], %r17;
ld.volatile.shared.u32 %r18, [%rd2+64];
add.s32 %r19, %r17, %r18;
st.volatile.shared.u32 [%rd2], %r19;
ld.volatile.shared.u32 %r20, [%rd2+32];
add.s32 %r21, %r19, %r20;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB17_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB17_11;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r28;

BB17_11:
ret;
}

.visible .entry _Z7reduce5IiLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<27>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj64EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB18_2;

mov.u32 %r26, 0;
bra.uni BB18_3;

BB18_2:
ld.global.u32 %r26, [%rd1];

BB18_3:
add.s32 %r11, %r3, 64;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB18_5;

ld.global.u32 %r12, [%rd1+256];
add.s32 %r26, %r12, %r26;

BB18_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB18_7;

ld.volatile.shared.u32 %r13, [%rd2+128];
add.s32 %r14, %r13, %r26;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+64];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+32];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+16];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+8];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+4];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;

BB18_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB18_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r25, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r25;

BB18_9:
ret;
}

.visible .entry _Z7reduce5IiLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<25>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj32EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB19_2;

mov.u32 %r24, 0;
bra.uni BB19_3;

BB19_2:
ld.global.u32 %r24, [%rd1];

BB19_3:
add.s32 %r11, %r3, 32;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB19_5;

ld.global.u32 %r12, [%rd1+128];
add.s32 %r24, %r12, %r24;

BB19_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r24;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB19_7;

ld.volatile.shared.u32 %r13, [%rd2+64];
add.s32 %r14, %r13, %r24;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+32];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+16];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+8];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+4];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;

BB19_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB19_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r23, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r23;

BB19_9:
ret;
}

.visible .entry _Z7reduce5IiLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<23>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj16EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB20_2;

mov.u32 %r22, 0;
bra.uni BB20_3;

BB20_2:
ld.global.u32 %r22, [%rd1];

BB20_3:
add.s32 %r11, %r3, 16;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB20_5;

ld.global.u32 %r12, [%rd1+64];
add.s32 %r22, %r12, %r22;

BB20_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB20_7;

ld.volatile.shared.u32 %r13, [%rd2+32];
add.s32 %r14, %r13, %r22;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+16];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+8];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+4];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;

BB20_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB20_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r21;

BB20_9:
ret;
}

.visible .entry _Z7reduce5IiLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<21>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj8EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB21_2;

mov.u32 %r20, 0;
bra.uni BB21_3;

BB21_2:
ld.global.u32 %r20, [%rd1];

BB21_3:
add.s32 %r11, %r3, 8;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB21_5;

ld.global.u32 %r12, [%rd1+32];
add.s32 %r20, %r12, %r20;

BB21_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB21_7;

ld.volatile.shared.u32 %r13, [%rd2+16];
add.s32 %r14, %r13, %r20;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+8];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+4];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;

BB21_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB21_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r19, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r19;

BB21_9:
ret;
}

.visible .entry _Z7reduce5IiLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<19>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj4EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB22_2;

mov.u32 %r18, 0;
bra.uni BB22_3;

BB22_2:
ld.global.u32 %r18, [%rd1];

BB22_3:
add.s32 %r11, %r3, 4;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB22_5;

ld.global.u32 %r12, [%rd1+16];
add.s32 %r18, %r12, %r18;

BB22_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB22_7;

ld.volatile.shared.u32 %r13, [%rd2+8];
add.s32 %r14, %r13, %r18;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+4];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;

BB22_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB22_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r17;

BB22_9:
ret;
}

.visible .entry _Z7reduce5IiLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<17>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj2EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB23_2;

mov.u32 %r16, 0;
bra.uni BB23_3;

BB23_2:
ld.global.u32 %r16, [%rd1];

BB23_3:
add.s32 %r11, %r3, 2;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB23_5;

ld.global.u32 %r12, [%rd1+8];
add.s32 %r16, %r12, %r16;

BB23_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB23_7;

ld.volatile.shared.u32 %r13, [%rd2+4];
add.s32 %r14, %r13, %r16;
st.volatile.shared.u32 [%rd2], %r14;

BB23_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB23_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r15, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r15;

BB23_9:
ret;
}

.visible .entry _Z7reduce5IiLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<15>;
.reg .s64 %rd<12>;


ld.param.u64 %rd3, [_Z7reduce5IiLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IiLj1EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd4, %rd3;
mul.wide.u32 %rd5, %r3, 4;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB24_2;

mov.u32 %r14, 0;
bra.uni BB24_3;

BB24_2:
ld.global.u32 %r14, [%rd1];

BB24_3:
add.s32 %r11, %r3, 1;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB24_5;

ld.global.u32 %r12, [%rd1+4];
add.s32 %r14, %r12, %r14;

BB24_5:
mul.wide.u32 %rd6, %r2, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.u32 [%rd8], %r14;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB24_7;

cvta.to.global.u64 %rd9, %rd2;
ld.shared.u32 %r13, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r13;

BB24_7:
ret;
}

.visible .entry _Z7reduce6IiLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<43>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r17, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r41, %r17, %r2;
mov.u32 %r18, %nctaid.x;
shl.b32 %r4, %r18, 10;
mov.u32 %r42, 0;
setp.lt.u32	%p1, %r41, %r16;
@%p1 bra BB25_1;
bra.uni BB25_2;

BB25_1:
mul.wide.u32 %rd5, %r41, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r21, %r41, 512;
mul.wide.u32 %rd7, %r21, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r22, [%rd6];
add.s32 %r23, %r22, %r42;
ld.global.u32 %r24, [%rd8];
add.s32 %r42, %r23, %r24;
add.s32 %r41, %r41, %r4;
setp.lt.u32	%p2, %r41, %r16;
@%p2 bra BB25_1;

BB25_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r42;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB25_4;

ld.shared.u32 %r25, [%rd2+1024];
add.s32 %r42, %r25, %r42;
st.shared.u32 [%rd2], %r42;

BB25_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB25_6;

ld.shared.u32 %r26, [%rd2+512];
add.s32 %r42, %r26, %r42;
st.shared.u32 [%rd2], %r42;

BB25_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB25_8;

ld.shared.u32 %r27, [%rd2+256];
add.s32 %r42, %r27, %r42;
st.shared.u32 [%rd2], %r42;

BB25_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB25_10;

ld.volatile.shared.u32 %r28, [%rd2+128];
add.s32 %r29, %r28, %r42;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+64];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+32];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;
ld.volatile.shared.u32 %r34, [%rd2+16];
add.s32 %r35, %r33, %r34;
st.volatile.shared.u32 [%rd2], %r35;
ld.volatile.shared.u32 %r36, [%rd2+8];
add.s32 %r37, %r35, %r36;
st.volatile.shared.u32 [%rd2], %r37;
ld.volatile.shared.u32 %r38, [%rd2+4];
add.s32 %r39, %r37, %r38;
st.volatile.shared.u32 [%rd2], %r39;

BB25_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB25_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r40, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r40;

BB25_12:
ret;
}

.visible .entry _Z7reduce6IiLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<40>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r38, %r15, %r2;
mov.u32 %r16, %nctaid.x;
shl.b32 %r4, %r16, 9;
mov.u32 %r39, 0;
setp.lt.u32	%p1, %r38, %r14;
@%p1 bra BB26_1;
bra.uni BB26_2;

BB26_1:
mul.wide.u32 %rd5, %r38, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r19, %r38, 256;
mul.wide.u32 %rd7, %r19, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r20, [%rd6];
add.s32 %r21, %r20, %r39;
ld.global.u32 %r22, [%rd8];
add.s32 %r39, %r21, %r22;
add.s32 %r38, %r38, %r4;
setp.lt.u32	%p2, %r38, %r14;
@%p2 bra BB26_1;

BB26_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r39;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB26_4;

ld.shared.u32 %r23, [%rd2+512];
add.s32 %r39, %r23, %r39;
st.shared.u32 [%rd2], %r39;

BB26_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB26_6;

ld.shared.u32 %r24, [%rd2+256];
add.s32 %r39, %r24, %r39;
st.shared.u32 [%rd2], %r39;

BB26_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB26_8;

ld.volatile.shared.u32 %r25, [%rd2+128];
add.s32 %r26, %r25, %r39;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+64];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+32];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+16];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+8];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;
ld.volatile.shared.u32 %r35, [%rd2+4];
add.s32 %r36, %r34, %r35;
st.volatile.shared.u32 [%rd2], %r36;

BB26_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB26_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r37, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r37;

BB26_10:
ret;
}

.visible .entry _Z7reduce6IiLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<37>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r12, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r13, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r35, %r13, %r2;
mov.u32 %r14, %nctaid.x;
shl.b32 %r4, %r14, 8;
mov.u32 %r36, 0;
setp.lt.u32	%p1, %r35, %r12;
@%p1 bra BB27_1;
bra.uni BB27_2;

BB27_1:
mul.wide.u32 %rd5, %r35, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r17, %r35, 128;
mul.wide.u32 %rd7, %r17, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r18, [%rd6];
add.s32 %r19, %r18, %r36;
ld.global.u32 %r20, [%rd8];
add.s32 %r36, %r19, %r20;
add.s32 %r35, %r35, %r4;
setp.lt.u32	%p2, %r35, %r12;
@%p2 bra BB27_1;

BB27_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB27_4;

ld.shared.u32 %r21, [%rd2+256];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB27_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB27_6;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB27_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB27_8;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r34;

BB27_8:
ret;
}

.visible .entry _Z7reduce6IiLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<34>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r32, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 7;
mov.u32 %r33, 0;
setp.lt.u32	%p1, %r32, %r10;
@%p1 bra BB28_1;
bra.uni BB28_2;

BB28_1:
mul.wide.u32 %rd5, %r32, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r32, 64;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r33;
ld.global.u32 %r18, [%rd8];
add.s32 %r33, %r17, %r18;
add.s32 %r32, %r32, %r4;
setp.lt.u32	%p2, %r32, %r10;
@%p2 bra BB28_1;

BB28_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r33;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB28_4;

ld.volatile.shared.u32 %r19, [%rd2+128];
add.s32 %r20, %r19, %r33;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+64];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+32];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+16];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+8];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+4];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;

BB28_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB28_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r31, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r31;

BB28_6:
ret;
}

.visible .entry _Z7reduce6IiLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<32>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r30, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 6;
mov.u32 %r31, 0;
setp.lt.u32	%p1, %r30, %r10;
@%p1 bra BB29_1;
bra.uni BB29_2;

BB29_1:
mul.wide.u32 %rd5, %r30, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r30, 32;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r31;
ld.global.u32 %r18, [%rd8];
add.s32 %r31, %r17, %r18;
add.s32 %r30, %r30, %r4;
setp.lt.u32	%p2, %r30, %r10;
@%p2 bra BB29_1;

BB29_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB29_4;

ld.volatile.shared.u32 %r19, [%rd2+64];
add.s32 %r20, %r19, %r31;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+32];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+16];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+8];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+4];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;

BB29_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB29_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r29, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r29;

BB29_6:
ret;
}

.visible .entry _Z7reduce6IiLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<30>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r28, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 5;
mov.u32 %r29, 0;
setp.lt.u32	%p1, %r28, %r10;
@%p1 bra BB30_1;
bra.uni BB30_2;

BB30_1:
mul.wide.u32 %rd5, %r28, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r28, 16;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r29;
ld.global.u32 %r18, [%rd8];
add.s32 %r29, %r17, %r18;
add.s32 %r28, %r28, %r4;
setp.lt.u32	%p2, %r28, %r10;
@%p2 bra BB30_1;

BB30_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB30_4;

ld.volatile.shared.u32 %r19, [%rd2+32];
add.s32 %r20, %r19, %r29;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+16];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+8];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+4];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;

BB30_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB30_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r27, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r27;

BB30_6:
ret;
}

.visible .entry _Z7reduce6IiLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<28>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r26, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 4;
mov.u32 %r27, 0;
setp.lt.u32	%p1, %r26, %r10;
@%p1 bra BB31_1;
bra.uni BB31_2;

BB31_1:
mul.wide.u32 %rd5, %r26, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r26, 8;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r27;
ld.global.u32 %r18, [%rd8];
add.s32 %r27, %r17, %r18;
add.s32 %r26, %r26, %r4;
setp.lt.u32	%p2, %r26, %r10;
@%p2 bra BB31_1;

BB31_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r27;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB31_4;

ld.volatile.shared.u32 %r19, [%rd2+16];
add.s32 %r20, %r19, %r27;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+8];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+4];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;

BB31_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB31_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r25, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r25;

BB31_6:
ret;
}

.visible .entry _Z7reduce6IiLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r24, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 3;
mov.u32 %r25, 0;
setp.lt.u32	%p1, %r24, %r10;
@%p1 bra BB32_1;
bra.uni BB32_2;

BB32_1:
mul.wide.u32 %rd5, %r24, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r24, 4;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r25;
ld.global.u32 %r18, [%rd8];
add.s32 %r25, %r17, %r18;
add.s32 %r24, %r24, %r4;
setp.lt.u32	%p2, %r24, %r10;
@%p2 bra BB32_1;

BB32_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB32_4;

ld.volatile.shared.u32 %r19, [%rd2+8];
add.s32 %r20, %r19, %r25;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+4];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;

BB32_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB32_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r23, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r23;

BB32_6:
ret;
}

.visible .entry _Z7reduce6IiLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<24>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r22, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 2;
mov.u32 %r23, 0;
setp.lt.u32	%p1, %r22, %r10;
@%p1 bra BB33_1;
bra.uni BB33_2;

BB33_1:
mul.wide.u32 %rd5, %r22, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r22, 2;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r23;
ld.global.u32 %r18, [%rd8];
add.s32 %r23, %r17, %r18;
add.s32 %r22, %r22, %r4;
setp.lt.u32	%p2, %r22, %r10;
@%p2 bra BB33_1;

BB33_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB33_4;

ld.volatile.shared.u32 %r19, [%rd2+4];
add.s32 %r20, %r19, %r23;
st.volatile.shared.u32 [%rd2], %r20;

BB33_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB33_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r21;

BB33_6:
ret;
}

.visible .entry _Z7reduce6IiLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<22>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r20, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 1;
mov.u32 %r21, 0;
setp.lt.u32	%p1, %r20, %r10;
@%p1 bra BB34_1;
bra.uni BB34_2;

BB34_1:
mul.wide.u32 %rd4, %r20, 4;
add.s64 %rd5, %rd1, %rd4;
add.s32 %r15, %r20, 1;
mul.wide.u32 %rd6, %r15, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.u32 %r16, [%rd5];
add.s32 %r17, %r16, %r21;
ld.global.u32 %r18, [%rd7];
add.s32 %r21, %r17, %r18;
add.s32 %r20, %r20, %r4;
setp.lt.u32	%p2, %r20, %r10;
@%p2 bra BB34_1;

BB34_2:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.u32 [%rd10], %r21;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB34_4;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.u32 %r19, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r19;

BB34_4:
ret;
}

.visible .entry _Z7reduce6IiLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<55>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r18, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r19, %ctaid.x;
shl.b32 %r20, %r19, 10;
mov.u32 %r1, %tid.x;
add.s32 %r43, %r20, %r1;
mov.u32 %r21, %nctaid.x;
shl.b32 %r3, %r21, 10;
setp.lt.u32	%p1, %r43, %r18;
@%p1 bra BB35_2;

mov.u32 %r52, 0;
bra.uni BB35_6;

BB35_2:
mov.u32 %r53, 0;

BB35_3:
mov.u32 %r4, %r53;
mul.wide.u32 %rd5, %r43, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r24, [%rd6];
add.s32 %r54, %r24, %r4;
add.s32 %r7, %r43, 512;
setp.ge.u32	%p2, %r7, %r18;
@%p2 bra BB35_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r25, [%rd8];
add.s32 %r54, %r25, %r54;

BB35_5:
mov.u32 %r53, %r54;
add.s32 %r43, %r43, %r3;
setp.lt.u32	%p3, %r43, %r18;
mov.u32 %r52, %r53;
@%p3 bra BB35_3;

BB35_6:
mov.u32 %r51, %r52;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r51;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB35_8;

ld.shared.u32 %r26, [%rd2+1024];
add.s32 %r51, %r26, %r51;
st.shared.u32 [%rd2], %r51;

BB35_8:
mov.u32 %r50, %r51;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB35_10;

ld.shared.u32 %r27, [%rd2+512];
add.s32 %r50, %r27, %r50;
st.shared.u32 [%rd2], %r50;

BB35_10:
mov.u32 %r49, %r50;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB35_12;

ld.shared.u32 %r28, [%rd2+256];
add.s32 %r49, %r28, %r49;
st.shared.u32 [%rd2], %r49;

BB35_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB35_14;

ld.volatile.shared.u32 %r29, [%rd2+128];
add.s32 %r30, %r29, %r49;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+64];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+32];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;
ld.volatile.shared.u32 %r35, [%rd2+16];
add.s32 %r36, %r34, %r35;
st.volatile.shared.u32 [%rd2], %r36;
ld.volatile.shared.u32 %r37, [%rd2+8];
add.s32 %r38, %r36, %r37;
st.volatile.shared.u32 [%rd2], %r38;
ld.volatile.shared.u32 %r39, [%rd2+4];
add.s32 %r40, %r38, %r39;
st.volatile.shared.u32 [%rd2], %r40;

BB35_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB35_16;

ld.shared.u32 %r41, [__smem];
cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r19, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r41;

BB35_16:
ret;
}

.visible .entry _Z7reduce6IiLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<50>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 9;
mov.u32 %r1, %tid.x;
add.s32 %r40, %r18, %r1;
mov.u32 %r19, %nctaid.x;
shl.b32 %r3, %r19, 9;
setp.lt.u32	%p1, %r40, %r16;
@%p1 bra BB36_2;

mov.u32 %r47, 0;
bra.uni BB36_6;

BB36_2:
mov.u32 %r48, 0;

BB36_3:
mov.u32 %r4, %r48;
mul.wide.u32 %rd5, %r40, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r22, [%rd6];
add.s32 %r49, %r22, %r4;
add.s32 %r7, %r40, 256;
setp.ge.u32	%p2, %r7, %r16;
@%p2 bra BB36_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r23, [%rd8];
add.s32 %r49, %r23, %r49;

BB36_5:
mov.u32 %r48, %r49;
add.s32 %r40, %r40, %r3;
setp.lt.u32	%p3, %r40, %r16;
mov.u32 %r47, %r48;
@%p3 bra BB36_3;

BB36_6:
mov.u32 %r46, %r47;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r46;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB36_8;

ld.shared.u32 %r24, [%rd2+512];
add.s32 %r46, %r24, %r46;
st.shared.u32 [%rd2], %r46;

BB36_8:
mov.u32 %r45, %r46;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB36_10;

ld.shared.u32 %r25, [%rd2+256];
add.s32 %r45, %r25, %r45;
st.shared.u32 [%rd2], %r45;

BB36_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB36_12;

ld.volatile.shared.u32 %r26, [%rd2+128];
add.s32 %r27, %r26, %r45;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+64];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+32];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+16];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;
ld.volatile.shared.u32 %r34, [%rd2+8];
add.s32 %r35, %r33, %r34;
st.volatile.shared.u32 [%rd2], %r35;
ld.volatile.shared.u32 %r36, [%rd2+4];
add.s32 %r37, %r35, %r36;
st.volatile.shared.u32 [%rd2], %r37;

BB36_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB36_14;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r38, [__smem];
mul.wide.u32 %rd12, %r17, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r38;

BB36_14:
ret;
}

.visible .entry _Z7reduce6IiLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<44>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r36, %r16, %r2;
mov.u32 %r17, %nctaid.x;
shl.b32 %r4, %r17, 8;
setp.lt.u32	%p1, %r36, %r15;
@%p1 bra BB37_2;

mov.u32 %r41, 0;
bra.uni BB37_6;

BB37_2:
mov.u32 %r42, 0;

BB37_3:
mov.u32 %r5, %r42;
mul.wide.u32 %rd5, %r36, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r20, [%rd6];
add.s32 %r43, %r20, %r5;
add.s32 %r8, %r36, 128;
setp.ge.u32	%p2, %r8, %r15;
@%p2 bra BB37_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r21, [%rd8];
add.s32 %r43, %r21, %r43;

BB37_5:
mov.u32 %r42, %r43;
add.s32 %r36, %r36, %r4;
setp.lt.u32	%p3, %r36, %r15;
mov.u32 %r41, %r42;
@%p3 bra BB37_3;

BB37_6:
mov.u32 %r40, %r41;
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r40;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB37_8;

ld.shared.u32 %r22, [%rd2+256];
add.s32 %r40, %r22, %r40;
st.shared.u32 [%rd2], %r40;

BB37_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB37_10;

ld.volatile.shared.u32 %r23, [%rd2+128];
add.s32 %r24, %r23, %r40;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+64];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+32];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+16];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+8];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+4];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;

BB37_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB37_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r35, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r35;

BB37_12:
ret;
}

.visible .entry _Z7reduce6IiLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<39>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r33, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 7;
setp.lt.u32	%p1, %r33, %r13;
@%p1 bra BB38_2;

mov.u32 %r36, 0;
bra.uni BB38_6;

BB38_2:
mov.u32 %r37, 0;

BB38_3:
mov.u32 %r5, %r37;
mul.wide.u32 %rd5, %r33, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r38, %r18, %r5;
add.s32 %r8, %r33, 64;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB38_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r38, %r19, %r38;

BB38_5:
mov.u32 %r37, %r38;
add.s32 %r33, %r33, %r4;
setp.lt.u32	%p3, %r33, %r13;
mov.u32 %r36, %r37;
@%p3 bra BB38_3;

BB38_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB38_8;

ld.volatile.shared.u32 %r20, [%rd2+128];
add.s32 %r21, %r20, %r36;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+64];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+32];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+16];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+8];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+4];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;

BB38_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB38_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r32, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r32;

BB38_10:
ret;
}

.visible .entry _Z7reduce6IiLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<37>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r31, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 6;
setp.lt.u32	%p1, %r31, %r13;
@%p1 bra BB39_2;

mov.u32 %r34, 0;
bra.uni BB39_6;

BB39_2:
mov.u32 %r35, 0;

BB39_3:
mov.u32 %r5, %r35;
mul.wide.u32 %rd5, %r31, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r36, %r18, %r5;
add.s32 %r8, %r31, 32;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB39_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r36, %r19, %r36;

BB39_5:
mov.u32 %r35, %r36;
add.s32 %r31, %r31, %r4;
setp.lt.u32	%p3, %r31, %r13;
mov.u32 %r34, %r35;
@%p3 bra BB39_3;

BB39_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r34;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB39_8;

ld.volatile.shared.u32 %r20, [%rd2+64];
add.s32 %r21, %r20, %r34;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+32];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+16];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+8];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+4];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;

BB39_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB39_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r30, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r30;

BB39_10:
ret;
}

.visible .entry _Z7reduce6IiLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<35>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r29, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 5;
setp.lt.u32	%p1, %r29, %r13;
@%p1 bra BB40_2;

mov.u32 %r32, 0;
bra.uni BB40_6;

BB40_2:
mov.u32 %r33, 0;

BB40_3:
mov.u32 %r5, %r33;
mul.wide.u32 %rd5, %r29, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r34, %r18, %r5;
add.s32 %r8, %r29, 16;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB40_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r34, %r19, %r34;

BB40_5:
mov.u32 %r33, %r34;
add.s32 %r29, %r29, %r4;
setp.lt.u32	%p3, %r29, %r13;
mov.u32 %r32, %r33;
@%p3 bra BB40_3;

BB40_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB40_8;

ld.volatile.shared.u32 %r20, [%rd2+32];
add.s32 %r21, %r20, %r32;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB40_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB40_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r28;

BB40_10:
ret;
}

.visible .entry _Z7reduce6IiLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<33>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r27, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 4;
setp.lt.u32	%p1, %r27, %r13;
@%p1 bra BB41_2;

mov.u32 %r30, 0;
bra.uni BB41_6;

BB41_2:
mov.u32 %r31, 0;

BB41_3:
mov.u32 %r5, %r31;
mul.wide.u32 %rd5, %r27, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r32, %r18, %r5;
add.s32 %r8, %r27, 8;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB41_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r32, %r19, %r32;

BB41_5:
mov.u32 %r31, %r32;
add.s32 %r27, %r27, %r4;
setp.lt.u32	%p3, %r27, %r13;
mov.u32 %r30, %r31;
@%p3 bra BB41_3;

BB41_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r30;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB41_8;

ld.volatile.shared.u32 %r20, [%rd2+16];
add.s32 %r21, %r20, %r30;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+8];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+4];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;

BB41_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB41_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r26, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r26;

BB41_10:
ret;
}

.visible .entry _Z7reduce6IiLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<31>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r25, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 3;
setp.lt.u32	%p1, %r25, %r13;
@%p1 bra BB42_2;

mov.u32 %r28, 0;
bra.uni BB42_6;

BB42_2:
mov.u32 %r29, 0;

BB42_3:
mov.u32 %r5, %r29;
mul.wide.u32 %rd5, %r25, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r30, %r18, %r5;
add.s32 %r8, %r25, 4;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB42_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r30, %r19, %r30;

BB42_5:
mov.u32 %r29, %r30;
add.s32 %r25, %r25, %r4;
setp.lt.u32	%p3, %r25, %r13;
mov.u32 %r28, %r29;
@%p3 bra BB42_3;

BB42_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r28;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB42_8;

ld.volatile.shared.u32 %r20, [%rd2+8];
add.s32 %r21, %r20, %r28;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+4];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;

BB42_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB42_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r24, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r24;

BB42_10:
ret;
}

.visible .entry _Z7reduce6IiLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<29>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r23, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 2;
setp.lt.u32	%p1, %r23, %r13;
@%p1 bra BB43_2;

mov.u32 %r26, 0;
bra.uni BB43_6;

BB43_2:
mov.u32 %r27, 0;

BB43_3:
mov.u32 %r5, %r27;
mul.wide.u32 %rd5, %r23, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r28, %r18, %r5;
add.s32 %r8, %r23, 2;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB43_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r28, %r19, %r28;

BB43_5:
mov.u32 %r27, %r28;
add.s32 %r23, %r23, %r4;
setp.lt.u32	%p3, %r23, %r13;
mov.u32 %r26, %r27;
@%p3 bra BB43_3;

BB43_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB43_8;

ld.volatile.shared.u32 %r20, [%rd2+4];
add.s32 %r21, %r20, %r26;
st.volatile.shared.u32 [%rd2], %r21;

BB43_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB43_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r22, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r22;

BB43_10:
ret;
}

.visible .entry _Z7reduce6IiLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<27>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r21, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 1;
setp.lt.u32	%p1, %r21, %r13;
@%p1 bra BB44_2;

mov.u32 %r24, 0;
bra.uni BB44_6;

BB44_2:
mov.u32 %r25, 0;

BB44_3:
mov.u32 %r5, %r25;
mul.wide.u32 %rd4, %r21, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.u32 %r18, [%rd5];
add.s32 %r26, %r18, %r5;
add.s32 %r8, %r21, 1;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB44_5;

mul.wide.u32 %rd6, %r8, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.u32 %r19, [%rd7];
add.s32 %r26, %r19, %r26;

BB44_5:
mov.u32 %r25, %r26;
add.s32 %r21, %r21, %r4;
setp.lt.u32	%p3, %r21, %r13;
mov.u32 %r24, %r25;
@%p3 bra BB44_3;

BB44_6:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.u32 [%rd10], %r24;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB44_8;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.u32 %r20, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r20;

BB44_8:
ret;
}

.visible .entry _Z7reduce0IfEvPT_S1_j(
.param .u64 _Z7reduce0IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<9>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce0IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IfEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce0IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r7;
@%p1 bra BB45_2;

mov.f32 %f8, 0f00000000;
bra.uni BB45_3;

BB45_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.f32 %f8, [%rd6];

BB45_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.f32 [%rd1], %f8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB45_8;

mov.u32 %r11, 1;

BB45_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
rem.u32 %r9, %r3, %r11;
setp.ne.s32	%p3, %r9, 0;
@%p3 bra BB45_7;

add.s32 %r10, %r5, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f4, [%rd1];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd1], %f6;

BB45_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB45_5;

BB45_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB45_10;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f7;

BB45_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIfEcvPfEv(
.param .b64 _ZN12SharedMemoryIfEcvPfEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IfEvPT_S1_j(
.param .u64 _Z7reduce1IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<9>;
.reg .s64 %rd<17>;


ld.param.u64 %rd1, [_Z7reduce1IfEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IfEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce1IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB47_2;

mov.f32 %f8, 0f00000000;
bra.uni BB47_3;

BB47_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.f32 %f8, [%rd5];

BB47_3:
mul.wide.u32 %rd6, %r3, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8], %f8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB47_8;

mov.u32 %r11, 1;

BB47_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
mul.lo.s32 %r7, %r11, %r3;
setp.ge.u32	%p3, %r7, %r1;
@%p3 bra BB47_7;

add.s32 %r10, %r7, %r5;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r7, 4;
add.s64 %rd13, %rd7, %rd12;
ld.shared.f32 %f4, [%rd13];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd13], %f6;

BB47_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB47_5;

BB47_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB47_10;

cvta.to.global.u64 %rd14, %rd2;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd15, %r2, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.f32 [%rd16], %f7;

BB47_10:
ret;
}

.visible .entry _Z7reduce2IfEvPT_S1_j(
.param .u64 _Z7reduce2IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<11>;
.reg .f32 %f<9>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce2IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IfEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce2IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB48_2;

mov.f32 %f8, 0f00000000;
bra.uni BB48_3;

BB48_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.f32 %f8, [%rd6];

BB48_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.f32 [%rd1], %f8;
bar.sync 0;
shr.u32 %r10, %r1, 1;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB48_7;

BB48_4:
setp.ge.u32	%p3, %r3, %r10;
@%p3 bra BB48_6;

add.s32 %r9, %r10, %r3;
mul.wide.u32 %rd9, %r9, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f4, [%rd1];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd1], %f6;

BB48_6:
bar.sync 0;
shr.u32 %r10, %r10, 1;
setp.ne.s32	%p4, %r10, 0;
@%p4 bra BB48_4;

BB48_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB48_9;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f7;

BB48_9:
ret;
}

.visible .entry _Z7reduce3IfEvPT_S1_j(
.param .u64 _Z7reduce3IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IfEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<13>;
.reg .f32 %f<13>;
.reg .s64 %rd<17>;


ld.param.u64 %rd4, [_Z7reduce3IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IfEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce3IfEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r10, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r10, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB49_2;

mov.f32 %f12, 0f00000000;
bra.uni BB49_3;

BB49_2:
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];

BB49_3:
add.s32 %r5, %r4, %r2;
setp.ge.u32	%p2, %r5, %r9;
@%p2 bra BB49_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f12, %f12, %f9;

BB49_5:
mul.wide.u32 %rd9, %r3, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
shr.u32 %r12, %r2, 1;
setp.eq.s32	%p3, %r12, 0;
@%p3 bra BB49_9;

BB49_6:
setp.ge.u32	%p4, %r3, %r12;
@%p4 bra BB49_8;

add.s32 %r11, %r12, %r3;
mul.wide.u32 %rd11, %r11, 4;
add.s64 %rd13, %rd10, %rd11;
ld.shared.f32 %f10, [%rd13];
add.f32 %f12, %f12, %f10;
st.shared.f32 [%rd2], %f12;

BB49_8:
bar.sync 0;
shr.u32 %r12, %r12, 1;
setp.ne.s32	%p5, %r12, 0;
@%p5 bra BB49_6;

BB49_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB49_11;

cvta.to.global.u64 %rd14, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.f32 [%rd16], %f11;

BB49_11:
ret;
}

.visible .entry _Z7reduce4IfLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj512EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB50_2;

mov.f32 %f25, 0f00000000;
bra.uni BB50_3;

BB50_2:
ld.global.f32 %f25, [%rd1];

BB50_3:
add.s32 %r9, %r4, 512;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB50_5;

ld.global.f32 %f10, [%rd1+2048];
add.f32 %f25, %f25, %f10;

BB50_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB50_9;

BB50_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB50_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB50_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB50_6;

BB50_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB50_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB50_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB50_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB50_13:
ret;
}

.visible .entry _Z7reduce4IfLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj256EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB51_2;

mov.f32 %f25, 0f00000000;
bra.uni BB51_3;

BB51_2:
ld.global.f32 %f25, [%rd1];

BB51_3:
add.s32 %r9, %r4, 256;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB51_5;

ld.global.f32 %f10, [%rd1+1024];
add.f32 %f25, %f25, %f10;

BB51_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB51_9;

BB51_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB51_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB51_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB51_6;

BB51_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB51_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB51_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB51_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB51_13:
ret;
}

.visible .entry _Z7reduce4IfLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj128EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB52_2;

mov.f32 %f25, 0f00000000;
bra.uni BB52_3;

BB52_2:
ld.global.f32 %f25, [%rd1];

BB52_3:
add.s32 %r9, %r4, 128;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB52_5;

ld.global.f32 %f10, [%rd1+512];
add.f32 %f25, %f25, %f10;

BB52_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB52_9;

BB52_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB52_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB52_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB52_6;

BB52_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB52_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB52_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB52_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB52_13:
ret;
}

.visible .entry _Z7reduce4IfLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj64EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB53_2;

mov.f32 %f25, 0f00000000;
bra.uni BB53_3;

BB53_2:
ld.global.f32 %f25, [%rd1];

BB53_3:
add.s32 %r9, %r4, 64;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB53_5;

ld.global.f32 %f10, [%rd1+256];
add.f32 %f25, %f25, %f10;

BB53_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB53_9;

BB53_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB53_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB53_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB53_6;

BB53_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB53_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB53_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB53_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB53_13:
ret;
}

.visible .entry _Z7reduce4IfLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<24>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj32EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB54_2;

mov.f32 %f23, 0f00000000;
bra.uni BB54_3;

BB54_2:
ld.global.f32 %f23, [%rd1];

BB54_3:
add.s32 %r9, %r4, 32;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB54_5;

ld.global.f32 %f10, [%rd1+128];
add.f32 %f23, %f23, %f10;

BB54_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB54_9;

BB54_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB54_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f23, %f23, %f11;
st.shared.f32 [%rd2], %f23;

BB54_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB54_6;

BB54_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB54_11;

ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f23, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB54_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB54_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f22;

BB54_13:
ret;
}

.visible .entry _Z7reduce4IfLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<22>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj16EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB55_2;

mov.f32 %f21, 0f00000000;
bra.uni BB55_3;

BB55_2:
ld.global.f32 %f21, [%rd1];

BB55_3:
add.s32 %r9, %r4, 16;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB55_5;

ld.global.f32 %f10, [%rd1+64];
add.f32 %f21, %f21, %f10;

BB55_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f21;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB55_9;

BB55_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB55_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f21, %f21, %f11;
st.shared.f32 [%rd2], %f21;

BB55_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB55_6;

BB55_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB55_11;

ld.volatile.shared.f32 %f12, [%rd2+32];
add.f32 %f13, %f21, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+16];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+8];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+4];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;

BB55_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB55_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f20, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f20;

BB55_13:
ret;
}

.visible .entry _Z7reduce4IfLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<20>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj8EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB56_2;

mov.f32 %f19, 0f00000000;
bra.uni BB56_3;

BB56_2:
ld.global.f32 %f19, [%rd1];

BB56_3:
add.s32 %r9, %r4, 8;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB56_5;

ld.global.f32 %f10, [%rd1+32];
add.f32 %f19, %f19, %f10;

BB56_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f19;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB56_9;

BB56_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB56_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f19, %f19, %f11;
st.shared.f32 [%rd2], %f19;

BB56_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB56_6;

BB56_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB56_11;

ld.volatile.shared.f32 %f12, [%rd2+16];
add.f32 %f13, %f19, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+8];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+4];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;

BB56_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB56_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f18, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f18;

BB56_13:
ret;
}

.visible .entry _Z7reduce4IfLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<18>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj4EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB57_2;

mov.f32 %f17, 0f00000000;
bra.uni BB57_3;

BB57_2:
ld.global.f32 %f17, [%rd1];

BB57_3:
add.s32 %r9, %r4, 4;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB57_5;

ld.global.f32 %f10, [%rd1+16];
add.f32 %f17, %f17, %f10;

BB57_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f17;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB57_9;

BB57_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB57_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f17, %f17, %f11;
st.shared.f32 [%rd2], %f17;

BB57_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB57_6;

BB57_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB57_11;

ld.volatile.shared.f32 %f12, [%rd2+8];
add.f32 %f13, %f17, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+4];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;

BB57_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB57_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f16, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f16;

BB57_13:
ret;
}

.visible .entry _Z7reduce4IfLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<16>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj2EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB58_2;

mov.f32 %f15, 0f00000000;
bra.uni BB58_3;

BB58_2:
ld.global.f32 %f15, [%rd1];

BB58_3:
add.s32 %r9, %r4, 2;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB58_5;

ld.global.f32 %f10, [%rd1+8];
add.f32 %f15, %f15, %f10;

BB58_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f15;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB58_9;

BB58_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB58_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f15, %f15, %f11;
st.shared.f32 [%rd2], %f15;

BB58_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB58_6;

BB58_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB58_11;

ld.volatile.shared.f32 %f12, [%rd2+4];
add.f32 %f13, %f15, %f12;
st.volatile.shared.f32 [%rd2], %f13;

BB58_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB58_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f14, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f14;

BB58_13:
ret;
}

.visible .entry _Z7reduce4IfLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<13>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB59_2;

mov.f32 %f12, 0f00000000;
bra.uni BB59_3;

BB59_2:
ld.global.f32 %f12, [%rd1];

BB59_3:
add.s32 %r9, %r4, 1;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB59_5;

ld.global.f32 %f9, [%rd1+4];
add.f32 %f12, %f12, %f9;

BB59_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB59_9;

BB59_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB59_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f10, [%rd11];
add.f32 %f12, %f12, %f10;
st.shared.f32 [%rd2], %f12;

BB59_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB59_6;

BB59_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB59_11;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f11;

BB59_11:
ret;
}

.visible .entry _Z7reduce5IfLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<7>;
.reg .f32 %f<30>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj512EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB60_2;

mov.f32 %f29, 0f00000000;
bra.uni BB60_3;

BB60_2:
ld.global.f32 %f29, [%rd1];

BB60_3:
add.s32 %r6, %r3, 512;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB60_5;

ld.global.f32 %f12, [%rd1+2048];
add.f32 %f29, %f29, %f12;

BB60_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB60_7;

ld.shared.f32 %f13, [%rd2+1024];
add.f32 %f29, %f29, %f13;
st.shared.f32 [%rd2], %f29;

BB60_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB60_9;

ld.shared.f32 %f14, [%rd2+512];
add.f32 %f29, %f29, %f14;
st.shared.f32 [%rd2], %f29;

BB60_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB60_11;

ld.shared.f32 %f15, [%rd2+256];
add.f32 %f29, %f29, %f15;
st.shared.f32 [%rd2], %f29;

BB60_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB60_13;

ld.volatile.shared.f32 %f16, [%rd2+128];
add.f32 %f17, %f29, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+64];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+32];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+16];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+8];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+4];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;

BB60_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB60_15;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f28, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f28;

BB60_15:
ret;
}

.visible .entry _Z7reduce5IfLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<7>;
.reg .f32 %f<27>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj256EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB61_2;

mov.f32 %f26, 0f00000000;
bra.uni BB61_3;

BB61_2:
ld.global.f32 %f26, [%rd1];

BB61_3:
add.s32 %r6, %r3, 256;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB61_5;

ld.global.f32 %f10, [%rd1+1024];
add.f32 %f26, %f26, %f10;

BB61_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB61_7;

ld.shared.f32 %f11, [%rd2+512];
add.f32 %f26, %f26, %f11;
st.shared.f32 [%rd2], %f26;

BB61_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB61_9;

ld.shared.f32 %f12, [%rd2+256];
add.f32 %f26, %f26, %f12;
st.shared.f32 [%rd2], %f26;

BB61_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB61_11;

ld.volatile.shared.f32 %f13, [%rd2+128];
add.f32 %f14, %f26, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+64];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+32];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+16];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+8];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+4];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;

BB61_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB61_13;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f25, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f25;

BB61_13:
ret;
}

.visible .entry _Z7reduce5IfLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<7>;
.reg .f32 %f<24>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj128EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB62_2;

mov.f32 %f23, 0f00000000;
bra.uni BB62_3;

BB62_2:
ld.global.f32 %f23, [%rd1];

BB62_3:
add.s32 %r6, %r3, 128;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB62_5;

ld.global.f32 %f8, [%rd1+512];
add.f32 %f23, %f23, %f8;

BB62_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB62_7;

ld.shared.f32 %f9, [%rd2+256];
add.f32 %f23, %f23, %f9;
st.shared.f32 [%rd2], %f23;

BB62_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB62_9;

ld.volatile.shared.f32 %f10, [%rd2+128];
add.f32 %f11, %f23, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB62_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB62_11;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f22;

BB62_11:
ret;
}

.visible .entry _Z7reduce5IfLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<21>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj64EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB63_2;

mov.f32 %f20, 0f00000000;
bra.uni BB63_3;

BB63_2:
ld.global.f32 %f20, [%rd1];

BB63_3:
add.s32 %r6, %r3, 64;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB63_5;

ld.global.f32 %f6, [%rd1+256];
add.f32 %f20, %f20, %f6;

BB63_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB63_7;

ld.volatile.shared.f32 %f7, [%rd2+128];
add.f32 %f8, %f20, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+64];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+32];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+16];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+8];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+4];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;

BB63_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB63_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f19, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f19;

BB63_9:
ret;
}

.visible .entry _Z7reduce5IfLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<19>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj32EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB64_2;

mov.f32 %f18, 0f00000000;
bra.uni BB64_3;

BB64_2:
ld.global.f32 %f18, [%rd1];

BB64_3:
add.s32 %r6, %r3, 32;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB64_5;

ld.global.f32 %f6, [%rd1+128];
add.f32 %f18, %f18, %f6;

BB64_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB64_7;

ld.volatile.shared.f32 %f7, [%rd2+64];
add.f32 %f8, %f18, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+32];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+16];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+8];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+4];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;

BB64_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB64_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f17, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f17;

BB64_9:
ret;
}

.visible .entry _Z7reduce5IfLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<17>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj16EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB65_2;

mov.f32 %f16, 0f00000000;
bra.uni BB65_3;

BB65_2:
ld.global.f32 %f16, [%rd1];

BB65_3:
add.s32 %r6, %r3, 16;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB65_5;

ld.global.f32 %f6, [%rd1+64];
add.f32 %f16, %f16, %f6;

BB65_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB65_7;

ld.volatile.shared.f32 %f7, [%rd2+32];
add.f32 %f8, %f16, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+16];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+8];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+4];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;

BB65_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB65_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f15, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f15;

BB65_9:
ret;
}

.visible .entry _Z7reduce5IfLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<15>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj8EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB66_2;

mov.f32 %f14, 0f00000000;
bra.uni BB66_3;

BB66_2:
ld.global.f32 %f14, [%rd1];

BB66_3:
add.s32 %r6, %r3, 8;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB66_5;

ld.global.f32 %f6, [%rd1+32];
add.f32 %f14, %f14, %f6;

BB66_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB66_7;

ld.volatile.shared.f32 %f7, [%rd2+16];
add.f32 %f8, %f14, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+8];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+4];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;

BB66_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB66_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f13, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f13;

BB66_9:
ret;
}

.visible .entry _Z7reduce5IfLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<13>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj4EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB67_2;

mov.f32 %f12, 0f00000000;
bra.uni BB67_3;

BB67_2:
ld.global.f32 %f12, [%rd1];

BB67_3:
add.s32 %r6, %r3, 4;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB67_5;

ld.global.f32 %f6, [%rd1+16];
add.f32 %f12, %f12, %f6;

BB67_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB67_7;

ld.volatile.shared.f32 %f7, [%rd2+8];
add.f32 %f8, %f12, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+4];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;

BB67_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB67_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f11;

BB67_9:
ret;
}

.visible .entry _Z7reduce5IfLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<11>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj2EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB68_2;

mov.f32 %f10, 0f00000000;
bra.uni BB68_3;

BB68_2:
ld.global.f32 %f10, [%rd1];

BB68_3:
add.s32 %r6, %r3, 2;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB68_5;

ld.global.f32 %f6, [%rd1+8];
add.f32 %f10, %f10, %f6;

BB68_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f10;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB68_7;

ld.volatile.shared.f32 %f7, [%rd2+4];
add.f32 %f8, %f10, %f7;
st.volatile.shared.f32 [%rd2], %f8;

BB68_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB68_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f9, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f9;

BB68_9:
ret;
}

.visible .entry _Z7reduce5IfLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<7>;
.reg .f32 %f<9>;
.reg .s64 %rd<12>;


ld.param.u64 %rd3, [_Z7reduce5IfLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IfLj1EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd4, %rd3;
mul.wide.u32 %rd5, %r3, 4;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB69_2;

mov.f32 %f8, 0f00000000;
bra.uni BB69_3;

BB69_2:
ld.global.f32 %f8, [%rd1];

BB69_3:
add.s32 %r6, %r3, 1;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB69_5;

ld.global.f32 %f6, [%rd1+4];
add.f32 %f8, %f8, %f6;

BB69_5:
mul.wide.u32 %rd6, %r2, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8], %f8;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB69_7;

cvta.to.global.u64 %rd9, %rd2;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f7;

BB69_7:
ret;
}

.visible .entry _Z7reduce6IfLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<32>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 10;
mov.f32 %f31, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB70_1;
bra.uni BB70_2;

BB70_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];
add.f32 %f13, %f31, %f12;
add.s32 %r10, %r11, 512;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f14, [%rd8];
add.f32 %f31, %f13, %f14;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB70_1;

BB70_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB70_4;

ld.shared.f32 %f15, [%rd2+1024];
add.f32 %f31, %f31, %f15;
st.shared.f32 [%rd2], %f31;

BB70_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB70_6;

ld.shared.f32 %f16, [%rd2+512];
add.f32 %f31, %f31, %f16;
st.shared.f32 [%rd2], %f31;

BB70_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB70_8;

ld.shared.f32 %f17, [%rd2+256];
add.f32 %f31, %f31, %f17;
st.shared.f32 [%rd2], %f31;

BB70_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB70_10;

ld.volatile.shared.f32 %f18, [%rd2+128];
add.f32 %f19, %f31, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+64];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+32];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+16];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+8];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;
ld.volatile.shared.f32 %f28, [%rd2+4];
add.f32 %f29, %f27, %f28;
st.volatile.shared.f32 [%rd2], %f29;

BB70_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB70_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f30, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f30;

BB70_12:
ret;
}

.visible .entry _Z7reduce6IfLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<29>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 9;
mov.f32 %f28, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB71_1;
bra.uni BB71_2;

BB71_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f10, [%rd6];
add.f32 %f11, %f28, %f10;
add.s32 %r10, %r11, 256;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f12, [%rd8];
add.f32 %f28, %f11, %f12;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB71_1;

BB71_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f28;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB71_4;

ld.shared.f32 %f13, [%rd2+512];
add.f32 %f28, %f28, %f13;
st.shared.f32 [%rd2], %f28;

BB71_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB71_6;

ld.shared.f32 %f14, [%rd2+256];
add.f32 %f28, %f28, %f14;
st.shared.f32 [%rd2], %f28;

BB71_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB71_8;

ld.volatile.shared.f32 %f15, [%rd2+128];
add.f32 %f16, %f28, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+64];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+32];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+16];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+8];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;
ld.volatile.shared.f32 %f25, [%rd2+4];
add.f32 %f26, %f24, %f25;
st.volatile.shared.f32 [%rd2], %f26;

BB71_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB71_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f27, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f27;

BB71_10:
ret;
}

.visible .entry _Z7reduce6IfLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 8;
mov.f32 %f25, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB72_1;
bra.uni BB72_2;

BB72_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f9, %f25, %f8;
add.s32 %r10, %r11, 128;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f10, [%rd8];
add.f32 %f25, %f9, %f10;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB72_1;

BB72_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB72_4;

ld.shared.f32 %f11, [%rd2+256];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB72_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB72_6;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB72_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB72_8;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f24;

BB72_8:
ret;
}

.visible .entry _Z7reduce6IfLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<23>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 7;
mov.f32 %f22, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB73_1;
bra.uni BB73_2;

BB73_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f22, %f6;
add.s32 %r10, %r11, 64;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f22, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB73_1;

BB73_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB73_4;

ld.volatile.shared.f32 %f9, [%rd2+128];
add.f32 %f10, %f22, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+64];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+32];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+16];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+8];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+4];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;

BB73_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB73_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f21, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f21;

BB73_6:
ret;
}

.visible .entry _Z7reduce6IfLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<21>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 6;
mov.f32 %f20, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB74_1;
bra.uni BB74_2;

BB74_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f20, %f6;
add.s32 %r10, %r11, 32;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f20, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB74_1;

BB74_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB74_4;

ld.volatile.shared.f32 %f9, [%rd2+64];
add.f32 %f10, %f20, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+32];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+16];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+8];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+4];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;

BB74_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB74_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f19, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f19;

BB74_6:
ret;
}

.visible .entry _Z7reduce6IfLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<19>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 5;
mov.f32 %f18, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB75_1;
bra.uni BB75_2;

BB75_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f18, %f6;
add.s32 %r10, %r11, 16;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f18, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB75_1;

BB75_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB75_4;

ld.volatile.shared.f32 %f9, [%rd2+32];
add.f32 %f10, %f18, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+16];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+8];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+4];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;

BB75_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB75_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f17, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f17;

BB75_6:
ret;
}

.visible .entry _Z7reduce6IfLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<17>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 4;
mov.f32 %f16, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB76_1;
bra.uni BB76_2;

BB76_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f16, %f6;
add.s32 %r10, %r11, 8;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f16, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB76_1;

BB76_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB76_4;

ld.volatile.shared.f32 %f9, [%rd2+16];
add.f32 %f10, %f16, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+8];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+4];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;

BB76_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB76_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f15, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f15;

BB76_6:
ret;
}

.visible .entry _Z7reduce6IfLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<15>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 3;
mov.f32 %f14, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB77_1;
bra.uni BB77_2;

BB77_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f14, %f6;
add.s32 %r10, %r11, 4;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f14, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB77_1;

BB77_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB77_4;

ld.volatile.shared.f32 %f9, [%rd2+8];
add.f32 %f10, %f14, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+4];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;

BB77_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB77_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f13, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f13;

BB77_6:
ret;
}

.visible .entry _Z7reduce6IfLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<13>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 2;
mov.f32 %f12, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB78_1;
bra.uni BB78_2;

BB78_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f12, %f6;
add.s32 %r10, %r11, 2;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f12, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB78_1;

BB78_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB78_4;

ld.volatile.shared.f32 %f9, [%rd2+4];
add.f32 %f10, %f12, %f9;
st.volatile.shared.f32 [%rd2], %f10;

BB78_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB78_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f11;

BB78_6:
ret;
}

.visible .entry _Z7reduce6IfLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<12>;
.reg .f32 %f<11>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 1;
mov.f32 %f10, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB79_1;
bra.uni BB79_2;

BB79_1:
mul.wide.u32 %rd4, %r11, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f6, [%rd5];
add.f32 %f7, %f10, %f6;
add.s32 %r10, %r11, 1;
mul.wide.u32 %rd6, %r10, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.f32 %f8, [%rd7];
add.f32 %f10, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB79_1;

BB79_2:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.f32 [%rd10], %f10;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB79_4;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.f32 %f9, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f9;

BB79_4:
ret;
}

.visible .entry _Z7reduce6IfLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<13>;
.reg .f32 %f<43>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 10;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 10;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB80_2;

mov.f32 %f40, 0f00000000;
bra.uni BB80_6;

BB80_2:
mov.f32 %f41, 0f00000000;

BB80_3:
mov.f32 %f1, %f41;
mul.wide.u32 %rd5, %r12, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f14, [%rd6];
add.f32 %f42, %f1, %f14;
add.s32 %r5, %r12, 512;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB80_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f15, [%rd8];
add.f32 %f42, %f42, %f15;

BB80_5:
mov.f32 %f41, %f42;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f32 %f40, %f41;
@%p3 bra BB80_3;

BB80_6:
mov.f32 %f39, %f40;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f39;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB80_8;

ld.shared.f32 %f16, [%rd2+1024];
add.f32 %f39, %f39, %f16;
st.shared.f32 [%rd2], %f39;

BB80_8:
mov.f32 %f38, %f39;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB80_10;

ld.shared.f32 %f17, [%rd2+512];
add.f32 %f38, %f38, %f17;
st.shared.f32 [%rd2], %f38;

BB80_10:
mov.f32 %f37, %f38;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB80_12;

ld.shared.f32 %f18, [%rd2+256];
add.f32 %f37, %f37, %f18;
st.shared.f32 [%rd2], %f37;

BB80_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB80_14;

ld.volatile.shared.f32 %f19, [%rd2+128];
add.f32 %f20, %f37, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+64];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+32];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;
ld.volatile.shared.f32 %f25, [%rd2+16];
add.f32 %f26, %f24, %f25;
st.volatile.shared.f32 [%rd2], %f26;
ld.volatile.shared.f32 %f27, [%rd2+8];
add.f32 %f28, %f26, %f27;
st.volatile.shared.f32 [%rd2], %f28;
ld.volatile.shared.f32 %f29, [%rd2+4];
add.f32 %f30, %f28, %f29;
st.volatile.shared.f32 [%rd2], %f30;

BB80_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB80_16;

ld.shared.f32 %f31, [__smem];
cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f31;

BB80_16:
ret;
}

.visible .entry _Z7reduce6IfLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<13>;
.reg .f32 %f<38>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 9;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 9;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB81_2;

mov.f32 %f35, 0f00000000;
bra.uni BB81_6;

BB81_2:
mov.f32 %f36, 0f00000000;

BB81_3:
mov.f32 %f1, %f36;
mul.wide.u32 %rd5, %r12, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];
add.f32 %f37, %f1, %f12;
add.s32 %r5, %r12, 256;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB81_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f13, [%rd8];
add.f32 %f37, %f37, %f13;

BB81_5:
mov.f32 %f36, %f37;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f32 %f35, %f36;
@%p3 bra BB81_3;

BB81_6:
mov.f32 %f34, %f35;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f34;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB81_8;

ld.shared.f32 %f14, [%rd2+512];
add.f32 %f34, %f34, %f14;
st.shared.f32 [%rd2], %f34;

BB81_8:
mov.f32 %f33, %f34;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB81_10;

ld.shared.f32 %f15, [%rd2+256];
add.f32 %f33, %f33, %f15;
st.shared.f32 [%rd2], %f33;

BB81_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB81_12;

ld.volatile.shared.f32 %f16, [%rd2+128];
add.f32 %f17, %f33, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+64];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+32];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+16];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+8];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+4];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;

BB81_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB81_14;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f28, [__smem];
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f28;

BB81_14:
ret;
}

.visible .entry _Z7reduce6IfLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<33>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 8;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB82_2;

mov.f32 %f30, 0f00000000;
bra.uni BB82_6;

BB82_2:
mov.f32 %f31, 0f00000000;

BB82_3:
mov.f32 %f1, %f31;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f10, [%rd6];
add.f32 %f32, %f1, %f10;
add.s32 %r6, %r11, 128;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB82_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f11, [%rd8];
add.f32 %f32, %f32, %f11;

BB82_5:
mov.f32 %f31, %f32;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f30, %f31;
@%p3 bra BB82_3;

BB82_6:
mov.f32 %f29, %f30;
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f29;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB82_8;

ld.shared.f32 %f12, [%rd2+256];
add.f32 %f29, %f29, %f12;
st.shared.f32 [%rd2], %f29;

BB82_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB82_10;

ld.volatile.shared.f32 %f13, [%rd2+128];
add.f32 %f14, %f29, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+64];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+32];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+16];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+8];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+4];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;

BB82_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB82_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f25, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f25;

BB82_12:
ret;
}

.visible .entry _Z7reduce6IfLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<28>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 7;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB83_2;

mov.f32 %f25, 0f00000000;
bra.uni BB83_6;

BB83_2:
mov.f32 %f26, 0f00000000;

BB83_3:
mov.f32 %f1, %f26;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f27, %f1, %f8;
add.s32 %r6, %r11, 64;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB83_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f27, %f27, %f9;

BB83_5:
mov.f32 %f26, %f27;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f25, %f26;
@%p3 bra BB83_3;

BB83_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB83_8;

ld.volatile.shared.f32 %f10, [%rd2+128];
add.f32 %f11, %f25, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB83_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB83_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f22;

BB83_10:
ret;
}

.visible .entry _Z7reduce6IfLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 6;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB84_2;

mov.f32 %f23, 0f00000000;
bra.uni BB84_6;

BB84_2:
mov.f32 %f24, 0f00000000;

BB84_3:
mov.f32 %f1, %f24;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f25, %f1, %f8;
add.s32 %r6, %r11, 32;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB84_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f25, %f25, %f9;

BB84_5:
mov.f32 %f24, %f25;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f23, %f24;
@%p3 bra BB84_3;

BB84_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB84_8;

ld.volatile.shared.f32 %f10, [%rd2+64];
add.f32 %f11, %f23, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+32];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+16];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+8];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+4];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;

BB84_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB84_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f20, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f20;

BB84_10:
ret;
}

.visible .entry _Z7reduce6IfLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<24>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 5;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB85_2;

mov.f32 %f21, 0f00000000;
bra.uni BB85_6;

BB85_2:
mov.f32 %f22, 0f00000000;

BB85_3:
mov.f32 %f1, %f22;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f23, %f1, %f8;
add.s32 %r6, %r11, 16;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB85_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f23, %f23, %f9;

BB85_5:
mov.f32 %f22, %f23;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f21, %f22;
@%p3 bra BB85_3;

BB85_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f21;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB85_8;

ld.volatile.shared.f32 %f10, [%rd2+32];
add.f32 %f11, %f21, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+16];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+8];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+4];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;

BB85_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB85_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f18, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f18;

BB85_10:
ret;
}

.visible .entry _Z7reduce6IfLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<22>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 4;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB86_2;

mov.f32 %f19, 0f00000000;
bra.uni BB86_6;

BB86_2:
mov.f32 %f20, 0f00000000;

BB86_3:
mov.f32 %f1, %f20;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f21, %f1, %f8;
add.s32 %r6, %r11, 8;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB86_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f21, %f21, %f9;

BB86_5:
mov.f32 %f20, %f21;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f19, %f20;
@%p3 bra BB86_3;

BB86_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f19;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB86_8;

ld.volatile.shared.f32 %f10, [%rd2+16];
add.f32 %f11, %f19, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+8];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+4];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;

BB86_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB86_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f16, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f16;

BB86_10:
ret;
}

.visible .entry _Z7reduce6IfLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<20>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 3;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB87_2;

mov.f32 %f17, 0f00000000;
bra.uni BB87_6;

BB87_2:
mov.f32 %f18, 0f00000000;

BB87_3:
mov.f32 %f1, %f18;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f19, %f1, %f8;
add.s32 %r6, %r11, 4;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB87_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f19, %f19, %f9;

BB87_5:
mov.f32 %f18, %f19;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f17, %f18;
@%p3 bra BB87_3;

BB87_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f17;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB87_8;

ld.volatile.shared.f32 %f10, [%rd2+8];
add.f32 %f11, %f17, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+4];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;

BB87_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB87_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f14, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f14;

BB87_10:
ret;
}

.visible .entry _Z7reduce6IfLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<18>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 2;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB88_2;

mov.f32 %f15, 0f00000000;
bra.uni BB88_6;

BB88_2:
mov.f32 %f16, 0f00000000;

BB88_3:
mov.f32 %f1, %f16;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f17, %f1, %f8;
add.s32 %r6, %r11, 2;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB88_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f17, %f17, %f9;

BB88_5:
mov.f32 %f16, %f17;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f15, %f16;
@%p3 bra BB88_3;

BB88_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f15;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB88_8;

ld.volatile.shared.f32 %f10, [%rd2+4];
add.f32 %f11, %f15, %f10;
st.volatile.shared.f32 [%rd2], %f11;

BB88_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB88_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f12, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f12;

BB88_10:
ret;
}

.visible .entry _Z7reduce6IfLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<16>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 1;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB89_2;

mov.f32 %f13, 0f00000000;
bra.uni BB89_6;

BB89_2:
mov.f32 %f14, 0f00000000;

BB89_3:
mov.f32 %f1, %f14;
mul.wide.u32 %rd4, %r11, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f8, [%rd5];
add.f32 %f15, %f1, %f8;
add.s32 %r6, %r11, 1;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB89_5;

mul.wide.u32 %rd6, %r6, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.f32 %f9, [%rd7];
add.f32 %f15, %f15, %f9;

BB89_5:
mov.f32 %f14, %f15;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f13, %f14;
@%p3 bra BB89_3;

BB89_6:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.f32 [%rd10], %f13;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB89_8;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.f32 %f10, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f10;

BB89_8:
ret;
}

.visible .entry _Z7reduce0IdEvPT_S1_j(
.param .u64 _Z7reduce0IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<9>;


ld.param.u64 %rd2, [_Z7reduce0IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IdEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce0IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r7;
@%p1 bra BB90_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB90_3;

BB90_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd4, %rd5;
ld.global.f64 %fd8, [%rd6];

BB90_3:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd1, %rd8, %rd7;
st.shared.f64 [%rd1], %fd8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB90_8;

mov.u32 %r11, 1;

BB90_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
rem.u32 %r9, %r3, %r11;
setp.ne.s32	%p3, %r9, 0;
@%p3 bra BB90_7;

add.s32 %r10, %r5, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd4, [%rd1];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd1], %fd6;

BB90_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB90_5;

BB90_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB90_10;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r2, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd14], %fd7;

BB90_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIdEcvPdEv(
.param .b64 _ZN12SharedMemoryIdEcvPdEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem_d;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IdEvPT_S1_j(
.param .u64 _Z7reduce1IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<17>;
.reg .f64 %fd<9>;


ld.param.u64 %rd1, [_Z7reduce1IdEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IdEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce1IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB92_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB92_3;

BB92_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 8;
add.s64 %rd5, %rd3, %rd4;
ld.global.f64 %fd8, [%rd5];

BB92_3:
mul.wide.u32 %rd6, %r3, 8;
mov.u64 %rd7, __smem_d;
add.s64 %rd8, %rd7, %rd6;
st.shared.f64 [%rd8], %fd8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB92_8;

mov.u32 %r11, 1;

BB92_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
mul.lo.s32 %r7, %r11, %r3;
setp.ge.u32	%p3, %r7, %r1;
@%p3 bra BB92_7;

add.s32 %r10, %r7, %r5;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r7, 8;
add.s64 %rd13, %rd7, %rd12;
ld.shared.f64 %fd4, [%rd13];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd13], %fd6;

BB92_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB92_5;

BB92_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB92_10;

cvta.to.global.u64 %rd14, %rd2;
mul.wide.u32 %rd15, %r2, 8;
add.s64 %rd16, %rd14, %rd15;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd16], %fd7;

BB92_10:
ret;
}

.visible .entry _Z7reduce2IdEvPT_S1_j(
.param .u64 _Z7reduce2IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<11>;
.reg .s64 %rd<15>;
.reg .f64 %fd<9>;


ld.param.u64 %rd2, [_Z7reduce2IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IdEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce2IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB93_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB93_3;

BB93_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd4, %rd5;
ld.global.f64 %fd8, [%rd6];

BB93_3:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd1, %rd8, %rd7;
st.shared.f64 [%rd1], %fd8;
bar.sync 0;
shr.u32 %r10, %r1, 1;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB93_7;

BB93_4:
setp.ge.u32	%p3, %r3, %r10;
@%p3 bra BB93_6;

add.s32 %r9, %r10, %r3;
mul.wide.u32 %rd9, %r9, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd4, [%rd1];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd1], %fd6;

BB93_6:
bar.sync 0;
shr.u32 %r10, %r10, 1;
setp.ne.s32	%p4, %r10, 0;
@%p4 bra BB93_4;

BB93_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB93_9;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r2, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd14], %fd7;

BB93_9:
ret;
}

.visible .entry _Z7reduce3IdEvPT_S1_j(
.param .u64 _Z7reduce3IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IdEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<13>;
.reg .s64 %rd<17>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce3IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IdEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce3IdEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r10, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r10, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB94_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB94_3;

BB94_2:
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];

BB94_3:
add.s32 %r5, %r4, %r2;
setp.ge.u32	%p2, %r5, %r9;
@%p2 bra BB94_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd12, %fd12, %fd9;

BB94_5:
mul.wide.u32 %rd9, %r3, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
shr.u32 %r12, %r2, 1;
setp.eq.s32	%p3, %r12, 0;
@%p3 bra BB94_9;

BB94_6:
setp.ge.u32	%p4, %r3, %r12;
@%p4 bra BB94_8;

add.s32 %r11, %r12, %r3;
mul.wide.u32 %rd11, %r11, 8;
add.s64 %rd13, %rd10, %rd11;
ld.shared.f64 %fd10, [%rd13];
add.f64 %fd12, %fd12, %fd10;
st.shared.f64 [%rd2], %fd12;

BB94_8:
bar.sync 0;
shr.u32 %r12, %r12, 1;
setp.ne.s32	%p5, %r12, 0;
@%p5 bra BB94_6;

BB94_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB94_11;

cvta.to.global.u64 %rd14, %rd3;
mul.wide.u32 %rd15, %r1, 8;
add.s64 %rd16, %rd14, %rd15;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd16], %fd11;

BB94_11:
ret;
}

.visible .entry _Z7reduce4IdLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj512EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj512EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB95_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB95_3;

BB95_2:
ld.global.f64 %fd25, [%rd1];

BB95_3:
add.s32 %r9, %r4, 512;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB95_5;

ld.global.f64 %fd10, [%rd1+4096];
add.f64 %fd25, %fd25, %fd10;

BB95_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB95_9;

BB95_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB95_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB95_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB95_6;

BB95_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB95_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB95_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB95_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB95_13:
ret;
}

.visible .entry _Z7reduce4IdLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj256EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj256EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB96_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB96_3;

BB96_2:
ld.global.f64 %fd25, [%rd1];

BB96_3:
add.s32 %r9, %r4, 256;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB96_5;

ld.global.f64 %fd10, [%rd1+2048];
add.f64 %fd25, %fd25, %fd10;

BB96_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB96_9;

BB96_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB96_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB96_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB96_6;

BB96_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB96_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB96_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB96_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB96_13:
ret;
}

.visible .entry _Z7reduce4IdLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj128EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj128EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB97_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB97_3;

BB97_2:
ld.global.f64 %fd25, [%rd1];

BB97_3:
add.s32 %r9, %r4, 128;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB97_5;

ld.global.f64 %fd10, [%rd1+1024];
add.f64 %fd25, %fd25, %fd10;

BB97_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB97_9;

BB97_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB97_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB97_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB97_6;

BB97_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB97_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB97_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB97_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB97_13:
ret;
}

.visible .entry _Z7reduce4IdLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj64EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj64EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB98_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB98_3;

BB98_2:
ld.global.f64 %fd25, [%rd1];

BB98_3:
add.s32 %r9, %r4, 64;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB98_5;

ld.global.f64 %fd10, [%rd1+512];
add.f64 %fd25, %fd25, %fd10;

BB98_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB98_9;

BB98_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB98_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB98_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB98_6;

BB98_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB98_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB98_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB98_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB98_13:
ret;
}

.visible .entry _Z7reduce4IdLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce4IdLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj32EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj32EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB99_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB99_3;

BB99_2:
ld.global.f64 %fd23, [%rd1];

BB99_3:
add.s32 %r9, %r4, 32;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB99_5;

ld.global.f64 %fd10, [%rd1+256];
add.f64 %fd23, %fd23, %fd10;

BB99_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB99_9;

BB99_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB99_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd23, %fd23, %fd11;
st.shared.f64 [%rd2], %fd23;

BB99_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB99_6;

BB99_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB99_11;

ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd23, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB99_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB99_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd14], %fd22;

BB99_13:
ret;
}

.visible .entry _Z7reduce4IdLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<22>;


ld.param.u64 %rd4, [_Z7reduce4IdLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj16EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj16EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB100_2;

mov.f64 %fd21, 0d0000000000000000;
bra.uni BB100_3;

BB100_2:
ld.global.f64 %fd21, [%rd1];

BB100_3:
add.s32 %r9, %r4, 16;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB100_5;

ld.global.f64 %fd10, [%rd1+128];
add.f64 %fd21, %fd21, %fd10;

BB100_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd21;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB100_9;

BB100_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB100_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd21, %fd21, %fd11;
st.shared.f64 [%rd2], %fd21;

BB100_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB100_6;

BB100_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB100_11;

ld.volatile.shared.f64 %fd12, [%rd2+64];
add.f64 %fd13, %fd21, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+32];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+16];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+8];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;

BB100_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB100_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd20, [__smem_d];
st.global.f64 [%rd14], %fd20;

BB100_13:
ret;
}

.visible .entry _Z7reduce4IdLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<20>;


ld.param.u64 %rd4, [_Z7reduce4IdLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj8EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj8EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB101_2;

mov.f64 %fd19, 0d0000000000000000;
bra.uni BB101_3;

BB101_2:
ld.global.f64 %fd19, [%rd1];

BB101_3:
add.s32 %r9, %r4, 8;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB101_5;

ld.global.f64 %fd10, [%rd1+64];
add.f64 %fd19, %fd19, %fd10;

BB101_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd19;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB101_9;

BB101_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB101_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd19, %fd19, %fd11;
st.shared.f64 [%rd2], %fd19;

BB101_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB101_6;

BB101_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB101_11;

ld.volatile.shared.f64 %fd12, [%rd2+32];
add.f64 %fd13, %fd19, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+16];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+8];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;

BB101_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB101_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd18, [__smem_d];
st.global.f64 [%rd14], %fd18;

BB101_13:
ret;
}

.visible .entry _Z7reduce4IdLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<18>;


ld.param.u64 %rd4, [_Z7reduce4IdLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj4EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj4EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB102_2;

mov.f64 %fd17, 0d0000000000000000;
bra.uni BB102_3;

BB102_2:
ld.global.f64 %fd17, [%rd1];

BB102_3:
add.s32 %r9, %r4, 4;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB102_5;

ld.global.f64 %fd10, [%rd1+32];
add.f64 %fd17, %fd17, %fd10;

BB102_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd17;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB102_9;

BB102_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB102_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd17, %fd17, %fd11;
st.shared.f64 [%rd2], %fd17;

BB102_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB102_6;

BB102_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB102_11;

ld.volatile.shared.f64 %fd12, [%rd2+16];
add.f64 %fd13, %fd17, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+8];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;

BB102_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB102_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd16, [__smem_d];
st.global.f64 [%rd14], %fd16;

BB102_13:
ret;
}

.visible .entry _Z7reduce4IdLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<16>;


ld.param.u64 %rd4, [_Z7reduce4IdLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj2EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj2EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB103_2;

mov.f64 %fd15, 0d0000000000000000;
bra.uni BB103_3;

BB103_2:
ld.global.f64 %fd15, [%rd1];

BB103_3:
add.s32 %r9, %r4, 2;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB103_5;

ld.global.f64 %fd10, [%rd1+16];
add.f64 %fd15, %fd15, %fd10;

BB103_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd15;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB103_9;

BB103_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB103_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd15, %fd15, %fd11;
st.shared.f64 [%rd2], %fd15;

BB103_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB103_6;

BB103_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB103_11;

ld.volatile.shared.f64 %fd12, [%rd2+8];
add.f64 %fd13, %fd15, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;

BB103_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB103_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd14, [__smem_d];
st.global.f64 [%rd14], %fd14;

BB103_13:
ret;
}

.visible .entry _Z7reduce4IdLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce4IdLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB104_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB104_3;

BB104_2:
ld.global.f64 %fd12, [%rd1];

BB104_3:
add.s32 %r9, %r4, 1;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB104_5;

ld.global.f64 %fd9, [%rd1+8];
add.f64 %fd12, %fd12, %fd9;

BB104_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB104_9;

BB104_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB104_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd10, [%rd11];
add.f64 %fd12, %fd12, %fd10;
st.shared.f64 [%rd2], %fd12;

BB104_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB104_6;

BB104_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB104_11;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd14], %fd11;

BB104_11:
ret;
}

.visible .entry _Z7reduce5IdLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<30>;


ld.param.u64 %rd4, [_Z7reduce5IdLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj512EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj512EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB105_2;

mov.f64 %fd29, 0d0000000000000000;
bra.uni BB105_3;

BB105_2:
ld.global.f64 %fd29, [%rd1];

BB105_3:
add.s32 %r6, %r3, 512;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB105_5;

ld.global.f64 %fd12, [%rd1+4096];
add.f64 %fd29, %fd29, %fd12;

BB105_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB105_7;

ld.shared.f64 %fd13, [%rd2+2048];
add.f64 %fd29, %fd29, %fd13;
st.shared.f64 [%rd2], %fd29;

BB105_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB105_9;

ld.shared.f64 %fd14, [%rd2+1024];
add.f64 %fd29, %fd29, %fd14;
st.shared.f64 [%rd2], %fd29;

BB105_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB105_11;

ld.shared.f64 %fd15, [%rd2+512];
add.f64 %fd29, %fd29, %fd15;
st.shared.f64 [%rd2], %fd29;

BB105_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB105_13;

ld.volatile.shared.f64 %fd16, [%rd2+256];
add.f64 %fd17, %fd29, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+128];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+64];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+32];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+16];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+8];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;

BB105_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB105_15;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd28, [__smem_d];
st.global.f64 [%rd11], %fd28;

BB105_15:
ret;
}

.visible .entry _Z7reduce5IdLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<27>;


ld.param.u64 %rd4, [_Z7reduce5IdLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj256EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj256EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB106_2;

mov.f64 %fd26, 0d0000000000000000;
bra.uni BB106_3;

BB106_2:
ld.global.f64 %fd26, [%rd1];

BB106_3:
add.s32 %r6, %r3, 256;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB106_5;

ld.global.f64 %fd10, [%rd1+2048];
add.f64 %fd26, %fd26, %fd10;

BB106_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB106_7;

ld.shared.f64 %fd11, [%rd2+1024];
add.f64 %fd26, %fd26, %fd11;
st.shared.f64 [%rd2], %fd26;

BB106_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB106_9;

ld.shared.f64 %fd12, [%rd2+512];
add.f64 %fd26, %fd26, %fd12;
st.shared.f64 [%rd2], %fd26;

BB106_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB106_11;

ld.volatile.shared.f64 %fd13, [%rd2+256];
add.f64 %fd14, %fd26, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+128];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+64];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+32];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+16];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+8];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;

BB106_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB106_13;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd25, [__smem_d];
st.global.f64 [%rd11], %fd25;

BB106_13:
ret;
}

.visible .entry _Z7reduce5IdLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce5IdLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj128EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj128EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB107_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB107_3;

BB107_2:
ld.global.f64 %fd23, [%rd1];

BB107_3:
add.s32 %r6, %r3, 128;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB107_5;

ld.global.f64 %fd8, [%rd1+1024];
add.f64 %fd23, %fd23, %fd8;

BB107_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB107_7;

ld.shared.f64 %fd9, [%rd2+512];
add.f64 %fd23, %fd23, %fd9;
st.shared.f64 [%rd2], %fd23;

BB107_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB107_9;

ld.volatile.shared.f64 %fd10, [%rd2+256];
add.f64 %fd11, %fd23, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB107_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB107_11;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd11], %fd22;

BB107_11:
ret;
}

.visible .entry _Z7reduce5IdLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<21>;


ld.param.u64 %rd4, [_Z7reduce5IdLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj64EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj64EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB108_2;

mov.f64 %fd20, 0d0000000000000000;
bra.uni BB108_3;

BB108_2:
ld.global.f64 %fd20, [%rd1];

BB108_3:
add.s32 %r6, %r3, 64;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB108_5;

ld.global.f64 %fd6, [%rd1+512];
add.f64 %fd20, %fd20, %fd6;

BB108_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB108_7;

ld.volatile.shared.f64 %fd7, [%rd2+256];
add.f64 %fd8, %fd20, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+128];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+64];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+32];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+16];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+8];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;

BB108_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB108_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd19, [__smem_d];
st.global.f64 [%rd11], %fd19;

BB108_9:
ret;
}

.visible .entry _Z7reduce5IdLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<19>;


ld.param.u64 %rd4, [_Z7reduce5IdLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj32EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj32EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB109_2;

mov.f64 %fd18, 0d0000000000000000;
bra.uni BB109_3;

BB109_2:
ld.global.f64 %fd18, [%rd1];

BB109_3:
add.s32 %r6, %r3, 32;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB109_5;

ld.global.f64 %fd6, [%rd1+256];
add.f64 %fd18, %fd18, %fd6;

BB109_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB109_7;

ld.volatile.shared.f64 %fd7, [%rd2+128];
add.f64 %fd8, %fd18, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+64];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+32];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+16];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+8];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;

BB109_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB109_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd17, [__smem_d];
st.global.f64 [%rd11], %fd17;

BB109_9:
ret;
}

.visible .entry _Z7reduce5IdLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<17>;


ld.param.u64 %rd4, [_Z7reduce5IdLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj16EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj16EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB110_2;

mov.f64 %fd16, 0d0000000000000000;
bra.uni BB110_3;

BB110_2:
ld.global.f64 %fd16, [%rd1];

BB110_3:
add.s32 %r6, %r3, 16;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB110_5;

ld.global.f64 %fd6, [%rd1+128];
add.f64 %fd16, %fd16, %fd6;

BB110_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB110_7;

ld.volatile.shared.f64 %fd7, [%rd2+64];
add.f64 %fd8, %fd16, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+32];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+16];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+8];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;

BB110_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB110_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd15, [__smem_d];
st.global.f64 [%rd11], %fd15;

BB110_9:
ret;
}

.visible .entry _Z7reduce5IdLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<15>;


ld.param.u64 %rd4, [_Z7reduce5IdLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj8EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj8EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB111_2;

mov.f64 %fd14, 0d0000000000000000;
bra.uni BB111_3;

BB111_2:
ld.global.f64 %fd14, [%rd1];

BB111_3:
add.s32 %r6, %r3, 8;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB111_5;

ld.global.f64 %fd6, [%rd1+64];
add.f64 %fd14, %fd14, %fd6;

BB111_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB111_7;

ld.volatile.shared.f64 %fd7, [%rd2+32];
add.f64 %fd8, %fd14, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+16];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+8];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;

BB111_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB111_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd13, [__smem_d];
st.global.f64 [%rd11], %fd13;

BB111_9:
ret;
}

.visible .entry _Z7reduce5IdLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce5IdLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj4EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj4EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB112_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB112_3;

BB112_2:
ld.global.f64 %fd12, [%rd1];

BB112_3:
add.s32 %r6, %r3, 4;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB112_5;

ld.global.f64 %fd6, [%rd1+32];
add.f64 %fd12, %fd12, %fd6;

BB112_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB112_7;

ld.volatile.shared.f64 %fd7, [%rd2+16];
add.f64 %fd8, %fd12, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+8];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;

BB112_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB112_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd11], %fd11;

BB112_9:
ret;
}

.visible .entry _Z7reduce5IdLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<11>;


ld.param.u64 %rd4, [_Z7reduce5IdLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj2EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj2EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB113_2;

mov.f64 %fd10, 0d0000000000000000;
bra.uni BB113_3;

BB113_2:
ld.global.f64 %fd10, [%rd1];

BB113_3:
add.s32 %r6, %r3, 2;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB113_5;

ld.global.f64 %fd6, [%rd1+16];
add.f64 %fd10, %fd10, %fd6;

BB113_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd10;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB113_7;

ld.volatile.shared.f64 %fd7, [%rd2+8];
add.f64 %fd8, %fd10, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;

BB113_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB113_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd9, [__smem_d];
st.global.f64 [%rd11], %fd9;

BB113_9:
ret;
}

.visible .entry _Z7reduce5IdLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<9>;


ld.param.u64 %rd3, [_Z7reduce5IdLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IdLj1EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd5, %r3, 8;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB114_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB114_3;

BB114_2:
ld.global.f64 %fd8, [%rd1];

BB114_3:
add.s32 %r6, %r3, 1;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB114_5;

ld.global.f64 %fd6, [%rd1+8];
add.f64 %fd8, %fd8, %fd6;

BB114_5:
mul.wide.u32 %rd6, %r2, 8;
mov.u64 %rd7, __smem_d;
add.s64 %rd8, %rd7, %rd6;
st.shared.f64 [%rd8], %fd8;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB114_7;

cvta.to.global.u64 %rd9, %rd2;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd11], %fd7;

BB114_7:
ret;
}

.visible .entry _Z7reduce6IdLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<32>;


ld.param.u64 %rd4, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 10;
mov.f64 %fd31, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB115_1;
bra.uni BB115_2;

BB115_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];
add.f64 %fd13, %fd31, %fd12;
add.s32 %r10, %r11, 512;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd14, [%rd8];
add.f64 %fd31, %fd13, %fd14;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB115_1;

BB115_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB115_4;

ld.shared.f64 %fd15, [%rd2+2048];
add.f64 %fd31, %fd31, %fd15;
st.shared.f64 [%rd2], %fd31;

BB115_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB115_6;

ld.shared.f64 %fd16, [%rd2+1024];
add.f64 %fd31, %fd31, %fd16;
st.shared.f64 [%rd2], %fd31;

BB115_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB115_8;

ld.shared.f64 %fd17, [%rd2+512];
add.f64 %fd31, %fd31, %fd17;
st.shared.f64 [%rd2], %fd31;

BB115_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB115_10;

ld.volatile.shared.f64 %fd18, [%rd2+256];
add.f64 %fd19, %fd31, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+128];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+64];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+32];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+16];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;
ld.volatile.shared.f64 %fd28, [%rd2+8];
add.f64 %fd29, %fd27, %fd28;
st.volatile.shared.f64 [%rd2], %fd29;

BB115_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB115_12;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd30, [__smem_d];
st.global.f64 [%rd13], %fd30;

BB115_12:
ret;
}

.visible .entry _Z7reduce6IdLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<29>;


ld.param.u64 %rd4, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 9;
mov.f64 %fd28, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB116_1;
bra.uni BB116_2;

BB116_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd10, [%rd6];
add.f64 %fd11, %fd28, %fd10;
add.s32 %r10, %r11, 256;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd12, [%rd8];
add.f64 %fd28, %fd11, %fd12;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB116_1;

BB116_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd28;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB116_4;

ld.shared.f64 %fd13, [%rd2+1024];
add.f64 %fd28, %fd28, %fd13;
st.shared.f64 [%rd2], %fd28;

BB116_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB116_6;

ld.shared.f64 %fd14, [%rd2+512];
add.f64 %fd28, %fd28, %fd14;
st.shared.f64 [%rd2], %fd28;

BB116_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB116_8;

ld.volatile.shared.f64 %fd15, [%rd2+256];
add.f64 %fd16, %fd28, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+128];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+64];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+32];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+16];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;
ld.volatile.shared.f64 %fd25, [%rd2+8];
add.f64 %fd26, %fd24, %fd25;
st.volatile.shared.f64 [%rd2], %fd26;

BB116_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB116_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd27, [__smem_d];
st.global.f64 [%rd13], %fd27;

BB116_10:
ret;
}

.visible .entry _Z7reduce6IdLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 8;
mov.f64 %fd25, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB117_1;
bra.uni BB117_2;

BB117_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd9, %fd25, %fd8;
add.s32 %r10, %r11, 128;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd10, [%rd8];
add.f64 %fd25, %fd9, %fd10;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB117_1;

BB117_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB117_4;

ld.shared.f64 %fd11, [%rd2+512];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB117_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB117_6;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB117_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB117_8;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd13], %fd24;

BB117_8:
ret;
}

.visible .entry _Z7reduce6IdLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<23>;


ld.param.u64 %rd4, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 7;
mov.f64 %fd22, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB118_1;
bra.uni BB118_2;

BB118_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd22, %fd6;
add.s32 %r10, %r11, 64;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd22, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB118_1;

BB118_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB118_4;

ld.volatile.shared.f64 %fd9, [%rd2+256];
add.f64 %fd10, %fd22, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+128];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+64];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+32];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+16];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+8];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;

BB118_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB118_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd21, [__smem_d];
st.global.f64 [%rd13], %fd21;

BB118_6:
ret;
}

.visible .entry _Z7reduce6IdLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<21>;


ld.param.u64 %rd4, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 6;
mov.f64 %fd20, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB119_1;
bra.uni BB119_2;

BB119_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd20, %fd6;
add.s32 %r10, %r11, 32;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd20, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB119_1;

BB119_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB119_4;

ld.volatile.shared.f64 %fd9, [%rd2+128];
add.f64 %fd10, %fd20, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+64];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+32];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+16];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+8];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;

BB119_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB119_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd19, [__smem_d];
st.global.f64 [%rd13], %fd19;

BB119_6:
ret;
}

.visible .entry _Z7reduce6IdLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<19>;


ld.param.u64 %rd4, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 5;
mov.f64 %fd18, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB120_1;
bra.uni BB120_2;

BB120_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd18, %fd6;
add.s32 %r10, %r11, 16;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd18, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB120_1;

BB120_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB120_4;

ld.volatile.shared.f64 %fd9, [%rd2+64];
add.f64 %fd10, %fd18, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+32];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+16];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+8];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;

BB120_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB120_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd17, [__smem_d];
st.global.f64 [%rd13], %fd17;

BB120_6:
ret;
}

.visible .entry _Z7reduce6IdLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<17>;


ld.param.u64 %rd4, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 4;
mov.f64 %fd16, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB121_1;
bra.uni BB121_2;

BB121_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd16, %fd6;
add.s32 %r10, %r11, 8;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd16, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB121_1;

BB121_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB121_4;

ld.volatile.shared.f64 %fd9, [%rd2+32];
add.f64 %fd10, %fd16, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+16];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+8];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;

BB121_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB121_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd15, [__smem_d];
st.global.f64 [%rd13], %fd15;

BB121_6:
ret;
}

.visible .entry _Z7reduce6IdLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<15>;


ld.param.u64 %rd4, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 3;
mov.f64 %fd14, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB122_1;
bra.uni BB122_2;

BB122_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd14, %fd6;
add.s32 %r10, %r11, 4;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd14, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB122_1;

BB122_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB122_4;

ld.volatile.shared.f64 %fd9, [%rd2+16];
add.f64 %fd10, %fd14, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+8];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;

BB122_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB122_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd13, [__smem_d];
st.global.f64 [%rd13], %fd13;

BB122_6:
ret;
}

.visible .entry _Z7reduce6IdLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 2;
mov.f64 %fd12, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB123_1;
bra.uni BB123_2;

BB123_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd12, %fd6;
add.s32 %r10, %r11, 2;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd12, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB123_1;

BB123_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB123_4;

ld.volatile.shared.f64 %fd9, [%rd2+8];
add.f64 %fd10, %fd12, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;

BB123_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB123_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd13], %fd11;

BB123_6:
ret;
}

.visible .entry _Z7reduce6IdLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<11>;


ld.param.u64 %rd3, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 1;
mov.f64 %fd10, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB124_1;
bra.uni BB124_2;

BB124_1:
mul.wide.u32 %rd4, %r11, 8;
add.s64 %rd5, %rd1, %rd4;
ld.global.f64 %fd6, [%rd5];
add.f64 %fd7, %fd10, %fd6;
add.s32 %r10, %r11, 1;
mul.wide.u32 %rd6, %r10, 8;
add.s64 %rd7, %rd1, %rd6;
ld.global.f64 %fd8, [%rd7];
add.f64 %fd10, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB124_1;

BB124_2:
mul.wide.u32 %rd8, %r2, 8;
mov.u64 %rd9, __smem_d;
add.s64 %rd10, %rd9, %rd8;
st.shared.f64 [%rd10], %fd10;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB124_4;

cvta.to.global.u64 %rd11, %rd2;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd9, [__smem_d];
st.global.f64 [%rd13], %fd9;

BB124_4:
ret;
}

.visible .entry _Z7reduce6IdLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<13>;
.reg .s64 %rd<14>;
.reg .f64 %fd<43>;


ld.param.u64 %rd4, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 10;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 10;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB125_2;

mov.f64 %fd40, 0d0000000000000000;
bra.uni BB125_6;

BB125_2:
mov.f64 %fd41, 0d0000000000000000;

BB125_3:
mov.f64 %fd1, %fd41;
mul.wide.u32 %rd5, %r12, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd14, [%rd6];
add.f64 %fd42, %fd1, %fd14;
add.s32 %r5, %r12, 512;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB125_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd15, [%rd8];
add.f64 %fd42, %fd42, %fd15;

BB125_5:
mov.f64 %fd41, %fd42;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f64 %fd40, %fd41;
@%p3 bra BB125_3;

BB125_6:
mov.f64 %fd39, %fd40;
mul.wide.u32 %rd9, %r1, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd39;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB125_8;

ld.shared.f64 %fd16, [%rd2+2048];
add.f64 %fd39, %fd39, %fd16;
st.shared.f64 [%rd2], %fd39;

BB125_8:
mov.f64 %fd38, %fd39;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB125_10;

ld.shared.f64 %fd17, [%rd2+1024];
add.f64 %fd38, %fd38, %fd17;
st.shared.f64 [%rd2], %fd38;

BB125_10:
mov.f64 %fd37, %fd38;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB125_12;

ld.shared.f64 %fd18, [%rd2+512];
add.f64 %fd37, %fd37, %fd18;
st.shared.f64 [%rd2], %fd37;

BB125_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB125_14;

ld.volatile.shared.f64 %fd19, [%rd2+256];
add.f64 %fd20, %fd37, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+128];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+64];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;
ld.volatile.shared.f64 %fd25, [%rd2+32];
add.f64 %fd26, %fd24, %fd25;
st.volatile.shared.f64 [%rd2], %fd26;
ld.volatile.shared.f64 %fd27, [%rd2+16];
add.f64 %fd28, %fd26, %fd27;
st.volatile.shared.f64 [%rd2], %fd28;
ld.volatile.shared.f64 %fd29, [%rd2+8];
add.f64 %fd30, %fd28, %fd29;
st.volatile.shared.f64 [%rd2], %fd30;

BB125_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB125_16;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd31, [__smem_d];
st.global.f64 [%rd13], %fd31;

BB125_16:
ret;
}

.visible .entry _Z7reduce6IdLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<13>;
.reg .s64 %rd<14>;
.reg .f64 %fd<38>;


ld.param.u64 %rd4, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 9;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 9;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB126_2;

mov.f64 %fd35, 0d0000000000000000;
bra.uni BB126_6;

BB126_2:
mov.f64 %fd36, 0d0000000000000000;

BB126_3:
mov.f64 %fd1, %fd36;
mul.wide.u32 %rd5, %r12, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];
add.f64 %fd37, %fd1, %fd12;
add.s32 %r5, %r12, 256;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB126_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd13, [%rd8];
add.f64 %fd37, %fd37, %fd13;

BB126_5:
mov.f64 %fd36, %fd37;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f64 %fd35, %fd36;
@%p3 bra BB126_3;

BB126_6:
mov.f64 %fd34, %fd35;
mul.wide.u32 %rd9, %r1, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd34;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB126_8;

ld.shared.f64 %fd14, [%rd2+1024];
add.f64 %fd34, %fd34, %fd14;
st.shared.f64 [%rd2], %fd34;

BB126_8:
mov.f64 %fd33, %fd34;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB126_10;

ld.shared.f64 %fd15, [%rd2+512];
add.f64 %fd33, %fd33, %fd15;
st.shared.f64 [%rd2], %fd33;

BB126_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB126_12;

ld.volatile.shared.f64 %fd16, [%rd2+256];
add.f64 %fd17, %fd33, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+128];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+64];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+32];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+16];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+8];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;

BB126_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB126_14;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd28, [__smem_d];
st.global.f64 [%rd13], %fd28;

BB126_14:
ret;
}

.visible .entry _Z7reduce6IdLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<33>;


ld.param.u64 %rd4, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 8;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB127_2;

mov.f64 %fd30, 0d0000000000000000;
bra.uni BB127_6;

BB127_2:
mov.f64 %fd31, 0d0000000000000000;

BB127_3:
mov.f64 %fd1, %fd31;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd10, [%rd6];
add.f64 %fd32, %fd1, %fd10;
add.s32 %r6, %r11, 128;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB127_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd11, [%rd8];
add.f64 %fd32, %fd32, %fd11;

BB127_5:
mov.f64 %fd31, %fd32;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd30, %fd31;
@%p3 bra BB127_3;

BB127_6:
mov.f64 %fd29, %fd30;
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd29;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB127_8;

ld.shared.f64 %fd12, [%rd2+512];
add.f64 %fd29, %fd29, %fd12;
st.shared.f64 [%rd2], %fd29;

BB127_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB127_10;

ld.volatile.shared.f64 %fd13, [%rd2+256];
add.f64 %fd14, %fd29, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+128];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+64];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+32];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+16];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+8];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;

BB127_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB127_12;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd25, [__smem_d];
st.global.f64 [%rd13], %fd25;

BB127_12:
ret;
}

.visible .entry _Z7reduce6IdLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<28>;


ld.param.u64 %rd4, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 7;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB128_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB128_6;

BB128_2:
mov.f64 %fd26, 0d0000000000000000;

BB128_3:
mov.f64 %fd1, %fd26;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd27, %fd1, %fd8;
add.s32 %r6, %r11, 64;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB128_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd27, %fd27, %fd9;

BB128_5:
mov.f64 %fd26, %fd27;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd25, %fd26;
@%p3 bra BB128_3;

BB128_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB128_8;

ld.volatile.shared.f64 %fd10, [%rd2+256];
add.f64 %fd11, %fd25, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB128_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB128_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd13], %fd22;

BB128_10:
ret;
}

.visible .entry _Z7reduce6IdLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 6;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB129_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB129_6;

BB129_2:
mov.f64 %fd24, 0d0000000000000000;

BB129_3:
mov.f64 %fd1, %fd24;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd25, %fd1, %fd8;
add.s32 %r6, %r11, 32;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB129_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd25, %fd25, %fd9;

BB129_5:
mov.f64 %fd24, %fd25;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd23, %fd24;
@%p3 bra BB129_3;

BB129_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB129_8;

ld.volatile.shared.f64 %fd10, [%rd2+128];
add.f64 %fd11, %fd23, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+64];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+32];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+16];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+8];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;

BB129_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB129_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd20, [__smem_d];
st.global.f64 [%rd13], %fd20;

BB129_10:
ret;
}

.visible .entry _Z7reduce6IdLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 5;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB130_2;

mov.f64 %fd21, 0d0000000000000000;
bra.uni BB130_6;

BB130_2:
mov.f64 %fd22, 0d0000000000000000;

BB130_3:
mov.f64 %fd1, %fd22;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd23, %fd1, %fd8;
add.s32 %r6, %r11, 16;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB130_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd23, %fd23, %fd9;

BB130_5:
mov.f64 %fd22, %fd23;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd21, %fd22;
@%p3 bra BB130_3;

BB130_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd21;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB130_8;

ld.volatile.shared.f64 %fd10, [%rd2+64];
add.f64 %fd11, %fd21, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+32];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+16];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+8];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;

BB130_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB130_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd18, [__smem_d];
st.global.f64 [%rd13], %fd18;

BB130_10:
ret;
}

.visible .entry _Z7reduce6IdLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<22>;


ld.param.u64 %rd4, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 4;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB131_2;

mov.f64 %fd19, 0d0000000000000000;
bra.uni BB131_6;

BB131_2:
mov.f64 %fd20, 0d0000000000000000;

BB131_3:
mov.f64 %fd1, %fd20;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd21, %fd1, %fd8;
add.s32 %r6, %r11, 8;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB131_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd21, %fd21, %fd9;

BB131_5:
mov.f64 %fd20, %fd21;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd19, %fd20;
@%p3 bra BB131_3;

BB131_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd19;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB131_8;

ld.volatile.shared.f64 %fd10, [%rd2+32];
add.f64 %fd11, %fd19, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+16];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+8];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;

BB131_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB131_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd16, [__smem_d];
st.global.f64 [%rd13], %fd16;

BB131_10:
ret;
}

.visible .entry _Z7reduce6IdLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<20>;


ld.param.u64 %rd4, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 3;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB132_2;

mov.f64 %fd17, 0d0000000000000000;
bra.uni BB132_6;

BB132_2:
mov.f64 %fd18, 0d0000000000000000;

BB132_3:
mov.f64 %fd1, %fd18;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd19, %fd1, %fd8;
add.s32 %r6, %r11, 4;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB132_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd19, %fd19, %fd9;

BB132_5:
mov.f64 %fd18, %fd19;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd17, %fd18;
@%p3 bra BB132_3;

BB132_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd17;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB132_8;

ld.volatile.shared.f64 %fd10, [%rd2+16];
add.f64 %fd11, %fd17, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+8];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;

BB132_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB132_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd14, [__smem_d];
st.global.f64 [%rd13], %fd14;

BB132_10:
ret;
}

.visible .entry _Z7reduce6IdLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<18>;


ld.param.u64 %rd4, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 2;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB133_2;

mov.f64 %fd15, 0d0000000000000000;
bra.uni BB133_6;

BB133_2:
mov.f64 %fd16, 0d0000000000000000;

BB133_3:
mov.f64 %fd1, %fd16;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd17, %fd1, %fd8;
add.s32 %r6, %r11, 2;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB133_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd17, %fd17, %fd9;

BB133_5:
mov.f64 %fd16, %fd17;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd15, %fd16;
@%p3 bra BB133_3;

BB133_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd15;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB133_8;

ld.volatile.shared.f64 %fd10, [%rd2+8];
add.f64 %fd11, %fd15, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;

BB133_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB133_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd12, [__smem_d];
st.global.f64 [%rd13], %fd12;

BB133_10:
ret;
}

.visible .entry _Z7reduce6IdLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<16>;


ld.param.u64 %rd3, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 1;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB134_2;

mov.f64 %fd13, 0d0000000000000000;
bra.uni BB134_6;

BB134_2:
mov.f64 %fd14, 0d0000000000000000;

BB134_3:
mov.f64 %fd1, %fd14;
mul.wide.u32 %rd4, %r11, 8;
add.s64 %rd5, %rd1, %rd4;
ld.global.f64 %fd8, [%rd5];
add.f64 %fd15, %fd1, %fd8;
add.s32 %r6, %r11, 1;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB134_5;

mul.wide.u32 %rd6, %r6, 8;
add.s64 %rd7, %rd1, %rd6;
ld.global.f64 %fd9, [%rd7];
add.f64 %fd15, %fd15, %fd9;

BB134_5:
mov.f64 %fd14, %fd15;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd13, %fd14;
@%p3 bra BB134_3;

BB134_6:
mul.wide.u32 %rd8, %r2, 8;
mov.u64 %rd9, __smem_d;
add.s64 %rd10, %rd9, %rd8;
st.shared.f64 [%rd10], %fd13;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB134_8;

cvta.to.global.u64 %rd11, %rd2;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd10, [__smem_d];
st.global.f64 [%rd13], %fd10;

BB134_8:
ret;
}



Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = reduction_kernel.cu

Fatbin ptx code:
================
arch = sm_30
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = reduction_kernel.cu






.version 4.0
.target sm_30
.address_size 64

.extern .shared .align 8 .b8 __smem_d[];
.extern .shared .align 4 .b8 __smem[];

.visible .entry _Z7reduce0IiEvPT_S1_j(
.param .u64 _Z7reduce0IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<20>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce0IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IiEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce0IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB0_2;

mov.u32 %r18, 0;
bra.uni BB0_3;

BB0_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r18, [%rd6];

BB0_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.u32 [%rd1], %r18;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB0_8;

mov.u32 %r19, 1;

BB0_5:
mov.u32 %r7, %r19;
shl.b32 %r19, %r7, 1;
rem.u32 %r12, %r3, %r19;
setp.ne.s32	%p3, %r12, 0;
@%p3 bra BB0_7;

add.s32 %r13, %r7, %r3;
mul.wide.u32 %rd9, %r13, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r14, [%rd1];
ld.shared.u32 %r15, [%rd11];
add.s32 %r16, %r14, %r15;
st.shared.u32 [%rd1], %r16;

BB0_7:
bar.sync 0;
setp.lt.u32	%p4, %r19, %r1;
@%p4 bra BB0_5;

BB0_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB0_10;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r17;

BB0_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIiEcvPiEv(
.param .b64 _ZN12SharedMemoryIiEcvPiEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IiEvPT_S1_j(
.param .u64 _Z7reduce1IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<20>;
.reg .s64 %rd<17>;


ld.param.u64 %rd1, [_Z7reduce1IiEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IiEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce1IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r10;
@%p1 bra BB2_2;

mov.u32 %r18, 0;
bra.uni BB2_3;

BB2_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.u32 %r18, [%rd5];

BB2_3:
mul.wide.u32 %rd6, %r3, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.u32 [%rd8], %r18;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB2_8;

mov.u32 %r19, 1;

BB2_5:
mov.u32 %r7, %r19;
shl.b32 %r19, %r7, 1;
mul.lo.s32 %r9, %r19, %r3;
setp.ge.u32	%p3, %r9, %r1;
@%p3 bra BB2_7;

add.s32 %r13, %r9, %r7;
mul.wide.u32 %rd9, %r13, 4;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r9, 4;
add.s64 %rd13, %rd7, %rd12;
ld.shared.u32 %r14, [%rd13];
ld.shared.u32 %r15, [%rd11];
add.s32 %r16, %r14, %r15;
st.shared.u32 [%rd13], %r16;

BB2_7:
bar.sync 0;
setp.lt.u32	%p4, %r19, %r1;
@%p4 bra BB2_5;

BB2_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB2_10;

cvta.to.global.u64 %rd14, %rd2;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd15, %r2, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.u32 [%rd16], %r17;

BB2_10:
ret;
}

.visible .entry _Z7reduce2IiEvPT_S1_j(
.param .u64 _Z7reduce2IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IiEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<19>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce2IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IiEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce2IiEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r10;
@%p1 bra BB3_2;

mov.u32 %r17, 0;
bra.uni BB3_3;

BB3_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.u32 %r17, [%rd6];

BB3_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.u32 [%rd1], %r17;
bar.sync 0;
shr.u32 %r18, %r1, 1;
setp.eq.s32	%p2, %r18, 0;
@%p2 bra BB3_7;

BB3_4:
setp.ge.u32	%p3, %r3, %r18;
@%p3 bra BB3_6;

add.s32 %r12, %r18, %r3;
mul.wide.u32 %rd9, %r12, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r13, [%rd1];
ld.shared.u32 %r14, [%rd11];
add.s32 %r15, %r13, %r14;
st.shared.u32 [%rd1], %r15;

BB3_6:
bar.sync 0;
shr.u32 %r18, %r18, 1;
setp.ne.s32	%p4, %r18, 0;
@%p4 bra BB3_4;

BB3_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB3_9;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r16, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r16;

BB3_9:
ret;
}

.visible .entry _Z7reduce3IiEvPT_S1_j(
.param .u64 _Z7reduce3IiEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IiEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IiEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<25>;
.reg .s64 %rd<17>;


ld.param.u64 %rd4, [_Z7reduce3IiEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IiEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce3IiEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r17, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r17, %r2, %r3;
setp.lt.u32	%p1, %r4, %r16;
@%p1 bra BB4_2;

mov.u32 %r24, 0;
bra.uni BB4_3;

BB4_2:
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r24, [%rd6];

BB4_3:
add.s32 %r7, %r4, %r2;
setp.ge.u32	%p2, %r7, %r16;
@%p2 bra BB4_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r24, %r19, %r24;

BB4_5:
mul.wide.u32 %rd9, %r3, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r24;
bar.sync 0;
shr.u32 %r23, %r2, 1;
setp.eq.s32	%p3, %r23, 0;
@%p3 bra BB4_9;

BB4_6:
setp.ge.u32	%p4, %r3, %r23;
@%p4 bra BB4_8;

add.s32 %r20, %r23, %r3;
mul.wide.u32 %rd11, %r20, 4;
add.s64 %rd13, %rd10, %rd11;
ld.shared.u32 %r21, [%rd13];
add.s32 %r24, %r21, %r24;
st.shared.u32 [%rd2], %r24;

BB4_8:
bar.sync 0;
shr.u32 %r23, %r23, 1;
setp.ne.s32	%p5, %r23, 0;
@%p5 bra BB4_6;

BB4_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB4_11;

cvta.to.global.u64 %rd14, %rd3;
ld.shared.u32 %r22, [__smem];
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.u32 [%rd16], %r22;

BB4_11:
ret;
}

.visible .entry _Z7reduce4IiLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj512EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB5_2;

mov.u32 %r36, 0;
bra.uni BB5_3;

BB5_2:
ld.global.u32 %r36, [%rd1];

BB5_3:
add.s32 %r18, %r4, 512;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB5_5;

ld.global.u32 %r19, [%rd1+2048];
add.s32 %r36, %r19, %r36;

BB5_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB5_9;

BB5_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB5_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB5_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB5_6;

BB5_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB5_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB5_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB5_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB5_13:
ret;
}

.visible .entry _Z7reduce4IiLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj256EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB6_2;

mov.u32 %r36, 0;
bra.uni BB6_3;

BB6_2:
ld.global.u32 %r36, [%rd1];

BB6_3:
add.s32 %r18, %r4, 256;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB6_5;

ld.global.u32 %r19, [%rd1+1024];
add.s32 %r36, %r19, %r36;

BB6_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB6_9;

BB6_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB6_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB6_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB6_6;

BB6_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB6_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB6_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB6_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB6_13:
ret;
}

.visible .entry _Z7reduce4IiLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj128EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB7_2;

mov.u32 %r36, 0;
bra.uni BB7_3;

BB7_2:
ld.global.u32 %r36, [%rd1];

BB7_3:
add.s32 %r18, %r4, 128;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB7_5;

ld.global.u32 %r19, [%rd1+512];
add.s32 %r36, %r19, %r36;

BB7_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB7_9;

BB7_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB7_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB7_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB7_6;

BB7_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB7_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB7_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB7_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB7_13:
ret;
}

.visible .entry _Z7reduce4IiLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<37>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj64EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r35, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r35, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB8_2;

mov.u32 %r36, 0;
bra.uni BB8_3;

BB8_2:
ld.global.u32 %r36, [%rd1];

BB8_3:
add.s32 %r18, %r4, 64;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB8_5;

ld.global.u32 %r19, [%rd1+256];
add.s32 %r36, %r19, %r36;

BB8_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.lt.u32	%p3, %r35, 66;
@%p3 bra BB8_9;

BB8_6:
mov.u32 %r9, %r35;
shr.u32 %r35, %r9, 1;
setp.ge.u32	%p4, %r3, %r35;
@%p4 bra BB8_8;

add.s32 %r20, %r35, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB8_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB8_6;

BB8_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB8_11;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB8_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB8_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r34;

BB8_13:
ret;
}

.visible .entry _Z7reduce4IiLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<35>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj32EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r33, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r33, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB9_2;

mov.u32 %r34, 0;
bra.uni BB9_3;

BB9_2:
ld.global.u32 %r34, [%rd1];

BB9_3:
add.s32 %r18, %r4, 32;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB9_5;

ld.global.u32 %r19, [%rd1+128];
add.s32 %r34, %r19, %r34;

BB9_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r34;
bar.sync 0;
setp.lt.u32	%p3, %r33, 66;
@%p3 bra BB9_9;

BB9_6:
mov.u32 %r9, %r33;
shr.u32 %r33, %r9, 1;
setp.ge.u32	%p4, %r3, %r33;
@%p4 bra BB9_8;

add.s32 %r20, %r33, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r34, %r21, %r34;
st.shared.u32 [%rd2], %r34;

BB9_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB9_6;

BB9_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB9_11;

ld.volatile.shared.u32 %r22, [%rd2+64];
add.s32 %r23, %r22, %r34;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+32];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+16];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+8];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+4];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;

BB9_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB9_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r32, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r32;

BB9_13:
ret;
}

.visible .entry _Z7reduce4IiLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<33>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj16EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r31, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r31, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB10_2;

mov.u32 %r32, 0;
bra.uni BB10_3;

BB10_2:
ld.global.u32 %r32, [%rd1];

BB10_3:
add.s32 %r18, %r4, 16;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB10_5;

ld.global.u32 %r19, [%rd1+64];
add.s32 %r32, %r19, %r32;

BB10_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.lt.u32	%p3, %r31, 66;
@%p3 bra BB10_9;

BB10_6:
mov.u32 %r9, %r31;
shr.u32 %r31, %r9, 1;
setp.ge.u32	%p4, %r3, %r31;
@%p4 bra BB10_8;

add.s32 %r20, %r31, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r32, %r21, %r32;
st.shared.u32 [%rd2], %r32;

BB10_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB10_6;

BB10_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB10_11;

ld.volatile.shared.u32 %r22, [%rd2+32];
add.s32 %r23, %r22, %r32;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+16];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+8];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+4];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;

BB10_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB10_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r30, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r30;

BB10_13:
ret;
}

.visible .entry _Z7reduce4IiLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<31>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj8EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r29, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r29, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB11_2;

mov.u32 %r30, 0;
bra.uni BB11_3;

BB11_2:
ld.global.u32 %r30, [%rd1];

BB11_3:
add.s32 %r18, %r4, 8;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB11_5;

ld.global.u32 %r19, [%rd1+32];
add.s32 %r30, %r19, %r30;

BB11_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r30;
bar.sync 0;
setp.lt.u32	%p3, %r29, 66;
@%p3 bra BB11_9;

BB11_6:
mov.u32 %r9, %r29;
shr.u32 %r29, %r9, 1;
setp.ge.u32	%p4, %r3, %r29;
@%p4 bra BB11_8;

add.s32 %r20, %r29, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r30, %r21, %r30;
st.shared.u32 [%rd2], %r30;

BB11_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB11_6;

BB11_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB11_11;

ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r22, %r30;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB11_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB11_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r28;

BB11_13:
ret;
}

.visible .entry _Z7reduce4IiLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<29>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj4EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r27, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r27, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB12_2;

mov.u32 %r28, 0;
bra.uni BB12_3;

BB12_2:
ld.global.u32 %r28, [%rd1];

BB12_3:
add.s32 %r18, %r4, 4;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB12_5;

ld.global.u32 %r19, [%rd1+16];
add.s32 %r28, %r19, %r28;

BB12_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r28;
bar.sync 0;
setp.lt.u32	%p3, %r27, 66;
@%p3 bra BB12_9;

BB12_6:
mov.u32 %r9, %r27;
shr.u32 %r27, %r9, 1;
setp.ge.u32	%p4, %r3, %r27;
@%p4 bra BB12_8;

add.s32 %r20, %r27, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r28, %r21, %r28;
st.shared.u32 [%rd2], %r28;

BB12_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB12_6;

BB12_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB12_11;

ld.volatile.shared.u32 %r22, [%rd2+8];
add.s32 %r23, %r22, %r28;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+4];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;

BB12_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB12_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r26, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r26;

BB12_13:
ret;
}

.visible .entry _Z7reduce4IiLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<27>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj2EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce4IiLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 1;
mov.u32 %r25, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r16, %r25, %r3;
setp.lt.u32	%p1, %r4, %r15;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB13_2;

mov.u32 %r26, 0;
bra.uni BB13_3;

BB13_2:
ld.global.u32 %r26, [%rd1];

BB13_3:
add.s32 %r18, %r4, 2;
setp.ge.u32	%p2, %r18, %r15;
@%p2 bra BB13_5;

ld.global.u32 %r19, [%rd1+8];
add.s32 %r26, %r19, %r26;

BB13_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.lt.u32	%p3, %r25, 66;
@%p3 bra BB13_9;

BB13_6:
mov.u32 %r9, %r25;
shr.u32 %r25, %r9, 1;
setp.ge.u32	%p4, %r3, %r25;
@%p4 bra BB13_8;

add.s32 %r20, %r25, %r3;
mul.wide.u32 %rd9, %r20, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r21, [%rd11];
add.s32 %r26, %r21, %r26;
st.shared.u32 [%rd2], %r26;

BB13_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB13_6;

BB13_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB13_11;

ld.volatile.shared.u32 %r22, [%rd2+4];
add.s32 %r23, %r22, %r26;
st.volatile.shared.u32 [%rd2], %r23;

BB13_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB13_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r24;

BB13_13:
ret;
}

.visible .entry _Z7reduce4IiLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IiLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IiLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IiLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<24>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IiLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IiLj1EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce4IiLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 1;
mov.u32 %r22, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r15, %r22, %r3;
setp.lt.u32	%p1, %r4, %r14;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB14_2;

mov.u32 %r23, 0;
bra.uni BB14_3;

BB14_2:
ld.global.u32 %r23, [%rd1];

BB14_3:
add.s32 %r17, %r4, 1;
setp.ge.u32	%p2, %r17, %r14;
@%p2 bra BB14_5;

ld.global.u32 %r18, [%rd1+4];
add.s32 %r23, %r18, %r23;

BB14_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r23;
bar.sync 0;
setp.lt.u32	%p3, %r22, 66;
@%p3 bra BB14_9;

BB14_6:
mov.u32 %r9, %r22;
shr.u32 %r22, %r9, 1;
setp.ge.u32	%p4, %r3, %r22;
@%p4 bra BB14_8;

add.s32 %r19, %r22, %r3;
mul.wide.u32 %rd9, %r19, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.u32 %r20, [%rd11];
add.s32 %r23, %r20, %r23;
st.shared.u32 [%rd2], %r23;

BB14_8:
bar.sync 0;
setp.gt.u32	%p5, %r9, 131;
@%p5 bra BB14_6;

BB14_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB14_11;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.u32 [%rd14], %r21;

BB14_11:
ret;
}

.visible .entry _Z7reduce5IiLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<36>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj512EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce5IiLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r15, %r2;
setp.lt.u32	%p1, %r3, %r14;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB15_2;

mov.u32 %r35, 0;
bra.uni BB15_3;

BB15_2:
ld.global.u32 %r35, [%rd1];

BB15_3:
add.s32 %r17, %r3, 512;
setp.ge.u32	%p2, %r17, %r14;
@%p2 bra BB15_5;

ld.global.u32 %r18, [%rd1+2048];
add.s32 %r35, %r18, %r35;

BB15_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r35;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB15_7;

ld.shared.u32 %r19, [%rd2+1024];
add.s32 %r35, %r19, %r35;
st.shared.u32 [%rd2], %r35;

BB15_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB15_9;

ld.shared.u32 %r20, [%rd2+512];
add.s32 %r35, %r20, %r35;
st.shared.u32 [%rd2], %r35;

BB15_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB15_11;

ld.shared.u32 %r21, [%rd2+256];
add.s32 %r35, %r21, %r35;
st.shared.u32 [%rd2], %r35;

BB15_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB15_13;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r35;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB15_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB15_15;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r34;

BB15_15:
ret;
}

.visible .entry _Z7reduce5IiLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<33>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj256EEvPT_S1_j_param_1];
ld.param.u32 %r12, [_Z7reduce5IiLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r13, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r13, %r2;
setp.lt.u32	%p1, %r3, %r12;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB16_2;

mov.u32 %r32, 0;
bra.uni BB16_3;

BB16_2:
ld.global.u32 %r32, [%rd1];

BB16_3:
add.s32 %r15, %r3, 256;
setp.ge.u32	%p2, %r15, %r12;
@%p2 bra BB16_5;

ld.global.u32 %r16, [%rd1+1024];
add.s32 %r32, %r16, %r32;

BB16_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB16_7;

ld.shared.u32 %r17, [%rd2+512];
add.s32 %r32, %r17, %r32;
st.shared.u32 [%rd2], %r32;

BB16_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB16_9;

ld.shared.u32 %r18, [%rd2+256];
add.s32 %r32, %r18, %r32;
st.shared.u32 [%rd2], %r32;

BB16_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB16_11;

ld.volatile.shared.u32 %r19, [%rd2+128];
add.s32 %r20, %r19, %r32;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+64];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+32];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+16];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+8];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+4];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;

BB16_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB16_13;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r31, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r31;

BB16_13:
ret;
}

.visible .entry _Z7reduce5IiLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<30>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj128EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce5IiLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r11, %r2;
setp.lt.u32	%p1, %r3, %r10;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB17_2;

mov.u32 %r29, 0;
bra.uni BB17_3;

BB17_2:
ld.global.u32 %r29, [%rd1];

BB17_3:
add.s32 %r13, %r3, 128;
setp.ge.u32	%p2, %r13, %r10;
@%p2 bra BB17_5;

ld.global.u32 %r14, [%rd1+512];
add.s32 %r29, %r14, %r29;

BB17_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB17_7;

ld.shared.u32 %r15, [%rd2+256];
add.s32 %r29, %r15, %r29;
st.shared.u32 [%rd2], %r29;

BB17_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB17_9;

ld.volatile.shared.u32 %r16, [%rd2+128];
add.s32 %r17, %r16, %r29;
st.volatile.shared.u32 [%rd2], %r17;
ld.volatile.shared.u32 %r18, [%rd2+64];
add.s32 %r19, %r17, %r18;
st.volatile.shared.u32 [%rd2], %r19;
ld.volatile.shared.u32 %r20, [%rd2+32];
add.s32 %r21, %r19, %r20;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB17_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB17_11;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r28;

BB17_11:
ret;
}

.visible .entry _Z7reduce5IiLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<27>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj64EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB18_2;

mov.u32 %r26, 0;
bra.uni BB18_3;

BB18_2:
ld.global.u32 %r26, [%rd1];

BB18_3:
add.s32 %r11, %r3, 64;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB18_5;

ld.global.u32 %r12, [%rd1+256];
add.s32 %r26, %r12, %r26;

BB18_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB18_7;

ld.volatile.shared.u32 %r13, [%rd2+128];
add.s32 %r14, %r13, %r26;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+64];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+32];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+16];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+8];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+4];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;

BB18_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB18_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r25, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r25;

BB18_9:
ret;
}

.visible .entry _Z7reduce5IiLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<25>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj32EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB19_2;

mov.u32 %r24, 0;
bra.uni BB19_3;

BB19_2:
ld.global.u32 %r24, [%rd1];

BB19_3:
add.s32 %r11, %r3, 32;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB19_5;

ld.global.u32 %r12, [%rd1+128];
add.s32 %r24, %r12, %r24;

BB19_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r24;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB19_7;

ld.volatile.shared.u32 %r13, [%rd2+64];
add.s32 %r14, %r13, %r24;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+32];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+16];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+8];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+4];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;

BB19_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB19_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r23, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r23;

BB19_9:
ret;
}

.visible .entry _Z7reduce5IiLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<23>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj16EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB20_2;

mov.u32 %r22, 0;
bra.uni BB20_3;

BB20_2:
ld.global.u32 %r22, [%rd1];

BB20_3:
add.s32 %r11, %r3, 16;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB20_5;

ld.global.u32 %r12, [%rd1+64];
add.s32 %r22, %r12, %r22;

BB20_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB20_7;

ld.volatile.shared.u32 %r13, [%rd2+32];
add.s32 %r14, %r13, %r22;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+16];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+8];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;
ld.volatile.shared.u32 %r19, [%rd2+4];
add.s32 %r20, %r18, %r19;
st.volatile.shared.u32 [%rd2], %r20;

BB20_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB20_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r21;

BB20_9:
ret;
}

.visible .entry _Z7reduce5IiLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<21>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj8EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB21_2;

mov.u32 %r20, 0;
bra.uni BB21_3;

BB21_2:
ld.global.u32 %r20, [%rd1];

BB21_3:
add.s32 %r11, %r3, 8;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB21_5;

ld.global.u32 %r12, [%rd1+32];
add.s32 %r20, %r12, %r20;

BB21_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB21_7;

ld.volatile.shared.u32 %r13, [%rd2+16];
add.s32 %r14, %r13, %r20;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+8];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;
ld.volatile.shared.u32 %r17, [%rd2+4];
add.s32 %r18, %r16, %r17;
st.volatile.shared.u32 [%rd2], %r18;

BB21_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB21_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r19, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r19;

BB21_9:
ret;
}

.visible .entry _Z7reduce5IiLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<19>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj4EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB22_2;

mov.u32 %r18, 0;
bra.uni BB22_3;

BB22_2:
ld.global.u32 %r18, [%rd1];

BB22_3:
add.s32 %r11, %r3, 4;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB22_5;

ld.global.u32 %r12, [%rd1+16];
add.s32 %r18, %r12, %r18;

BB22_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB22_7;

ld.volatile.shared.u32 %r13, [%rd2+8];
add.s32 %r14, %r13, %r18;
st.volatile.shared.u32 [%rd2], %r14;
ld.volatile.shared.u32 %r15, [%rd2+4];
add.s32 %r16, %r14, %r15;
st.volatile.shared.u32 [%rd2], %r16;

BB22_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB22_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r17, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r17;

BB22_9:
ret;
}

.visible .entry _Z7reduce5IiLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<17>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IiLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IiLj2EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB23_2;

mov.u32 %r16, 0;
bra.uni BB23_3;

BB23_2:
ld.global.u32 %r16, [%rd1];

BB23_3:
add.s32 %r11, %r3, 2;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB23_5;

ld.global.u32 %r12, [%rd1+8];
add.s32 %r16, %r12, %r16;

BB23_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.u32 [%rd2], %r16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB23_7;

ld.volatile.shared.u32 %r13, [%rd2+4];
add.s32 %r14, %r13, %r16;
st.volatile.shared.u32 [%rd2], %r14;

BB23_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB23_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.u32 %r15, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r15;

BB23_9:
ret;
}

.visible .entry _Z7reduce5IiLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IiLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IiLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IiLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<15>;
.reg .s64 %rd<12>;


ld.param.u64 %rd3, [_Z7reduce5IiLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IiLj1EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce5IiLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r9, %r2;
setp.lt.u32	%p1, %r3, %r8;
cvta.to.global.u64 %rd4, %rd3;
mul.wide.u32 %rd5, %r3, 4;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB24_2;

mov.u32 %r14, 0;
bra.uni BB24_3;

BB24_2:
ld.global.u32 %r14, [%rd1];

BB24_3:
add.s32 %r11, %r3, 1;
setp.ge.u32	%p2, %r11, %r8;
@%p2 bra BB24_5;

ld.global.u32 %r12, [%rd1+4];
add.s32 %r14, %r12, %r14;

BB24_5:
mul.wide.u32 %rd6, %r2, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.u32 [%rd8], %r14;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB24_7;

cvta.to.global.u64 %rd9, %rd2;
ld.shared.u32 %r13, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.u32 [%rd11], %r13;

BB24_7:
ret;
}

.visible .entry _Z7reduce6IiLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<43>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce6IiLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r17, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r41, %r17, %r2;
mov.u32 %r18, %nctaid.x;
shl.b32 %r4, %r18, 10;
mov.u32 %r42, 0;
setp.lt.u32	%p1, %r41, %r16;
@%p1 bra BB25_1;
bra.uni BB25_2;

BB25_1:
mul.wide.u32 %rd5, %r41, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r21, %r41, 512;
mul.wide.u32 %rd7, %r21, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r22, [%rd6];
add.s32 %r23, %r22, %r42;
ld.global.u32 %r24, [%rd8];
add.s32 %r42, %r23, %r24;
add.s32 %r41, %r41, %r4;
setp.lt.u32	%p2, %r41, %r16;
@%p2 bra BB25_1;

BB25_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r42;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB25_4;

ld.shared.u32 %r25, [%rd2+1024];
add.s32 %r42, %r25, %r42;
st.shared.u32 [%rd2], %r42;

BB25_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB25_6;

ld.shared.u32 %r26, [%rd2+512];
add.s32 %r42, %r26, %r42;
st.shared.u32 [%rd2], %r42;

BB25_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB25_8;

ld.shared.u32 %r27, [%rd2+256];
add.s32 %r42, %r27, %r42;
st.shared.u32 [%rd2], %r42;

BB25_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB25_10;

ld.volatile.shared.u32 %r28, [%rd2+128];
add.s32 %r29, %r28, %r42;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+64];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+32];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;
ld.volatile.shared.u32 %r34, [%rd2+16];
add.s32 %r35, %r33, %r34;
st.volatile.shared.u32 [%rd2], %r35;
ld.volatile.shared.u32 %r36, [%rd2+8];
add.s32 %r37, %r35, %r36;
st.volatile.shared.u32 [%rd2], %r37;
ld.volatile.shared.u32 %r38, [%rd2+4];
add.s32 %r39, %r37, %r38;
st.volatile.shared.u32 [%rd2], %r39;

BB25_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB25_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r40, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r40;

BB25_12:
ret;
}

.visible .entry _Z7reduce6IiLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<40>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r14, [_Z7reduce6IiLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r15, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r38, %r15, %r2;
mov.u32 %r16, %nctaid.x;
shl.b32 %r4, %r16, 9;
mov.u32 %r39, 0;
setp.lt.u32	%p1, %r38, %r14;
@%p1 bra BB26_1;
bra.uni BB26_2;

BB26_1:
mul.wide.u32 %rd5, %r38, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r19, %r38, 256;
mul.wide.u32 %rd7, %r19, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r20, [%rd6];
add.s32 %r21, %r20, %r39;
ld.global.u32 %r22, [%rd8];
add.s32 %r39, %r21, %r22;
add.s32 %r38, %r38, %r4;
setp.lt.u32	%p2, %r38, %r14;
@%p2 bra BB26_1;

BB26_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r39;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB26_4;

ld.shared.u32 %r23, [%rd2+512];
add.s32 %r39, %r23, %r39;
st.shared.u32 [%rd2], %r39;

BB26_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB26_6;

ld.shared.u32 %r24, [%rd2+256];
add.s32 %r39, %r24, %r39;
st.shared.u32 [%rd2], %r39;

BB26_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB26_8;

ld.volatile.shared.u32 %r25, [%rd2+128];
add.s32 %r26, %r25, %r39;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+64];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+32];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+16];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+8];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;
ld.volatile.shared.u32 %r35, [%rd2+4];
add.s32 %r36, %r34, %r35;
st.volatile.shared.u32 [%rd2], %r36;

BB26_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB26_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r37, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r37;

BB26_10:
ret;
}

.visible .entry _Z7reduce6IiLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<37>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r12, [_Z7reduce6IiLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r13, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r35, %r13, %r2;
mov.u32 %r14, %nctaid.x;
shl.b32 %r4, %r14, 8;
mov.u32 %r36, 0;
setp.lt.u32	%p1, %r35, %r12;
@%p1 bra BB27_1;
bra.uni BB27_2;

BB27_1:
mul.wide.u32 %rd5, %r35, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r17, %r35, 128;
mul.wide.u32 %rd7, %r17, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r18, [%rd6];
add.s32 %r19, %r18, %r36;
ld.global.u32 %r20, [%rd8];
add.s32 %r36, %r19, %r20;
add.s32 %r35, %r35, %r4;
setp.lt.u32	%p2, %r35, %r12;
@%p2 bra BB27_1;

BB27_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB27_4;

ld.shared.u32 %r21, [%rd2+256];
add.s32 %r36, %r21, %r36;
st.shared.u32 [%rd2], %r36;

BB27_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB27_6;

ld.volatile.shared.u32 %r22, [%rd2+128];
add.s32 %r23, %r22, %r36;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+64];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+32];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+16];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+8];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+4];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;

BB27_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB27_8;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r34, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r34;

BB27_8:
ret;
}

.visible .entry _Z7reduce6IiLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<34>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r32, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 7;
mov.u32 %r33, 0;
setp.lt.u32	%p1, %r32, %r10;
@%p1 bra BB28_1;
bra.uni BB28_2;

BB28_1:
mul.wide.u32 %rd5, %r32, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r32, 64;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r33;
ld.global.u32 %r18, [%rd8];
add.s32 %r33, %r17, %r18;
add.s32 %r32, %r32, %r4;
setp.lt.u32	%p2, %r32, %r10;
@%p2 bra BB28_1;

BB28_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r33;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB28_4;

ld.volatile.shared.u32 %r19, [%rd2+128];
add.s32 %r20, %r19, %r33;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+64];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+32];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+16];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+8];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+4];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;

BB28_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB28_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r31, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r31;

BB28_6:
ret;
}

.visible .entry _Z7reduce6IiLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<32>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r30, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 6;
mov.u32 %r31, 0;
setp.lt.u32	%p1, %r30, %r10;
@%p1 bra BB29_1;
bra.uni BB29_2;

BB29_1:
mul.wide.u32 %rd5, %r30, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r30, 32;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r31;
ld.global.u32 %r18, [%rd8];
add.s32 %r31, %r17, %r18;
add.s32 %r30, %r30, %r4;
setp.lt.u32	%p2, %r30, %r10;
@%p2 bra BB29_1;

BB29_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB29_4;

ld.volatile.shared.u32 %r19, [%rd2+64];
add.s32 %r20, %r19, %r31;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+32];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+16];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+8];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+4];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;

BB29_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB29_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r29, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r29;

BB29_6:
ret;
}

.visible .entry _Z7reduce6IiLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<30>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r28, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 5;
mov.u32 %r29, 0;
setp.lt.u32	%p1, %r28, %r10;
@%p1 bra BB30_1;
bra.uni BB30_2;

BB30_1:
mul.wide.u32 %rd5, %r28, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r28, 16;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r29;
ld.global.u32 %r18, [%rd8];
add.s32 %r29, %r17, %r18;
add.s32 %r28, %r28, %r4;
setp.lt.u32	%p2, %r28, %r10;
@%p2 bra BB30_1;

BB30_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB30_4;

ld.volatile.shared.u32 %r19, [%rd2+32];
add.s32 %r20, %r19, %r29;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+16];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+8];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+4];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;

BB30_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB30_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r27, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r27;

BB30_6:
ret;
}

.visible .entry _Z7reduce6IiLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<28>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r26, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 4;
mov.u32 %r27, 0;
setp.lt.u32	%p1, %r26, %r10;
@%p1 bra BB31_1;
bra.uni BB31_2;

BB31_1:
mul.wide.u32 %rd5, %r26, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r26, 8;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r27;
ld.global.u32 %r18, [%rd8];
add.s32 %r27, %r17, %r18;
add.s32 %r26, %r26, %r4;
setp.lt.u32	%p2, %r26, %r10;
@%p2 bra BB31_1;

BB31_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r27;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB31_4;

ld.volatile.shared.u32 %r19, [%rd2+16];
add.s32 %r20, %r19, %r27;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+8];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;
ld.volatile.shared.u32 %r23, [%rd2+4];
add.s32 %r24, %r22, %r23;
st.volatile.shared.u32 [%rd2], %r24;

BB31_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB31_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r25, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r25;

BB31_6:
ret;
}

.visible .entry _Z7reduce6IiLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r24, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 3;
mov.u32 %r25, 0;
setp.lt.u32	%p1, %r24, %r10;
@%p1 bra BB32_1;
bra.uni BB32_2;

BB32_1:
mul.wide.u32 %rd5, %r24, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r24, 4;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r25;
ld.global.u32 %r18, [%rd8];
add.s32 %r25, %r17, %r18;
add.s32 %r24, %r24, %r4;
setp.lt.u32	%p2, %r24, %r10;
@%p2 bra BB32_1;

BB32_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB32_4;

ld.volatile.shared.u32 %r19, [%rd2+8];
add.s32 %r20, %r19, %r25;
st.volatile.shared.u32 [%rd2], %r20;
ld.volatile.shared.u32 %r21, [%rd2+4];
add.s32 %r22, %r20, %r21;
st.volatile.shared.u32 [%rd2], %r22;

BB32_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB32_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r23, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r23;

BB32_6:
ret;
}

.visible .entry _Z7reduce6IiLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<24>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r22, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 2;
mov.u32 %r23, 0;
setp.lt.u32	%p1, %r22, %r10;
@%p1 bra BB33_1;
bra.uni BB33_2;

BB33_1:
mul.wide.u32 %rd5, %r22, 4;
add.s64 %rd6, %rd1, %rd5;
add.s32 %r15, %r22, 2;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r16, [%rd6];
add.s32 %r17, %r16, %r23;
ld.global.u32 %r18, [%rd8];
add.s32 %r23, %r17, %r18;
add.s32 %r22, %r22, %r4;
setp.lt.u32	%p2, %r22, %r10;
@%p2 bra BB33_1;

BB33_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB33_4;

ld.volatile.shared.u32 %r19, [%rd2+4];
add.s32 %r20, %r19, %r23;
st.volatile.shared.u32 [%rd2], %r20;

BB33_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB33_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r21, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r21;

BB33_6:
ret;
}

.visible .entry _Z7reduce6IiLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<22>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r10, [_Z7reduce6IiLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r11, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r20, %r11, %r2;
mov.u32 %r12, %nctaid.x;
shl.b32 %r4, %r12, 1;
mov.u32 %r21, 0;
setp.lt.u32	%p1, %r20, %r10;
@%p1 bra BB34_1;
bra.uni BB34_2;

BB34_1:
mul.wide.u32 %rd4, %r20, 4;
add.s64 %rd5, %rd1, %rd4;
add.s32 %r15, %r20, 1;
mul.wide.u32 %rd6, %r15, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.u32 %r16, [%rd5];
add.s32 %r17, %r16, %r21;
ld.global.u32 %r18, [%rd7];
add.s32 %r21, %r17, %r18;
add.s32 %r20, %r20, %r4;
setp.lt.u32	%p2, %r20, %r10;
@%p2 bra BB34_1;

BB34_2:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.u32 [%rd10], %r21;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB34_4;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.u32 %r19, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r19;

BB34_4:
ret;
}

.visible .entry _Z7reduce6IiLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<55>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r18, [_Z7reduce6IiLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r19, %ctaid.x;
shl.b32 %r20, %r19, 10;
mov.u32 %r1, %tid.x;
add.s32 %r43, %r20, %r1;
mov.u32 %r21, %nctaid.x;
shl.b32 %r3, %r21, 10;
setp.lt.u32	%p1, %r43, %r18;
@%p1 bra BB35_2;

mov.u32 %r52, 0;
bra.uni BB35_6;

BB35_2:
mov.u32 %r53, 0;

BB35_3:
mov.u32 %r4, %r53;
mul.wide.u32 %rd5, %r43, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r24, [%rd6];
add.s32 %r54, %r24, %r4;
add.s32 %r7, %r43, 512;
setp.ge.u32	%p2, %r7, %r18;
@%p2 bra BB35_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r25, [%rd8];
add.s32 %r54, %r25, %r54;

BB35_5:
mov.u32 %r53, %r54;
add.s32 %r43, %r43, %r3;
setp.lt.u32	%p3, %r43, %r18;
mov.u32 %r52, %r53;
@%p3 bra BB35_3;

BB35_6:
mov.u32 %r51, %r52;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r51;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB35_8;

ld.shared.u32 %r26, [%rd2+1024];
add.s32 %r51, %r26, %r51;
st.shared.u32 [%rd2], %r51;

BB35_8:
mov.u32 %r50, %r51;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB35_10;

ld.shared.u32 %r27, [%rd2+512];
add.s32 %r50, %r27, %r50;
st.shared.u32 [%rd2], %r50;

BB35_10:
mov.u32 %r49, %r50;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB35_12;

ld.shared.u32 %r28, [%rd2+256];
add.s32 %r49, %r28, %r49;
st.shared.u32 [%rd2], %r49;

BB35_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB35_14;

ld.volatile.shared.u32 %r29, [%rd2+128];
add.s32 %r30, %r29, %r49;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+64];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+32];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;
ld.volatile.shared.u32 %r35, [%rd2+16];
add.s32 %r36, %r34, %r35;
st.volatile.shared.u32 [%rd2], %r36;
ld.volatile.shared.u32 %r37, [%rd2+8];
add.s32 %r38, %r36, %r37;
st.volatile.shared.u32 [%rd2], %r38;
ld.volatile.shared.u32 %r39, [%rd2+4];
add.s32 %r40, %r38, %r39;
st.volatile.shared.u32 [%rd2], %r40;

BB35_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB35_16;

ld.shared.u32 %r41, [__smem];
cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r19, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r41;

BB35_16:
ret;
}

.visible .entry _Z7reduce6IiLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<50>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r16, [_Z7reduce6IiLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r17, %ctaid.x;
shl.b32 %r18, %r17, 9;
mov.u32 %r1, %tid.x;
add.s32 %r40, %r18, %r1;
mov.u32 %r19, %nctaid.x;
shl.b32 %r3, %r19, 9;
setp.lt.u32	%p1, %r40, %r16;
@%p1 bra BB36_2;

mov.u32 %r47, 0;
bra.uni BB36_6;

BB36_2:
mov.u32 %r48, 0;

BB36_3:
mov.u32 %r4, %r48;
mul.wide.u32 %rd5, %r40, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r22, [%rd6];
add.s32 %r49, %r22, %r4;
add.s32 %r7, %r40, 256;
setp.ge.u32	%p2, %r7, %r16;
@%p2 bra BB36_5;

mul.wide.u32 %rd7, %r7, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r23, [%rd8];
add.s32 %r49, %r23, %r49;

BB36_5:
mov.u32 %r48, %r49;
add.s32 %r40, %r40, %r3;
setp.lt.u32	%p3, %r40, %r16;
mov.u32 %r47, %r48;
@%p3 bra BB36_3;

BB36_6:
mov.u32 %r46, %r47;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r46;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB36_8;

ld.shared.u32 %r24, [%rd2+512];
add.s32 %r46, %r24, %r46;
st.shared.u32 [%rd2], %r46;

BB36_8:
mov.u32 %r45, %r46;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB36_10;

ld.shared.u32 %r25, [%rd2+256];
add.s32 %r45, %r25, %r45;
st.shared.u32 [%rd2], %r45;

BB36_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB36_12;

ld.volatile.shared.u32 %r26, [%rd2+128];
add.s32 %r27, %r26, %r45;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+64];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+32];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;
ld.volatile.shared.u32 %r32, [%rd2+16];
add.s32 %r33, %r31, %r32;
st.volatile.shared.u32 [%rd2], %r33;
ld.volatile.shared.u32 %r34, [%rd2+8];
add.s32 %r35, %r33, %r34;
st.volatile.shared.u32 [%rd2], %r35;
ld.volatile.shared.u32 %r36, [%rd2+4];
add.s32 %r37, %r35, %r36;
st.volatile.shared.u32 [%rd2], %r37;

BB36_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB36_14;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r38, [__smem];
mul.wide.u32 %rd12, %r17, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r38;

BB36_14:
ret;
}

.visible .entry _Z7reduce6IiLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<44>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r15, [_Z7reduce6IiLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r16, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r36, %r16, %r2;
mov.u32 %r17, %nctaid.x;
shl.b32 %r4, %r17, 8;
setp.lt.u32	%p1, %r36, %r15;
@%p1 bra BB37_2;

mov.u32 %r41, 0;
bra.uni BB37_6;

BB37_2:
mov.u32 %r42, 0;

BB37_3:
mov.u32 %r5, %r42;
mul.wide.u32 %rd5, %r36, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r20, [%rd6];
add.s32 %r43, %r20, %r5;
add.s32 %r8, %r36, 128;
setp.ge.u32	%p2, %r8, %r15;
@%p2 bra BB37_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r21, [%rd8];
add.s32 %r43, %r21, %r43;

BB37_5:
mov.u32 %r42, %r43;
add.s32 %r36, %r36, %r4;
setp.lt.u32	%p3, %r36, %r15;
mov.u32 %r41, %r42;
@%p3 bra BB37_3;

BB37_6:
mov.u32 %r40, %r41;
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r40;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB37_8;

ld.shared.u32 %r22, [%rd2+256];
add.s32 %r40, %r22, %r40;
st.shared.u32 [%rd2], %r40;

BB37_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB37_10;

ld.volatile.shared.u32 %r23, [%rd2+128];
add.s32 %r24, %r23, %r40;
st.volatile.shared.u32 [%rd2], %r24;
ld.volatile.shared.u32 %r25, [%rd2+64];
add.s32 %r26, %r24, %r25;
st.volatile.shared.u32 [%rd2], %r26;
ld.volatile.shared.u32 %r27, [%rd2+32];
add.s32 %r28, %r26, %r27;
st.volatile.shared.u32 [%rd2], %r28;
ld.volatile.shared.u32 %r29, [%rd2+16];
add.s32 %r30, %r28, %r29;
st.volatile.shared.u32 [%rd2], %r30;
ld.volatile.shared.u32 %r31, [%rd2+8];
add.s32 %r32, %r30, %r31;
st.volatile.shared.u32 [%rd2], %r32;
ld.volatile.shared.u32 %r33, [%rd2+4];
add.s32 %r34, %r32, %r33;
st.volatile.shared.u32 [%rd2], %r34;

BB37_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB37_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r35, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r35;

BB37_12:
ret;
}

.visible .entry _Z7reduce6IiLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<39>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r33, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 7;
setp.lt.u32	%p1, %r33, %r13;
@%p1 bra BB38_2;

mov.u32 %r36, 0;
bra.uni BB38_6;

BB38_2:
mov.u32 %r37, 0;

BB38_3:
mov.u32 %r5, %r37;
mul.wide.u32 %rd5, %r33, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r38, %r18, %r5;
add.s32 %r8, %r33, 64;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB38_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r38, %r19, %r38;

BB38_5:
mov.u32 %r37, %r38;
add.s32 %r33, %r33, %r4;
setp.lt.u32	%p3, %r33, %r13;
mov.u32 %r36, %r37;
@%p3 bra BB38_3;

BB38_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r36;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB38_8;

ld.volatile.shared.u32 %r20, [%rd2+128];
add.s32 %r21, %r20, %r36;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+64];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+32];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+16];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+8];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;
ld.volatile.shared.u32 %r30, [%rd2+4];
add.s32 %r31, %r29, %r30;
st.volatile.shared.u32 [%rd2], %r31;

BB38_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB38_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r32, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r32;

BB38_10:
ret;
}

.visible .entry _Z7reduce6IiLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<37>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r31, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 6;
setp.lt.u32	%p1, %r31, %r13;
@%p1 bra BB39_2;

mov.u32 %r34, 0;
bra.uni BB39_6;

BB39_2:
mov.u32 %r35, 0;

BB39_3:
mov.u32 %r5, %r35;
mul.wide.u32 %rd5, %r31, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r36, %r18, %r5;
add.s32 %r8, %r31, 32;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB39_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r36, %r19, %r36;

BB39_5:
mov.u32 %r35, %r36;
add.s32 %r31, %r31, %r4;
setp.lt.u32	%p3, %r31, %r13;
mov.u32 %r34, %r35;
@%p3 bra BB39_3;

BB39_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r34;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB39_8;

ld.volatile.shared.u32 %r20, [%rd2+64];
add.s32 %r21, %r20, %r34;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+32];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+16];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+8];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;
ld.volatile.shared.u32 %r28, [%rd2+4];
add.s32 %r29, %r27, %r28;
st.volatile.shared.u32 [%rd2], %r29;

BB39_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB39_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r30, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r30;

BB39_10:
ret;
}

.visible .entry _Z7reduce6IiLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<35>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r29, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 5;
setp.lt.u32	%p1, %r29, %r13;
@%p1 bra BB40_2;

mov.u32 %r32, 0;
bra.uni BB40_6;

BB40_2:
mov.u32 %r33, 0;

BB40_3:
mov.u32 %r5, %r33;
mul.wide.u32 %rd5, %r29, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r34, %r18, %r5;
add.s32 %r8, %r29, 16;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB40_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r34, %r19, %r34;

BB40_5:
mov.u32 %r33, %r34;
add.s32 %r29, %r29, %r4;
setp.lt.u32	%p3, %r29, %r13;
mov.u32 %r32, %r33;
@%p3 bra BB40_3;

BB40_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r32;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB40_8;

ld.volatile.shared.u32 %r20, [%rd2+32];
add.s32 %r21, %r20, %r32;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+16];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+8];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;
ld.volatile.shared.u32 %r26, [%rd2+4];
add.s32 %r27, %r25, %r26;
st.volatile.shared.u32 [%rd2], %r27;

BB40_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB40_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r28, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r28;

BB40_10:
ret;
}

.visible .entry _Z7reduce6IiLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<33>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r27, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 4;
setp.lt.u32	%p1, %r27, %r13;
@%p1 bra BB41_2;

mov.u32 %r30, 0;
bra.uni BB41_6;

BB41_2:
mov.u32 %r31, 0;

BB41_3:
mov.u32 %r5, %r31;
mul.wide.u32 %rd5, %r27, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r32, %r18, %r5;
add.s32 %r8, %r27, 8;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB41_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r32, %r19, %r32;

BB41_5:
mov.u32 %r31, %r32;
add.s32 %r27, %r27, %r4;
setp.lt.u32	%p3, %r27, %r13;
mov.u32 %r30, %r31;
@%p3 bra BB41_3;

BB41_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r30;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB41_8;

ld.volatile.shared.u32 %r20, [%rd2+16];
add.s32 %r21, %r20, %r30;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+8];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;
ld.volatile.shared.u32 %r24, [%rd2+4];
add.s32 %r25, %r23, %r24;
st.volatile.shared.u32 [%rd2], %r25;

BB41_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB41_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r26, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r26;

BB41_10:
ret;
}

.visible .entry _Z7reduce6IiLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<31>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r25, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 3;
setp.lt.u32	%p1, %r25, %r13;
@%p1 bra BB42_2;

mov.u32 %r28, 0;
bra.uni BB42_6;

BB42_2:
mov.u32 %r29, 0;

BB42_3:
mov.u32 %r5, %r29;
mul.wide.u32 %rd5, %r25, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r30, %r18, %r5;
add.s32 %r8, %r25, 4;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB42_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r30, %r19, %r30;

BB42_5:
mov.u32 %r29, %r30;
add.s32 %r25, %r25, %r4;
setp.lt.u32	%p3, %r25, %r13;
mov.u32 %r28, %r29;
@%p3 bra BB42_3;

BB42_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r28;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB42_8;

ld.volatile.shared.u32 %r20, [%rd2+8];
add.s32 %r21, %r20, %r28;
st.volatile.shared.u32 [%rd2], %r21;
ld.volatile.shared.u32 %r22, [%rd2+4];
add.s32 %r23, %r21, %r22;
st.volatile.shared.u32 [%rd2], %r23;

BB42_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB42_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r24, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r24;

BB42_10:
ret;
}

.visible .entry _Z7reduce6IiLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<29>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r23, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 2;
setp.lt.u32	%p1, %r23, %r13;
@%p1 bra BB43_2;

mov.u32 %r26, 0;
bra.uni BB43_6;

BB43_2:
mov.u32 %r27, 0;

BB43_3:
mov.u32 %r5, %r27;
mul.wide.u32 %rd5, %r23, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.u32 %r18, [%rd6];
add.s32 %r28, %r18, %r5;
add.s32 %r8, %r23, 2;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB43_5;

mul.wide.u32 %rd7, %r8, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r19, [%rd8];
add.s32 %r28, %r19, %r28;

BB43_5:
mov.u32 %r27, %r28;
add.s32 %r23, %r23, %r4;
setp.lt.u32	%p3, %r23, %r13;
mov.u32 %r26, %r27;
@%p3 bra BB43_3;

BB43_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.u32 [%rd2], %r26;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB43_8;

ld.volatile.shared.u32 %r20, [%rd2+4];
add.s32 %r21, %r20, %r26;
st.volatile.shared.u32 [%rd2], %r21;

BB43_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB43_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.u32 %r22, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r22;

BB43_10:
ret;
}

.visible .entry _Z7reduce6IiLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IiLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<27>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r13, [_Z7reduce6IiLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r14, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r21, %r14, %r2;
mov.u32 %r15, %nctaid.x;
shl.b32 %r4, %r15, 1;
setp.lt.u32	%p1, %r21, %r13;
@%p1 bra BB44_2;

mov.u32 %r24, 0;
bra.uni BB44_6;

BB44_2:
mov.u32 %r25, 0;

BB44_3:
mov.u32 %r5, %r25;
mul.wide.u32 %rd4, %r21, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.u32 %r18, [%rd5];
add.s32 %r26, %r18, %r5;
add.s32 %r8, %r21, 1;
setp.ge.u32	%p2, %r8, %r13;
@%p2 bra BB44_5;

mul.wide.u32 %rd6, %r8, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.u32 %r19, [%rd7];
add.s32 %r26, %r19, %r26;

BB44_5:
mov.u32 %r25, %r26;
add.s32 %r21, %r21, %r4;
setp.lt.u32	%p3, %r21, %r13;
mov.u32 %r24, %r25;
@%p3 bra BB44_3;

BB44_6:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.u32 [%rd10], %r24;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB44_8;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.u32 %r20, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.u32 [%rd13], %r20;

BB44_8:
ret;
}

.visible .entry _Z7reduce0IfEvPT_S1_j(
.param .u64 _Z7reduce0IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<9>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce0IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IfEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce0IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r7;
@%p1 bra BB45_2;

mov.f32 %f8, 0f00000000;
bra.uni BB45_3;

BB45_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.f32 %f8, [%rd6];

BB45_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.f32 [%rd1], %f8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB45_8;

mov.u32 %r11, 1;

BB45_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
rem.u32 %r9, %r3, %r11;
setp.ne.s32	%p3, %r9, 0;
@%p3 bra BB45_7;

add.s32 %r10, %r5, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f4, [%rd1];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd1], %f6;

BB45_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB45_5;

BB45_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB45_10;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f7;

BB45_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIfEcvPfEv(
.param .b64 _ZN12SharedMemoryIfEcvPfEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IfEvPT_S1_j(
.param .u64 _Z7reduce1IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<9>;
.reg .s64 %rd<17>;


ld.param.u64 %rd1, [_Z7reduce1IfEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IfEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce1IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB47_2;

mov.f32 %f8, 0f00000000;
bra.uni BB47_3;

BB47_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.f32 %f8, [%rd5];

BB47_3:
mul.wide.u32 %rd6, %r3, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8], %f8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB47_8;

mov.u32 %r11, 1;

BB47_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
mul.lo.s32 %r7, %r11, %r3;
setp.ge.u32	%p3, %r7, %r1;
@%p3 bra BB47_7;

add.s32 %r10, %r7, %r5;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r7, 4;
add.s64 %rd13, %rd7, %rd12;
ld.shared.f32 %f4, [%rd13];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd13], %f6;

BB47_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB47_5;

BB47_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB47_10;

cvta.to.global.u64 %rd14, %rd2;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd15, %r2, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.f32 [%rd16], %f7;

BB47_10:
ret;
}

.visible .entry _Z7reduce2IfEvPT_S1_j(
.param .u64 _Z7reduce2IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IfEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<11>;
.reg .f32 %f<9>;
.reg .s64 %rd<15>;


ld.param.u64 %rd2, [_Z7reduce2IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IfEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce2IfEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB48_2;

mov.f32 %f8, 0f00000000;
bra.uni BB48_3;

BB48_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd4, %rd5;
ld.global.f32 %f8, [%rd6];

BB48_3:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd1, %rd8, %rd7;
st.shared.f32 [%rd1], %f8;
bar.sync 0;
shr.u32 %r10, %r1, 1;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB48_7;

BB48_4:
setp.ge.u32	%p3, %r3, %r10;
@%p3 bra BB48_6;

add.s32 %r9, %r10, %r3;
mul.wide.u32 %rd9, %r9, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f4, [%rd1];
ld.shared.f32 %f5, [%rd11];
add.f32 %f6, %f4, %f5;
st.shared.f32 [%rd1], %f6;

BB48_6:
bar.sync 0;
shr.u32 %r10, %r10, 1;
setp.ne.s32	%p4, %r10, 0;
@%p4 bra BB48_4;

BB48_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB48_9;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd13, %r2, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f7;

BB48_9:
ret;
}

.visible .entry _Z7reduce3IfEvPT_S1_j(
.param .u64 _Z7reduce3IfEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IfEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IfEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<13>;
.reg .f32 %f<13>;
.reg .s64 %rd<17>;


ld.param.u64 %rd4, [_Z7reduce3IfEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IfEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce3IfEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r10, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r10, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB49_2;

mov.f32 %f12, 0f00000000;
bra.uni BB49_3;

BB49_2:
mul.wide.u32 %rd5, %r4, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];

BB49_3:
add.s32 %r5, %r4, %r2;
setp.ge.u32	%p2, %r5, %r9;
@%p2 bra BB49_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f12, %f12, %f9;

BB49_5:
mul.wide.u32 %rd9, %r3, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
shr.u32 %r12, %r2, 1;
setp.eq.s32	%p3, %r12, 0;
@%p3 bra BB49_9;

BB49_6:
setp.ge.u32	%p4, %r3, %r12;
@%p4 bra BB49_8;

add.s32 %r11, %r12, %r3;
mul.wide.u32 %rd11, %r11, 4;
add.s64 %rd13, %rd10, %rd11;
ld.shared.f32 %f10, [%rd13];
add.f32 %f12, %f12, %f10;
st.shared.f32 [%rd2], %f12;

BB49_8:
bar.sync 0;
shr.u32 %r12, %r12, 1;
setp.ne.s32	%p5, %r12, 0;
@%p5 bra BB49_6;

BB49_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB49_11;

cvta.to.global.u64 %rd14, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd16, %rd14, %rd15;
st.global.f32 [%rd16], %f11;

BB49_11:
ret;
}

.visible .entry _Z7reduce4IfLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj512EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB50_2;

mov.f32 %f25, 0f00000000;
bra.uni BB50_3;

BB50_2:
ld.global.f32 %f25, [%rd1];

BB50_3:
add.s32 %r9, %r4, 512;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB50_5;

ld.global.f32 %f10, [%rd1+2048];
add.f32 %f25, %f25, %f10;

BB50_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB50_9;

BB50_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB50_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB50_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB50_6;

BB50_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB50_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB50_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB50_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB50_13:
ret;
}

.visible .entry _Z7reduce4IfLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj256EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB51_2;

mov.f32 %f25, 0f00000000;
bra.uni BB51_3;

BB51_2:
ld.global.f32 %f25, [%rd1];

BB51_3:
add.s32 %r9, %r4, 256;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB51_5;

ld.global.f32 %f10, [%rd1+1024];
add.f32 %f25, %f25, %f10;

BB51_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB51_9;

BB51_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB51_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB51_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB51_6;

BB51_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB51_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB51_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB51_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB51_13:
ret;
}

.visible .entry _Z7reduce4IfLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj128EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB52_2;

mov.f32 %f25, 0f00000000;
bra.uni BB52_3;

BB52_2:
ld.global.f32 %f25, [%rd1];

BB52_3:
add.s32 %r9, %r4, 128;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB52_5;

ld.global.f32 %f10, [%rd1+512];
add.f32 %f25, %f25, %f10;

BB52_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB52_9;

BB52_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB52_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB52_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB52_6;

BB52_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB52_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB52_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB52_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB52_13:
ret;
}

.visible .entry _Z7reduce4IfLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj64EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB53_2;

mov.f32 %f25, 0f00000000;
bra.uni BB53_3;

BB53_2:
ld.global.f32 %f25, [%rd1];

BB53_3:
add.s32 %r9, %r4, 64;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB53_5;

ld.global.f32 %f10, [%rd1+256];
add.f32 %f25, %f25, %f10;

BB53_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB53_9;

BB53_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB53_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB53_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB53_6;

BB53_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB53_11;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB53_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB53_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f24;

BB53_13:
ret;
}

.visible .entry _Z7reduce4IfLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<24>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj32EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB54_2;

mov.f32 %f23, 0f00000000;
bra.uni BB54_3;

BB54_2:
ld.global.f32 %f23, [%rd1];

BB54_3:
add.s32 %r9, %r4, 32;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB54_5;

ld.global.f32 %f10, [%rd1+128];
add.f32 %f23, %f23, %f10;

BB54_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB54_9;

BB54_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB54_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f23, %f23, %f11;
st.shared.f32 [%rd2], %f23;

BB54_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB54_6;

BB54_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB54_11;

ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f23, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB54_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB54_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f22;

BB54_13:
ret;
}

.visible .entry _Z7reduce4IfLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<22>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj16EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB55_2;

mov.f32 %f21, 0f00000000;
bra.uni BB55_3;

BB55_2:
ld.global.f32 %f21, [%rd1];

BB55_3:
add.s32 %r9, %r4, 16;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB55_5;

ld.global.f32 %f10, [%rd1+64];
add.f32 %f21, %f21, %f10;

BB55_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f21;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB55_9;

BB55_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB55_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f21, %f21, %f11;
st.shared.f32 [%rd2], %f21;

BB55_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB55_6;

BB55_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB55_11;

ld.volatile.shared.f32 %f12, [%rd2+32];
add.f32 %f13, %f21, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+16];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+8];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+4];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;

BB55_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB55_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f20, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f20;

BB55_13:
ret;
}

.visible .entry _Z7reduce4IfLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<20>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj8EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB56_2;

mov.f32 %f19, 0f00000000;
bra.uni BB56_3;

BB56_2:
ld.global.f32 %f19, [%rd1];

BB56_3:
add.s32 %r9, %r4, 8;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB56_5;

ld.global.f32 %f10, [%rd1+32];
add.f32 %f19, %f19, %f10;

BB56_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f19;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB56_9;

BB56_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB56_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f19, %f19, %f11;
st.shared.f32 [%rd2], %f19;

BB56_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB56_6;

BB56_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB56_11;

ld.volatile.shared.f32 %f12, [%rd2+16];
add.f32 %f13, %f19, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+8];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+4];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;

BB56_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB56_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f18, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f18;

BB56_13:
ret;
}

.visible .entry _Z7reduce4IfLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<18>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj4EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB57_2;

mov.f32 %f17, 0f00000000;
bra.uni BB57_3;

BB57_2:
ld.global.f32 %f17, [%rd1];

BB57_3:
add.s32 %r9, %r4, 4;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB57_5;

ld.global.f32 %f10, [%rd1+16];
add.f32 %f17, %f17, %f10;

BB57_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f17;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB57_9;

BB57_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB57_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f17, %f17, %f11;
st.shared.f32 [%rd2], %f17;

BB57_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB57_6;

BB57_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB57_11;

ld.volatile.shared.f32 %f12, [%rd2+8];
add.f32 %f13, %f17, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+4];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;

BB57_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB57_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f16, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f16;

BB57_13:
ret;
}

.visible .entry _Z7reduce4IfLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<16>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj2EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB58_2;

mov.f32 %f15, 0f00000000;
bra.uni BB58_3;

BB58_2:
ld.global.f32 %f15, [%rd1];

BB58_3:
add.s32 %r9, %r4, 2;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB58_5;

ld.global.f32 %f10, [%rd1+8];
add.f32 %f15, %f15, %f10;

BB58_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f15;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB58_9;

BB58_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB58_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f11, [%rd11];
add.f32 %f15, %f15, %f11;
st.shared.f32 [%rd2], %f15;

BB58_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB58_6;

BB58_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB58_11;

ld.volatile.shared.f32 %f12, [%rd2+4];
add.f32 %f13, %f15, %f12;
st.volatile.shared.f32 [%rd2], %f13;

BB58_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB58_13;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f14, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f14;

BB58_13:
ret;
}

.visible .entry _Z7reduce4IfLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IfLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IfLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IfLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<13>;
.reg .s64 %rd<15>;


ld.param.u64 %rd4, [_Z7reduce4IfLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IfLj1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IfLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r4, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB59_2;

mov.f32 %f12, 0f00000000;
bra.uni BB59_3;

BB59_2:
ld.global.f32 %f12, [%rd1];

BB59_3:
add.s32 %r9, %r4, 1;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB59_5;

ld.global.f32 %f9, [%rd1+4];
add.f32 %f12, %f12, %f9;

BB59_5:
mul.wide.u32 %rd7, %r3, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB59_9;

BB59_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB59_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 4;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f32 %f10, [%rd11];
add.f32 %f12, %f12, %f10;
st.shared.f32 [%rd2], %f12;

BB59_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB59_6;

BB59_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB59_11;

cvta.to.global.u64 %rd12, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd13, %r1, 4;
add.s64 %rd14, %rd12, %rd13;
st.global.f32 [%rd14], %f11;

BB59_11:
ret;
}

.visible .entry _Z7reduce5IfLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<7>;
.reg .f32 %f<30>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj512EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj512EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB60_2;

mov.f32 %f29, 0f00000000;
bra.uni BB60_3;

BB60_2:
ld.global.f32 %f29, [%rd1];

BB60_3:
add.s32 %r6, %r3, 512;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB60_5;

ld.global.f32 %f12, [%rd1+2048];
add.f32 %f29, %f29, %f12;

BB60_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB60_7;

ld.shared.f32 %f13, [%rd2+1024];
add.f32 %f29, %f29, %f13;
st.shared.f32 [%rd2], %f29;

BB60_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB60_9;

ld.shared.f32 %f14, [%rd2+512];
add.f32 %f29, %f29, %f14;
st.shared.f32 [%rd2], %f29;

BB60_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB60_11;

ld.shared.f32 %f15, [%rd2+256];
add.f32 %f29, %f29, %f15;
st.shared.f32 [%rd2], %f29;

BB60_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB60_13;

ld.volatile.shared.f32 %f16, [%rd2+128];
add.f32 %f17, %f29, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+64];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+32];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+16];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+8];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+4];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;

BB60_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB60_15;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f28, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f28;

BB60_15:
ret;
}

.visible .entry _Z7reduce5IfLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<7>;
.reg .f32 %f<27>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj256EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj256EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB61_2;

mov.f32 %f26, 0f00000000;
bra.uni BB61_3;

BB61_2:
ld.global.f32 %f26, [%rd1];

BB61_3:
add.s32 %r6, %r3, 256;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB61_5;

ld.global.f32 %f10, [%rd1+1024];
add.f32 %f26, %f26, %f10;

BB61_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB61_7;

ld.shared.f32 %f11, [%rd2+512];
add.f32 %f26, %f26, %f11;
st.shared.f32 [%rd2], %f26;

BB61_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB61_9;

ld.shared.f32 %f12, [%rd2+256];
add.f32 %f26, %f26, %f12;
st.shared.f32 [%rd2], %f26;

BB61_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB61_11;

ld.volatile.shared.f32 %f13, [%rd2+128];
add.f32 %f14, %f26, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+64];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+32];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+16];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+8];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+4];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;

BB61_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB61_13;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f25, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f25;

BB61_13:
ret;
}

.visible .entry _Z7reduce5IfLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<7>;
.reg .f32 %f<24>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj128EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj128EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB62_2;

mov.f32 %f23, 0f00000000;
bra.uni BB62_3;

BB62_2:
ld.global.f32 %f23, [%rd1];

BB62_3:
add.s32 %r6, %r3, 128;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB62_5;

ld.global.f32 %f8, [%rd1+512];
add.f32 %f23, %f23, %f8;

BB62_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB62_7;

ld.shared.f32 %f9, [%rd2+256];
add.f32 %f23, %f23, %f9;
st.shared.f32 [%rd2], %f23;

BB62_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB62_9;

ld.volatile.shared.f32 %f10, [%rd2+128];
add.f32 %f11, %f23, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB62_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB62_11;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f22;

BB62_11:
ret;
}

.visible .entry _Z7reduce5IfLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<21>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj64EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj64EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB63_2;

mov.f32 %f20, 0f00000000;
bra.uni BB63_3;

BB63_2:
ld.global.f32 %f20, [%rd1];

BB63_3:
add.s32 %r6, %r3, 64;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB63_5;

ld.global.f32 %f6, [%rd1+256];
add.f32 %f20, %f20, %f6;

BB63_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB63_7;

ld.volatile.shared.f32 %f7, [%rd2+128];
add.f32 %f8, %f20, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+64];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+32];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+16];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+8];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+4];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;

BB63_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB63_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f19, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f19;

BB63_9:
ret;
}

.visible .entry _Z7reduce5IfLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<19>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj32EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj32EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB64_2;

mov.f32 %f18, 0f00000000;
bra.uni BB64_3;

BB64_2:
ld.global.f32 %f18, [%rd1];

BB64_3:
add.s32 %r6, %r3, 32;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB64_5;

ld.global.f32 %f6, [%rd1+128];
add.f32 %f18, %f18, %f6;

BB64_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB64_7;

ld.volatile.shared.f32 %f7, [%rd2+64];
add.f32 %f8, %f18, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+32];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+16];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+8];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+4];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;

BB64_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB64_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f17, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f17;

BB64_9:
ret;
}

.visible .entry _Z7reduce5IfLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<17>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj16EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj16EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB65_2;

mov.f32 %f16, 0f00000000;
bra.uni BB65_3;

BB65_2:
ld.global.f32 %f16, [%rd1];

BB65_3:
add.s32 %r6, %r3, 16;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB65_5;

ld.global.f32 %f6, [%rd1+64];
add.f32 %f16, %f16, %f6;

BB65_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB65_7;

ld.volatile.shared.f32 %f7, [%rd2+32];
add.f32 %f8, %f16, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+16];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+8];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+4];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;

BB65_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB65_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f15, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f15;

BB65_9:
ret;
}

.visible .entry _Z7reduce5IfLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<15>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj8EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj8EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB66_2;

mov.f32 %f14, 0f00000000;
bra.uni BB66_3;

BB66_2:
ld.global.f32 %f14, [%rd1];

BB66_3:
add.s32 %r6, %r3, 8;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB66_5;

ld.global.f32 %f6, [%rd1+32];
add.f32 %f14, %f14, %f6;

BB66_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB66_7;

ld.volatile.shared.f32 %f7, [%rd2+16];
add.f32 %f8, %f14, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+8];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+4];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;

BB66_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB66_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f13, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f13;

BB66_9:
ret;
}

.visible .entry _Z7reduce5IfLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<13>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj4EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj4EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB67_2;

mov.f32 %f12, 0f00000000;
bra.uni BB67_3;

BB67_2:
ld.global.f32 %f12, [%rd1];

BB67_3:
add.s32 %r6, %r3, 4;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB67_5;

ld.global.f32 %f6, [%rd1+16];
add.f32 %f12, %f12, %f6;

BB67_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB67_7;

ld.volatile.shared.f32 %f7, [%rd2+8];
add.f32 %f8, %f12, %f7;
st.volatile.shared.f32 [%rd2], %f8;
ld.volatile.shared.f32 %f9, [%rd2+4];
add.f32 %f10, %f8, %f9;
st.volatile.shared.f32 [%rd2], %f10;

BB67_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB67_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f11;

BB67_9:
ret;
}

.visible .entry _Z7reduce5IfLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .f32 %f<11>;
.reg .s64 %rd<12>;


ld.param.u64 %rd4, [_Z7reduce5IfLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IfLj2EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj2EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd5, %rd4;
mul.wide.u32 %rd6, %r3, 4;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB68_2;

mov.f32 %f10, 0f00000000;
bra.uni BB68_3;

BB68_2:
ld.global.f32 %f10, [%rd1];

BB68_3:
add.s32 %r6, %r3, 2;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB68_5;

ld.global.f32 %f6, [%rd1+8];
add.f32 %f10, %f10, %f6;

BB68_5:
mul.wide.u32 %rd7, %r2, 4;
mov.u64 %rd8, __smem;
add.s64 %rd2, %rd8, %rd7;
st.shared.f32 [%rd2], %f10;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB68_7;

ld.volatile.shared.f32 %f7, [%rd2+4];
add.f32 %f8, %f10, %f7;
st.volatile.shared.f32 [%rd2], %f8;

BB68_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB68_9;

cvta.to.global.u64 %rd9, %rd3;
ld.shared.f32 %f9, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f9;

BB68_9:
ret;
}

.visible .entry _Z7reduce5IfLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IfLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IfLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IfLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<7>;
.reg .f32 %f<9>;
.reg .s64 %rd<12>;


ld.param.u64 %rd3, [_Z7reduce5IfLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IfLj1EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IfLj1EEvPT_S1_j_param_2];
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
cvta.to.global.u64 %rd4, %rd3;
mul.wide.u32 %rd5, %r3, 4;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB69_2;

mov.f32 %f8, 0f00000000;
bra.uni BB69_3;

BB69_2:
ld.global.f32 %f8, [%rd1];

BB69_3:
add.s32 %r6, %r3, 1;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB69_5;

ld.global.f32 %f6, [%rd1+4];
add.f32 %f8, %f8, %f6;

BB69_5:
mul.wide.u32 %rd6, %r2, 4;
mov.u64 %rd7, __smem;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8], %f8;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB69_7;

cvta.to.global.u64 %rd9, %rd2;
ld.shared.f32 %f7, [__smem];
mul.wide.u32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f7;

BB69_7:
ret;
}

.visible .entry _Z7reduce6IfLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .f32 %f<32>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 10;
mov.f32 %f31, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB70_1;
bra.uni BB70_2;

BB70_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];
add.f32 %f13, %f31, %f12;
add.s32 %r10, %r11, 512;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f14, [%rd8];
add.f32 %f31, %f13, %f14;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB70_1;

BB70_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB70_4;

ld.shared.f32 %f15, [%rd2+1024];
add.f32 %f31, %f31, %f15;
st.shared.f32 [%rd2], %f31;

BB70_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB70_6;

ld.shared.f32 %f16, [%rd2+512];
add.f32 %f31, %f31, %f16;
st.shared.f32 [%rd2], %f31;

BB70_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB70_8;

ld.shared.f32 %f17, [%rd2+256];
add.f32 %f31, %f31, %f17;
st.shared.f32 [%rd2], %f31;

BB70_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB70_10;

ld.volatile.shared.f32 %f18, [%rd2+128];
add.f32 %f19, %f31, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+64];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+32];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+16];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+8];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;
ld.volatile.shared.f32 %f28, [%rd2+4];
add.f32 %f29, %f27, %f28;
st.volatile.shared.f32 [%rd2], %f29;

BB70_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB70_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f30, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f30;

BB70_12:
ret;
}

.visible .entry _Z7reduce6IfLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<29>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 9;
mov.f32 %f28, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB71_1;
bra.uni BB71_2;

BB71_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f10, [%rd6];
add.f32 %f11, %f28, %f10;
add.s32 %r10, %r11, 256;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f12, [%rd8];
add.f32 %f28, %f11, %f12;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB71_1;

BB71_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f28;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB71_4;

ld.shared.f32 %f13, [%rd2+512];
add.f32 %f28, %f28, %f13;
st.shared.f32 [%rd2], %f28;

BB71_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB71_6;

ld.shared.f32 %f14, [%rd2+256];
add.f32 %f28, %f28, %f14;
st.shared.f32 [%rd2], %f28;

BB71_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB71_8;

ld.volatile.shared.f32 %f15, [%rd2+128];
add.f32 %f16, %f28, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+64];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+32];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+16];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+8];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;
ld.volatile.shared.f32 %f25, [%rd2+4];
add.f32 %f26, %f24, %f25;
st.volatile.shared.f32 [%rd2], %f26;

BB71_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB71_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f27, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f27;

BB71_10:
ret;
}

.visible .entry _Z7reduce6IfLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 8;
mov.f32 %f25, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB72_1;
bra.uni BB72_2;

BB72_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f9, %f25, %f8;
add.s32 %r10, %r11, 128;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f10, [%rd8];
add.f32 %f25, %f9, %f10;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB72_1;

BB72_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB72_4;

ld.shared.f32 %f11, [%rd2+256];
add.f32 %f25, %f25, %f11;
st.shared.f32 [%rd2], %f25;

BB72_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB72_6;

ld.volatile.shared.f32 %f12, [%rd2+128];
add.f32 %f13, %f25, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+64];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+32];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+16];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+8];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+4];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;

BB72_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB72_8;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f24, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f24;

BB72_8:
ret;
}

.visible .entry _Z7reduce6IfLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<23>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 7;
mov.f32 %f22, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB73_1;
bra.uni BB73_2;

BB73_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f22, %f6;
add.s32 %r10, %r11, 64;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f22, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB73_1;

BB73_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB73_4;

ld.volatile.shared.f32 %f9, [%rd2+128];
add.f32 %f10, %f22, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+64];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+32];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+16];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+8];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+4];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;

BB73_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB73_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f21, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f21;

BB73_6:
ret;
}

.visible .entry _Z7reduce6IfLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<21>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 6;
mov.f32 %f20, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB74_1;
bra.uni BB74_2;

BB74_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f20, %f6;
add.s32 %r10, %r11, 32;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f20, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB74_1;

BB74_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB74_4;

ld.volatile.shared.f32 %f9, [%rd2+64];
add.f32 %f10, %f20, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+32];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+16];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+8];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+4];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;

BB74_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB74_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f19, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f19;

BB74_6:
ret;
}

.visible .entry _Z7reduce6IfLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<19>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 5;
mov.f32 %f18, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB75_1;
bra.uni BB75_2;

BB75_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f18, %f6;
add.s32 %r10, %r11, 16;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f18, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB75_1;

BB75_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB75_4;

ld.volatile.shared.f32 %f9, [%rd2+32];
add.f32 %f10, %f18, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+16];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+8];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+4];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;

BB75_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB75_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f17, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f17;

BB75_6:
ret;
}

.visible .entry _Z7reduce6IfLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<17>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 4;
mov.f32 %f16, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB76_1;
bra.uni BB76_2;

BB76_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f16, %f6;
add.s32 %r10, %r11, 8;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f16, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB76_1;

BB76_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB76_4;

ld.volatile.shared.f32 %f9, [%rd2+16];
add.f32 %f10, %f16, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+8];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;
ld.volatile.shared.f32 %f13, [%rd2+4];
add.f32 %f14, %f12, %f13;
st.volatile.shared.f32 [%rd2], %f14;

BB76_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB76_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f15, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f15;

BB76_6:
ret;
}

.visible .entry _Z7reduce6IfLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<15>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 3;
mov.f32 %f14, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB77_1;
bra.uni BB77_2;

BB77_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f14, %f6;
add.s32 %r10, %r11, 4;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f14, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB77_1;

BB77_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB77_4;

ld.volatile.shared.f32 %f9, [%rd2+8];
add.f32 %f10, %f14, %f9;
st.volatile.shared.f32 [%rd2], %f10;
ld.volatile.shared.f32 %f11, [%rd2+4];
add.f32 %f12, %f10, %f11;
st.volatile.shared.f32 [%rd2], %f12;

BB77_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB77_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f13, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f13;

BB77_6:
ret;
}

.visible .entry _Z7reduce6IfLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<13>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 2;
mov.f32 %f12, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB78_1;
bra.uni BB78_2;

BB78_1:
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f6, [%rd6];
add.f32 %f7, %f12, %f6;
add.s32 %r10, %r11, 2;
mul.wide.u32 %rd7, %r10, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f8, [%rd8];
add.f32 %f12, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB78_1;

BB78_2:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB78_4;

ld.volatile.shared.f32 %f9, [%rd2+4];
add.f32 %f10, %f12, %f9;
st.volatile.shared.f32 [%rd2], %f10;

BB78_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB78_6;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f11, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f11;

BB78_6:
ret;
}

.visible .entry _Z7reduce6IfLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<12>;
.reg .f32 %f<11>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 1;
mov.f32 %f10, 0f00000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB79_1;
bra.uni BB79_2;

BB79_1:
mul.wide.u32 %rd4, %r11, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f6, [%rd5];
add.f32 %f7, %f10, %f6;
add.s32 %r10, %r11, 1;
mul.wide.u32 %rd6, %r10, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.f32 %f8, [%rd7];
add.f32 %f10, %f7, %f8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB79_1;

BB79_2:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.f32 [%rd10], %f10;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB79_4;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.f32 %f9, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f9;

BB79_4:
ret;
}

.visible .entry _Z7reduce6IfLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<13>;
.reg .f32 %f<43>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 10;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 10;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB80_2;

mov.f32 %f40, 0f00000000;
bra.uni BB80_6;

BB80_2:
mov.f32 %f41, 0f00000000;

BB80_3:
mov.f32 %f1, %f41;
mul.wide.u32 %rd5, %r12, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f14, [%rd6];
add.f32 %f42, %f1, %f14;
add.s32 %r5, %r12, 512;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB80_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f15, [%rd8];
add.f32 %f42, %f42, %f15;

BB80_5:
mov.f32 %f41, %f42;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f32 %f40, %f41;
@%p3 bra BB80_3;

BB80_6:
mov.f32 %f39, %f40;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f39;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB80_8;

ld.shared.f32 %f16, [%rd2+1024];
add.f32 %f39, %f39, %f16;
st.shared.f32 [%rd2], %f39;

BB80_8:
mov.f32 %f38, %f39;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB80_10;

ld.shared.f32 %f17, [%rd2+512];
add.f32 %f38, %f38, %f17;
st.shared.f32 [%rd2], %f38;

BB80_10:
mov.f32 %f37, %f38;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB80_12;

ld.shared.f32 %f18, [%rd2+256];
add.f32 %f37, %f37, %f18;
st.shared.f32 [%rd2], %f37;

BB80_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB80_14;

ld.volatile.shared.f32 %f19, [%rd2+128];
add.f32 %f20, %f37, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+64];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+32];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;
ld.volatile.shared.f32 %f25, [%rd2+16];
add.f32 %f26, %f24, %f25;
st.volatile.shared.f32 [%rd2], %f26;
ld.volatile.shared.f32 %f27, [%rd2+8];
add.f32 %f28, %f26, %f27;
st.volatile.shared.f32 [%rd2], %f28;
ld.volatile.shared.f32 %f29, [%rd2+4];
add.f32 %f30, %f28, %f29;
st.volatile.shared.f32 [%rd2], %f30;

BB80_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB80_16;

ld.shared.f32 %f31, [__smem];
cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f31;

BB80_16:
ret;
}

.visible .entry _Z7reduce6IfLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<13>;
.reg .f32 %f<38>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IfLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 9;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 9;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB81_2;

mov.f32 %f35, 0f00000000;
bra.uni BB81_6;

BB81_2:
mov.f32 %f36, 0f00000000;

BB81_3:
mov.f32 %f1, %f36;
mul.wide.u32 %rd5, %r12, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f12, [%rd6];
add.f32 %f37, %f1, %f12;
add.s32 %r5, %r12, 256;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB81_5;

mul.wide.u32 %rd7, %r5, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f13, [%rd8];
add.f32 %f37, %f37, %f13;

BB81_5:
mov.f32 %f36, %f37;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f32 %f35, %f36;
@%p3 bra BB81_3;

BB81_6:
mov.f32 %f34, %f35;
mul.wide.u32 %rd9, %r1, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f34;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB81_8;

ld.shared.f32 %f14, [%rd2+512];
add.f32 %f34, %f34, %f14;
st.shared.f32 [%rd2], %f34;

BB81_8:
mov.f32 %f33, %f34;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB81_10;

ld.shared.f32 %f15, [%rd2+256];
add.f32 %f33, %f33, %f15;
st.shared.f32 [%rd2], %f33;

BB81_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB81_12;

ld.volatile.shared.f32 %f16, [%rd2+128];
add.f32 %f17, %f33, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+64];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+32];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;
ld.volatile.shared.f32 %f22, [%rd2+16];
add.f32 %f23, %f21, %f22;
st.volatile.shared.f32 [%rd2], %f23;
ld.volatile.shared.f32 %f24, [%rd2+8];
add.f32 %f25, %f23, %f24;
st.volatile.shared.f32 [%rd2], %f25;
ld.volatile.shared.f32 %f26, [%rd2+4];
add.f32 %f27, %f25, %f26;
st.volatile.shared.f32 [%rd2], %f27;

BB81_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB81_14;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f28, [__smem];
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f28;

BB81_14:
ret;
}

.visible .entry _Z7reduce6IfLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .f32 %f<33>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 8;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB82_2;

mov.f32 %f30, 0f00000000;
bra.uni BB82_6;

BB82_2:
mov.f32 %f31, 0f00000000;

BB82_3:
mov.f32 %f1, %f31;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f10, [%rd6];
add.f32 %f32, %f1, %f10;
add.s32 %r6, %r11, 128;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB82_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f11, [%rd8];
add.f32 %f32, %f32, %f11;

BB82_5:
mov.f32 %f31, %f32;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f30, %f31;
@%p3 bra BB82_3;

BB82_6:
mov.f32 %f29, %f30;
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f29;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB82_8;

ld.shared.f32 %f12, [%rd2+256];
add.f32 %f29, %f29, %f12;
st.shared.f32 [%rd2], %f29;

BB82_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB82_10;

ld.volatile.shared.f32 %f13, [%rd2+128];
add.f32 %f14, %f29, %f13;
st.volatile.shared.f32 [%rd2], %f14;
ld.volatile.shared.f32 %f15, [%rd2+64];
add.f32 %f16, %f14, %f15;
st.volatile.shared.f32 [%rd2], %f16;
ld.volatile.shared.f32 %f17, [%rd2+32];
add.f32 %f18, %f16, %f17;
st.volatile.shared.f32 [%rd2], %f18;
ld.volatile.shared.f32 %f19, [%rd2+16];
add.f32 %f20, %f18, %f19;
st.volatile.shared.f32 [%rd2], %f20;
ld.volatile.shared.f32 %f21, [%rd2+8];
add.f32 %f22, %f20, %f21;
st.volatile.shared.f32 [%rd2], %f22;
ld.volatile.shared.f32 %f23, [%rd2+4];
add.f32 %f24, %f22, %f23;
st.volatile.shared.f32 [%rd2], %f24;

BB82_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB82_12;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f25, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f25;

BB82_12:
ret;
}

.visible .entry _Z7reduce6IfLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<28>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 7;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB83_2;

mov.f32 %f25, 0f00000000;
bra.uni BB83_6;

BB83_2:
mov.f32 %f26, 0f00000000;

BB83_3:
mov.f32 %f1, %f26;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f27, %f1, %f8;
add.s32 %r6, %r11, 64;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB83_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f27, %f27, %f9;

BB83_5:
mov.f32 %f26, %f27;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f25, %f26;
@%p3 bra BB83_3;

BB83_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f25;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB83_8;

ld.volatile.shared.f32 %f10, [%rd2+128];
add.f32 %f11, %f25, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+64];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+32];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+16];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+8];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;
ld.volatile.shared.f32 %f20, [%rd2+4];
add.f32 %f21, %f19, %f20;
st.volatile.shared.f32 [%rd2], %f21;

BB83_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB83_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f22, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f22;

BB83_10:
ret;
}

.visible .entry _Z7reduce6IfLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<26>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 6;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB84_2;

mov.f32 %f23, 0f00000000;
bra.uni BB84_6;

BB84_2:
mov.f32 %f24, 0f00000000;

BB84_3:
mov.f32 %f1, %f24;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f25, %f1, %f8;
add.s32 %r6, %r11, 32;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB84_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f25, %f25, %f9;

BB84_5:
mov.f32 %f24, %f25;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f23, %f24;
@%p3 bra BB84_3;

BB84_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f23;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB84_8;

ld.volatile.shared.f32 %f10, [%rd2+64];
add.f32 %f11, %f23, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+32];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+16];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+8];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;
ld.volatile.shared.f32 %f18, [%rd2+4];
add.f32 %f19, %f17, %f18;
st.volatile.shared.f32 [%rd2], %f19;

BB84_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB84_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f20, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f20;

BB84_10:
ret;
}

.visible .entry _Z7reduce6IfLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<24>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 5;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB85_2;

mov.f32 %f21, 0f00000000;
bra.uni BB85_6;

BB85_2:
mov.f32 %f22, 0f00000000;

BB85_3:
mov.f32 %f1, %f22;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f23, %f1, %f8;
add.s32 %r6, %r11, 16;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB85_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f23, %f23, %f9;

BB85_5:
mov.f32 %f22, %f23;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f21, %f22;
@%p3 bra BB85_3;

BB85_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f21;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB85_8;

ld.volatile.shared.f32 %f10, [%rd2+32];
add.f32 %f11, %f21, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+16];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+8];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;
ld.volatile.shared.f32 %f16, [%rd2+4];
add.f32 %f17, %f15, %f16;
st.volatile.shared.f32 [%rd2], %f17;

BB85_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB85_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f18, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f18;

BB85_10:
ret;
}

.visible .entry _Z7reduce6IfLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<22>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 4;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB86_2;

mov.f32 %f19, 0f00000000;
bra.uni BB86_6;

BB86_2:
mov.f32 %f20, 0f00000000;

BB86_3:
mov.f32 %f1, %f20;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f21, %f1, %f8;
add.s32 %r6, %r11, 8;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB86_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f21, %f21, %f9;

BB86_5:
mov.f32 %f20, %f21;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f19, %f20;
@%p3 bra BB86_3;

BB86_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f19;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB86_8;

ld.volatile.shared.f32 %f10, [%rd2+16];
add.f32 %f11, %f19, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+8];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;
ld.volatile.shared.f32 %f14, [%rd2+4];
add.f32 %f15, %f13, %f14;
st.volatile.shared.f32 [%rd2], %f15;

BB86_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB86_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f16, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f16;

BB86_10:
ret;
}

.visible .entry _Z7reduce6IfLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<20>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 3;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB87_2;

mov.f32 %f17, 0f00000000;
bra.uni BB87_6;

BB87_2:
mov.f32 %f18, 0f00000000;

BB87_3:
mov.f32 %f1, %f18;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f19, %f1, %f8;
add.s32 %r6, %r11, 4;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB87_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f19, %f19, %f9;

BB87_5:
mov.f32 %f18, %f19;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f17, %f18;
@%p3 bra BB87_3;

BB87_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f17;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB87_8;

ld.volatile.shared.f32 %f10, [%rd2+8];
add.f32 %f11, %f17, %f10;
st.volatile.shared.f32 [%rd2], %f11;
ld.volatile.shared.f32 %f12, [%rd2+4];
add.f32 %f13, %f11, %f12;
st.volatile.shared.f32 [%rd2], %f13;

BB87_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB87_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f14, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f14;

BB87_10:
ret;
}

.visible .entry _Z7reduce6IfLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .f32 %f<18>;
.reg .s64 %rd<14>;


ld.param.u64 %rd4, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 2;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB88_2;

mov.f32 %f15, 0f00000000;
bra.uni BB88_6;

BB88_2:
mov.f32 %f16, 0f00000000;

BB88_3:
mov.f32 %f1, %f16;
mul.wide.u32 %rd5, %r11, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f8, [%rd6];
add.f32 %f17, %f1, %f8;
add.s32 %r6, %r11, 2;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB88_5;

mul.wide.u32 %rd7, %r6, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f9, [%rd8];
add.f32 %f17, %f17, %f9;

BB88_5:
mov.f32 %f16, %f17;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f15, %f16;
@%p3 bra BB88_3;

BB88_6:
mul.wide.u32 %rd9, %r2, 4;
mov.u64 %rd10, __smem;
add.s64 %rd2, %rd10, %rd9;
st.shared.f32 [%rd2], %f15;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB88_8;

ld.volatile.shared.f32 %f10, [%rd2+4];
add.f32 %f11, %f15, %f10;
st.volatile.shared.f32 [%rd2], %f11;

BB88_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB88_10;

cvta.to.global.u64 %rd11, %rd3;
ld.shared.f32 %f12, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f12;

BB88_10:
ret;
}

.visible .entry _Z7reduce6IfLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IfLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .f32 %f<16>;
.reg .s64 %rd<14>;


ld.param.u64 %rd3, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IfLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 1;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB89_2;

mov.f32 %f13, 0f00000000;
bra.uni BB89_6;

BB89_2:
mov.f32 %f14, 0f00000000;

BB89_3:
mov.f32 %f1, %f14;
mul.wide.u32 %rd4, %r11, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f8, [%rd5];
add.f32 %f15, %f1, %f8;
add.s32 %r6, %r11, 1;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB89_5;

mul.wide.u32 %rd6, %r6, 4;
add.s64 %rd7, %rd1, %rd6;
ld.global.f32 %f9, [%rd7];
add.f32 %f15, %f15, %f9;

BB89_5:
mov.f32 %f14, %f15;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f32 %f13, %f14;
@%p3 bra BB89_3;

BB89_6:
mul.wide.u32 %rd8, %r2, 4;
mov.u64 %rd9, __smem;
add.s64 %rd10, %rd9, %rd8;
st.shared.f32 [%rd10], %f13;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB89_8;

cvta.to.global.u64 %rd11, %rd2;
ld.shared.f32 %f10, [__smem];
mul.wide.u32 %rd12, %r1, 4;
add.s64 %rd13, %rd11, %rd12;
st.global.f32 [%rd13], %f10;

BB89_8:
ret;
}

.visible .entry _Z7reduce0IdEvPT_S1_j(
.param .u64 _Z7reduce0IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce0IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce0IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<9>;


ld.param.u64 %rd2, [_Z7reduce0IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce0IdEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce0IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r7;
@%p1 bra BB90_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB90_3;

BB90_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd4, %rd5;
ld.global.f64 %fd8, [%rd6];

BB90_3:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd1, %rd8, %rd7;
st.shared.f64 [%rd1], %fd8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB90_8;

mov.u32 %r11, 1;

BB90_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
rem.u32 %r9, %r3, %r11;
setp.ne.s32	%p3, %r9, 0;
@%p3 bra BB90_7;

add.s32 %r10, %r5, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd4, [%rd1];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd1], %fd6;

BB90_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB90_5;

BB90_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB90_10;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r2, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd14], %fd7;

BB90_10:
ret;
}

.visible .func (.param .b64 func_retval0) _ZN12SharedMemoryIdEcvPdEv(
.param .b64 _ZN12SharedMemoryIdEcvPdEv_param_0
)
{
.reg .s64 %rd<2>;


cvta.shared.u64 %rd1, __smem_d;
st.param.b64	[func_retval0+0], %rd1;
ret;
}

.visible .entry _Z7reduce1IdEvPT_S1_j(
.param .u64 _Z7reduce1IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce1IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce1IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<17>;
.reg .f64 %fd<9>;


ld.param.u64 %rd1, [_Z7reduce1IdEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce1IdEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce1IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB92_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB92_3;

BB92_2:
cvta.to.global.u64 %rd3, %rd1;
mul.wide.u32 %rd4, %r4, 8;
add.s64 %rd5, %rd3, %rd4;
ld.global.f64 %fd8, [%rd5];

BB92_3:
mul.wide.u32 %rd6, %r3, 8;
mov.u64 %rd7, __smem_d;
add.s64 %rd8, %rd7, %rd6;
st.shared.f64 [%rd8], %fd8;
bar.sync 0;
setp.lt.u32	%p2, %r1, 2;
@%p2 bra BB92_8;

mov.u32 %r11, 1;

BB92_5:
mov.u32 %r5, %r11;
shl.b32 %r11, %r5, 1;
mul.lo.s32 %r7, %r11, %r3;
setp.ge.u32	%p3, %r7, %r1;
@%p3 bra BB92_7;

add.s32 %r10, %r7, %r5;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd7, %rd9;
mul.wide.s32 %rd12, %r7, 8;
add.s64 %rd13, %rd7, %rd12;
ld.shared.f64 %fd4, [%rd13];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd13], %fd6;

BB92_7:
bar.sync 0;
setp.lt.u32	%p4, %r11, %r1;
@%p4 bra BB92_5;

BB92_8:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB92_10;

cvta.to.global.u64 %rd14, %rd2;
mul.wide.u32 %rd15, %r2, 8;
add.s64 %rd16, %rd14, %rd15;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd16], %fd7;

BB92_10:
ret;
}

.visible .entry _Z7reduce2IdEvPT_S1_j(
.param .u64 _Z7reduce2IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce2IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce2IdEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<11>;
.reg .s64 %rd<15>;
.reg .f64 %fd<9>;


ld.param.u64 %rd2, [_Z7reduce2IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce2IdEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce2IdEvPT_S1_j_param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r1, %r2, %r3;
setp.lt.u32	%p1, %r4, %r8;
@%p1 bra BB93_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB93_3;

BB93_2:
cvta.to.global.u64 %rd4, %rd2;
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd4, %rd5;
ld.global.f64 %fd8, [%rd6];

BB93_3:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd1, %rd8, %rd7;
st.shared.f64 [%rd1], %fd8;
bar.sync 0;
shr.u32 %r10, %r1, 1;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB93_7;

BB93_4:
setp.ge.u32	%p3, %r3, %r10;
@%p3 bra BB93_6;

add.s32 %r9, %r10, %r3;
mul.wide.u32 %rd9, %r9, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd4, [%rd1];
ld.shared.f64 %fd5, [%rd11];
add.f64 %fd6, %fd4, %fd5;
st.shared.f64 [%rd1], %fd6;

BB93_6:
bar.sync 0;
shr.u32 %r10, %r10, 1;
setp.ne.s32	%p4, %r10, 0;
@%p4 bra BB93_4;

BB93_7:
setp.ne.s32	%p5, %r3, 0;
@%p5 bra BB93_9;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r2, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd14], %fd7;

BB93_9:
ret;
}

.visible .entry _Z7reduce3IdEvPT_S1_j(
.param .u64 _Z7reduce3IdEvPT_S1_j_param_0,
.param .u64 _Z7reduce3IdEvPT_S1_j_param_1,
.param .u32 _Z7reduce3IdEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<13>;
.reg .s64 %rd<17>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce3IdEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce3IdEvPT_S1_j_param_1];
ld.param.u32 %r9, [_Z7reduce3IdEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r10, %r1, 1;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r10, %r2, %r3;
setp.lt.u32	%p1, %r4, %r9;
@%p1 bra BB94_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB94_3;

BB94_2:
mul.wide.u32 %rd5, %r4, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];

BB94_3:
add.s32 %r5, %r4, %r2;
setp.ge.u32	%p2, %r5, %r9;
@%p2 bra BB94_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd12, %fd12, %fd9;

BB94_5:
mul.wide.u32 %rd9, %r3, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
shr.u32 %r12, %r2, 1;
setp.eq.s32	%p3, %r12, 0;
@%p3 bra BB94_9;

BB94_6:
setp.ge.u32	%p4, %r3, %r12;
@%p4 bra BB94_8;

add.s32 %r11, %r12, %r3;
mul.wide.u32 %rd11, %r11, 8;
add.s64 %rd13, %rd10, %rd11;
ld.shared.f64 %fd10, [%rd13];
add.f64 %fd12, %fd12, %fd10;
st.shared.f64 [%rd2], %fd12;

BB94_8:
bar.sync 0;
shr.u32 %r12, %r12, 1;
setp.ne.s32	%p5, %r12, 0;
@%p5 bra BB94_6;

BB94_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB94_11;

cvta.to.global.u64 %rd14, %rd3;
mul.wide.u32 %rd15, %r1, 8;
add.s64 %rd16, %rd14, %rd15;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd16], %fd11;

BB94_11:
ret;
}

.visible .entry _Z7reduce4IdLj512EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj512EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj512EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB95_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB95_3;

BB95_2:
ld.global.f64 %fd25, [%rd1];

BB95_3:
add.s32 %r9, %r4, 512;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB95_5;

ld.global.f64 %fd10, [%rd1+4096];
add.f64 %fd25, %fd25, %fd10;

BB95_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB95_9;

BB95_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB95_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB95_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB95_6;

BB95_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB95_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB95_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB95_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB95_13:
ret;
}

.visible .entry _Z7reduce4IdLj256EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj256EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj256EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB96_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB96_3;

BB96_2:
ld.global.f64 %fd25, [%rd1];

BB96_3:
add.s32 %r9, %r4, 256;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB96_5;

ld.global.f64 %fd10, [%rd1+2048];
add.f64 %fd25, %fd25, %fd10;

BB96_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB96_9;

BB96_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB96_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB96_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB96_6;

BB96_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB96_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB96_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB96_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB96_13:
ret;
}

.visible .entry _Z7reduce4IdLj128EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj128EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj128EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB97_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB97_3;

BB97_2:
ld.global.f64 %fd25, [%rd1];

BB97_3:
add.s32 %r9, %r4, 128;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB97_5;

ld.global.f64 %fd10, [%rd1+1024];
add.f64 %fd25, %fd25, %fd10;

BB97_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB97_9;

BB97_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB97_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB97_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB97_6;

BB97_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB97_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB97_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB97_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB97_13:
ret;
}

.visible .entry _Z7reduce4IdLj64EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce4IdLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj64EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj64EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB98_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB98_3;

BB98_2:
ld.global.f64 %fd25, [%rd1];

BB98_3:
add.s32 %r9, %r4, 64;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB98_5;

ld.global.f64 %fd10, [%rd1+512];
add.f64 %fd25, %fd25, %fd10;

BB98_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB98_9;

BB98_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB98_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB98_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB98_6;

BB98_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB98_11;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB98_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB98_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd14], %fd24;

BB98_13:
ret;
}

.visible .entry _Z7reduce4IdLj32EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce4IdLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj32EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj32EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB99_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB99_3;

BB99_2:
ld.global.f64 %fd23, [%rd1];

BB99_3:
add.s32 %r9, %r4, 32;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB99_5;

ld.global.f64 %fd10, [%rd1+256];
add.f64 %fd23, %fd23, %fd10;

BB99_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB99_9;

BB99_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB99_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd23, %fd23, %fd11;
st.shared.f64 [%rd2], %fd23;

BB99_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB99_6;

BB99_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB99_11;

ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd23, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB99_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB99_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd14], %fd22;

BB99_13:
ret;
}

.visible .entry _Z7reduce4IdLj16EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<22>;


ld.param.u64 %rd4, [_Z7reduce4IdLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj16EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj16EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB100_2;

mov.f64 %fd21, 0d0000000000000000;
bra.uni BB100_3;

BB100_2:
ld.global.f64 %fd21, [%rd1];

BB100_3:
add.s32 %r9, %r4, 16;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB100_5;

ld.global.f64 %fd10, [%rd1+128];
add.f64 %fd21, %fd21, %fd10;

BB100_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd21;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB100_9;

BB100_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB100_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd21, %fd21, %fd11;
st.shared.f64 [%rd2], %fd21;

BB100_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB100_6;

BB100_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB100_11;

ld.volatile.shared.f64 %fd12, [%rd2+64];
add.f64 %fd13, %fd21, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+32];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+16];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+8];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;

BB100_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB100_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd20, [__smem_d];
st.global.f64 [%rd14], %fd20;

BB100_13:
ret;
}

.visible .entry _Z7reduce4IdLj8EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<20>;


ld.param.u64 %rd4, [_Z7reduce4IdLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj8EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj8EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB101_2;

mov.f64 %fd19, 0d0000000000000000;
bra.uni BB101_3;

BB101_2:
ld.global.f64 %fd19, [%rd1];

BB101_3:
add.s32 %r9, %r4, 8;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB101_5;

ld.global.f64 %fd10, [%rd1+64];
add.f64 %fd19, %fd19, %fd10;

BB101_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd19;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB101_9;

BB101_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB101_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd19, %fd19, %fd11;
st.shared.f64 [%rd2], %fd19;

BB101_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB101_6;

BB101_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB101_11;

ld.volatile.shared.f64 %fd12, [%rd2+32];
add.f64 %fd13, %fd19, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+16];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+8];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;

BB101_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB101_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd18, [__smem_d];
st.global.f64 [%rd14], %fd18;

BB101_13:
ret;
}

.visible .entry _Z7reduce4IdLj4EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<18>;


ld.param.u64 %rd4, [_Z7reduce4IdLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj4EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj4EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB102_2;

mov.f64 %fd17, 0d0000000000000000;
bra.uni BB102_3;

BB102_2:
ld.global.f64 %fd17, [%rd1];

BB102_3:
add.s32 %r9, %r4, 4;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB102_5;

ld.global.f64 %fd10, [%rd1+32];
add.f64 %fd17, %fd17, %fd10;

BB102_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd17;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB102_9;

BB102_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB102_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd17, %fd17, %fd11;
st.shared.f64 [%rd2], %fd17;

BB102_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB102_6;

BB102_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB102_11;

ld.volatile.shared.f64 %fd12, [%rd2+16];
add.f64 %fd13, %fd17, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+8];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;

BB102_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB102_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd16, [__smem_d];
st.global.f64 [%rd14], %fd16;

BB102_13:
ret;
}

.visible .entry _Z7reduce4IdLj2EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<16>;


ld.param.u64 %rd4, [_Z7reduce4IdLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj2EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj2EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB103_2;

mov.f64 %fd15, 0d0000000000000000;
bra.uni BB103_3;

BB103_2:
ld.global.f64 %fd15, [%rd1];

BB103_3:
add.s32 %r9, %r4, 2;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB103_5;

ld.global.f64 %fd10, [%rd1+16];
add.f64 %fd15, %fd15, %fd10;

BB103_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd15;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB103_9;

BB103_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB103_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd11, [%rd11];
add.f64 %fd15, %fd15, %fd11;
st.shared.f64 [%rd2], %fd15;

BB103_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB103_6;

BB103_9:
setp.gt.u32	%p6, %r3, 31;
@%p6 bra BB103_11;

ld.volatile.shared.f64 %fd12, [%rd2+8];
add.f64 %fd13, %fd15, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;

BB103_11:
setp.ne.s32	%p7, %r3, 0;
@%p7 bra BB103_13;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd14, [__smem_d];
st.global.f64 [%rd14], %fd14;

BB103_13:
ret;
}

.visible .entry _Z7reduce4IdLj1EEvPT_S1_j(
.param .u64 _Z7reduce4IdLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce4IdLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce4IdLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<15>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce4IdLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce4IdLj1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce4IdLj1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r11, %ntid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r8, %r11, %r3;
setp.lt.u32	%p1, %r4, %r7;
mul.wide.u32 %rd6, %r4, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB104_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB104_3;

BB104_2:
ld.global.f64 %fd12, [%rd1];

BB104_3:
add.s32 %r9, %r4, 1;
setp.ge.u32	%p2, %r9, %r7;
@%p2 bra BB104_5;

ld.global.f64 %fd9, [%rd1+8];
add.f64 %fd12, %fd12, %fd9;

BB104_5:
mul.wide.u32 %rd7, %r3, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.lt.u32	%p3, %r11, 66;
@%p3 bra BB104_9;

BB104_6:
mov.u32 %r5, %r11;
shr.u32 %r11, %r5, 1;
setp.ge.u32	%p4, %r3, %r11;
@%p4 bra BB104_8;

add.s32 %r10, %r11, %r3;
mul.wide.u32 %rd9, %r10, 8;
add.s64 %rd11, %rd8, %rd9;
ld.shared.f64 %fd10, [%rd11];
add.f64 %fd12, %fd12, %fd10;
st.shared.f64 [%rd2], %fd12;

BB104_8:
bar.sync 0;
setp.gt.u32	%p5, %r5, 131;
@%p5 bra BB104_6;

BB104_9:
setp.ne.s32	%p6, %r3, 0;
@%p6 bra BB104_11;

cvta.to.global.u64 %rd12, %rd3;
mul.wide.u32 %rd13, %r1, 8;
add.s64 %rd14, %rd12, %rd13;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd14], %fd11;

BB104_11:
ret;
}

.visible .entry _Z7reduce5IdLj512EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj512EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj512EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj512EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<30>;


ld.param.u64 %rd4, [_Z7reduce5IdLj512EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj512EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj512EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB105_2;

mov.f64 %fd29, 0d0000000000000000;
bra.uni BB105_3;

BB105_2:
ld.global.f64 %fd29, [%rd1];

BB105_3:
add.s32 %r6, %r3, 512;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB105_5;

ld.global.f64 %fd12, [%rd1+4096];
add.f64 %fd29, %fd29, %fd12;

BB105_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd29;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB105_7;

ld.shared.f64 %fd13, [%rd2+2048];
add.f64 %fd29, %fd29, %fd13;
st.shared.f64 [%rd2], %fd29;

BB105_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB105_9;

ld.shared.f64 %fd14, [%rd2+1024];
add.f64 %fd29, %fd29, %fd14;
st.shared.f64 [%rd2], %fd29;

BB105_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB105_11;

ld.shared.f64 %fd15, [%rd2+512];
add.f64 %fd29, %fd29, %fd15;
st.shared.f64 [%rd2], %fd29;

BB105_11:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB105_13;

ld.volatile.shared.f64 %fd16, [%rd2+256];
add.f64 %fd17, %fd29, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+128];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+64];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+32];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+16];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+8];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;

BB105_13:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB105_15;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd28, [__smem_d];
st.global.f64 [%rd11], %fd28;

BB105_15:
ret;
}

.visible .entry _Z7reduce5IdLj256EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj256EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj256EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj256EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<27>;


ld.param.u64 %rd4, [_Z7reduce5IdLj256EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj256EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj256EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB106_2;

mov.f64 %fd26, 0d0000000000000000;
bra.uni BB106_3;

BB106_2:
ld.global.f64 %fd26, [%rd1];

BB106_3:
add.s32 %r6, %r3, 256;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB106_5;

ld.global.f64 %fd10, [%rd1+2048];
add.f64 %fd26, %fd26, %fd10;

BB106_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd26;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB106_7;

ld.shared.f64 %fd11, [%rd2+1024];
add.f64 %fd26, %fd26, %fd11;
st.shared.f64 [%rd2], %fd26;

BB106_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB106_9;

ld.shared.f64 %fd12, [%rd2+512];
add.f64 %fd26, %fd26, %fd12;
st.shared.f64 [%rd2], %fd26;

BB106_9:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB106_11;

ld.volatile.shared.f64 %fd13, [%rd2+256];
add.f64 %fd14, %fd26, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+128];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+64];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+32];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+16];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+8];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;

BB106_11:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB106_13;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd25, [__smem_d];
st.global.f64 [%rd11], %fd25;

BB106_13:
ret;
}

.visible .entry _Z7reduce5IdLj128EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj128EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj128EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj128EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce5IdLj128EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj128EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj128EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB107_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB107_3;

BB107_2:
ld.global.f64 %fd23, [%rd1];

BB107_3:
add.s32 %r6, %r3, 128;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB107_5;

ld.global.f64 %fd8, [%rd1+1024];
add.f64 %fd23, %fd23, %fd8;

BB107_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB107_7;

ld.shared.f64 %fd9, [%rd2+512];
add.f64 %fd23, %fd23, %fd9;
st.shared.f64 [%rd2], %fd23;

BB107_7:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB107_9;

ld.volatile.shared.f64 %fd10, [%rd2+256];
add.f64 %fd11, %fd23, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB107_9:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB107_11;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd11], %fd22;

BB107_11:
ret;
}

.visible .entry _Z7reduce5IdLj64EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj64EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj64EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj64EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<21>;


ld.param.u64 %rd4, [_Z7reduce5IdLj64EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj64EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj64EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB108_2;

mov.f64 %fd20, 0d0000000000000000;
bra.uni BB108_3;

BB108_2:
ld.global.f64 %fd20, [%rd1];

BB108_3:
add.s32 %r6, %r3, 64;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB108_5;

ld.global.f64 %fd6, [%rd1+512];
add.f64 %fd20, %fd20, %fd6;

BB108_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB108_7;

ld.volatile.shared.f64 %fd7, [%rd2+256];
add.f64 %fd8, %fd20, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+128];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+64];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+32];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+16];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+8];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;

BB108_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB108_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd19, [__smem_d];
st.global.f64 [%rd11], %fd19;

BB108_9:
ret;
}

.visible .entry _Z7reduce5IdLj32EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj32EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj32EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj32EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<19>;


ld.param.u64 %rd4, [_Z7reduce5IdLj32EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj32EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj32EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB109_2;

mov.f64 %fd18, 0d0000000000000000;
bra.uni BB109_3;

BB109_2:
ld.global.f64 %fd18, [%rd1];

BB109_3:
add.s32 %r6, %r3, 32;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB109_5;

ld.global.f64 %fd6, [%rd1+256];
add.f64 %fd18, %fd18, %fd6;

BB109_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB109_7;

ld.volatile.shared.f64 %fd7, [%rd2+128];
add.f64 %fd8, %fd18, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+64];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+32];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+16];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+8];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;

BB109_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB109_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd17, [__smem_d];
st.global.f64 [%rd11], %fd17;

BB109_9:
ret;
}

.visible .entry _Z7reduce5IdLj16EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj16EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj16EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj16EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<17>;


ld.param.u64 %rd4, [_Z7reduce5IdLj16EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj16EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj16EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB110_2;

mov.f64 %fd16, 0d0000000000000000;
bra.uni BB110_3;

BB110_2:
ld.global.f64 %fd16, [%rd1];

BB110_3:
add.s32 %r6, %r3, 16;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB110_5;

ld.global.f64 %fd6, [%rd1+128];
add.f64 %fd16, %fd16, %fd6;

BB110_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB110_7;

ld.volatile.shared.f64 %fd7, [%rd2+64];
add.f64 %fd8, %fd16, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+32];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+16];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+8];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;

BB110_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB110_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd15, [__smem_d];
st.global.f64 [%rd11], %fd15;

BB110_9:
ret;
}

.visible .entry _Z7reduce5IdLj8EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj8EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj8EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj8EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<15>;


ld.param.u64 %rd4, [_Z7reduce5IdLj8EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj8EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj8EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB111_2;

mov.f64 %fd14, 0d0000000000000000;
bra.uni BB111_3;

BB111_2:
ld.global.f64 %fd14, [%rd1];

BB111_3:
add.s32 %r6, %r3, 8;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB111_5;

ld.global.f64 %fd6, [%rd1+64];
add.f64 %fd14, %fd14, %fd6;

BB111_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB111_7;

ld.volatile.shared.f64 %fd7, [%rd2+32];
add.f64 %fd8, %fd14, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+16];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+8];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;

BB111_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB111_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd13, [__smem_d];
st.global.f64 [%rd11], %fd13;

BB111_9:
ret;
}

.visible .entry _Z7reduce5IdLj4EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj4EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj4EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj4EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce5IdLj4EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj4EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj4EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB112_2;

mov.f64 %fd12, 0d0000000000000000;
bra.uni BB112_3;

BB112_2:
ld.global.f64 %fd12, [%rd1];

BB112_3:
add.s32 %r6, %r3, 4;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB112_5;

ld.global.f64 %fd6, [%rd1+32];
add.f64 %fd12, %fd12, %fd6;

BB112_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB112_7;

ld.volatile.shared.f64 %fd7, [%rd2+16];
add.f64 %fd8, %fd12, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;
ld.volatile.shared.f64 %fd9, [%rd2+8];
add.f64 %fd10, %fd8, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;

BB112_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB112_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd11], %fd11;

BB112_9:
ret;
}

.visible .entry _Z7reduce5IdLj2EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj2EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj2EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj2EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<11>;


ld.param.u64 %rd4, [_Z7reduce5IdLj2EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce5IdLj2EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj2EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd5, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd6, %r3, 8;
add.s64 %rd1, %rd5, %rd6;
@%p1 bra BB113_2;

mov.f64 %fd10, 0d0000000000000000;
bra.uni BB113_3;

BB113_2:
ld.global.f64 %fd10, [%rd1];

BB113_3:
add.s32 %r6, %r3, 2;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB113_5;

ld.global.f64 %fd6, [%rd1+16];
add.f64 %fd10, %fd10, %fd6;

BB113_5:
mul.wide.u32 %rd7, %r2, 8;
mov.u64 %rd8, __smem_d;
add.s64 %rd2, %rd8, %rd7;
st.shared.f64 [%rd2], %fd10;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB113_7;

ld.volatile.shared.f64 %fd7, [%rd2+8];
add.f64 %fd8, %fd10, %fd7;
st.volatile.shared.f64 [%rd2], %fd8;

BB113_7:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB113_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd9, [__smem_d];
st.global.f64 [%rd11], %fd9;

BB113_9:
ret;
}

.visible .entry _Z7reduce5IdLj1EEvPT_S1_j(
.param .u64 _Z7reduce5IdLj1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce5IdLj1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce5IdLj1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<7>;
.reg .s64 %rd<12>;
.reg .f64 %fd<9>;


ld.param.u64 %rd3, [_Z7reduce5IdLj1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce5IdLj1EEvPT_S1_j_param_1];
ld.param.u32 %r4, [_Z7reduce5IdLj1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd4, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r5, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r3, %r5, %r2;
setp.lt.u32	%p1, %r3, %r4;
mul.wide.u32 %rd5, %r3, 8;
add.s64 %rd1, %rd4, %rd5;
@%p1 bra BB114_2;

mov.f64 %fd8, 0d0000000000000000;
bra.uni BB114_3;

BB114_2:
ld.global.f64 %fd8, [%rd1];

BB114_3:
add.s32 %r6, %r3, 1;
setp.ge.u32	%p2, %r6, %r4;
@%p2 bra BB114_5;

ld.global.f64 %fd6, [%rd1+8];
add.f64 %fd8, %fd8, %fd6;

BB114_5:
mul.wide.u32 %rd6, %r2, 8;
mov.u64 %rd7, __smem_d;
add.s64 %rd8, %rd7, %rd6;
st.shared.f64 [%rd8], %fd8;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB114_7;

cvta.to.global.u64 %rd9, %rd2;
mul.wide.u32 %rd10, %r1, 8;
add.s64 %rd11, %rd9, %rd10;
ld.shared.f64 %fd7, [__smem_d];
st.global.f64 [%rd11], %fd7;

BB114_7:
ret;
}

.visible .entry _Z7reduce6IdLj512ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj512ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<32>;


ld.param.u64 %rd4, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj512ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 10;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 10;
mov.f64 %fd31, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB115_1;
bra.uni BB115_2;

BB115_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];
add.f64 %fd13, %fd31, %fd12;
add.s32 %r10, %r11, 512;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd14, [%rd8];
add.f64 %fd31, %fd13, %fd14;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB115_1;

BB115_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd31;
bar.sync 0;
setp.gt.u32	%p3, %r2, 255;
@%p3 bra BB115_4;

ld.shared.f64 %fd15, [%rd2+2048];
add.f64 %fd31, %fd31, %fd15;
st.shared.f64 [%rd2], %fd31;

BB115_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 127;
@%p4 bra BB115_6;

ld.shared.f64 %fd16, [%rd2+1024];
add.f64 %fd31, %fd31, %fd16;
st.shared.f64 [%rd2], %fd31;

BB115_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 63;
@%p5 bra BB115_8;

ld.shared.f64 %fd17, [%rd2+512];
add.f64 %fd31, %fd31, %fd17;
st.shared.f64 [%rd2], %fd31;

BB115_8:
bar.sync 0;
setp.gt.u32	%p6, %r2, 31;
@%p6 bra BB115_10;

ld.volatile.shared.f64 %fd18, [%rd2+256];
add.f64 %fd19, %fd31, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+128];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+64];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+32];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+16];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;
ld.volatile.shared.f64 %fd28, [%rd2+8];
add.f64 %fd29, %fd27, %fd28;
st.volatile.shared.f64 [%rd2], %fd29;

BB115_10:
setp.ne.s32	%p7, %r2, 0;
@%p7 bra BB115_12;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd30, [__smem_d];
st.global.f64 [%rd13], %fd30;

BB115_12:
ret;
}

.visible .entry _Z7reduce6IdLj256ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj256ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<29>;


ld.param.u64 %rd4, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj256ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 9;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 9;
mov.f64 %fd28, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB116_1;
bra.uni BB116_2;

BB116_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd10, [%rd6];
add.f64 %fd11, %fd28, %fd10;
add.s32 %r10, %r11, 256;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd12, [%rd8];
add.f64 %fd28, %fd11, %fd12;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB116_1;

BB116_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd28;
bar.sync 0;
setp.gt.u32	%p3, %r2, 127;
@%p3 bra BB116_4;

ld.shared.f64 %fd13, [%rd2+1024];
add.f64 %fd28, %fd28, %fd13;
st.shared.f64 [%rd2], %fd28;

BB116_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB116_6;

ld.shared.f64 %fd14, [%rd2+512];
add.f64 %fd28, %fd28, %fd14;
st.shared.f64 [%rd2], %fd28;

BB116_6:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB116_8;

ld.volatile.shared.f64 %fd15, [%rd2+256];
add.f64 %fd16, %fd28, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+128];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+64];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+32];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+16];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;
ld.volatile.shared.f64 %fd25, [%rd2+8];
add.f64 %fd26, %fd24, %fd25;
st.volatile.shared.f64 [%rd2], %fd26;

BB116_8:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB116_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd27, [__smem_d];
st.global.f64 [%rd13], %fd27;

BB116_10:
ret;
}

.visible .entry _Z7reduce6IdLj128ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj128ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj128ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 8;
mov.f64 %fd25, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB117_1;
bra.uni BB117_2;

BB117_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd9, %fd25, %fd8;
add.s32 %r10, %r11, 128;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd10, [%rd8];
add.f64 %fd25, %fd9, %fd10;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB117_1;

BB117_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.gt.u32	%p3, %r2, 63;
@%p3 bra BB117_4;

ld.shared.f64 %fd11, [%rd2+512];
add.f64 %fd25, %fd25, %fd11;
st.shared.f64 [%rd2], %fd25;

BB117_4:
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB117_6;

ld.volatile.shared.f64 %fd12, [%rd2+256];
add.f64 %fd13, %fd25, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+128];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+64];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+32];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+16];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+8];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;

BB117_6:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB117_8;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd24, [__smem_d];
st.global.f64 [%rd13], %fd24;

BB117_8:
ret;
}

.visible .entry _Z7reduce6IdLj64ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj64ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<23>;


ld.param.u64 %rd4, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj64ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 7;
mov.f64 %fd22, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB118_1;
bra.uni BB118_2;

BB118_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd22, %fd6;
add.s32 %r10, %r11, 64;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd22, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB118_1;

BB118_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd22;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB118_4;

ld.volatile.shared.f64 %fd9, [%rd2+256];
add.f64 %fd10, %fd22, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+128];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+64];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+32];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+16];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+8];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;

BB118_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB118_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd21, [__smem_d];
st.global.f64 [%rd13], %fd21;

BB118_6:
ret;
}

.visible .entry _Z7reduce6IdLj32ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj32ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<21>;


ld.param.u64 %rd4, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj32ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 6;
mov.f64 %fd20, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB119_1;
bra.uni BB119_2;

BB119_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd20, %fd6;
add.s32 %r10, %r11, 32;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd20, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB119_1;

BB119_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd20;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB119_4;

ld.volatile.shared.f64 %fd9, [%rd2+128];
add.f64 %fd10, %fd20, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+64];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+32];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+16];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+8];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;

BB119_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB119_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd19, [__smem_d];
st.global.f64 [%rd13], %fd19;

BB119_6:
ret;
}

.visible .entry _Z7reduce6IdLj16ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj16ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<19>;


ld.param.u64 %rd4, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj16ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 5;
mov.f64 %fd18, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB120_1;
bra.uni BB120_2;

BB120_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd18, %fd6;
add.s32 %r10, %r11, 16;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd18, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB120_1;

BB120_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd18;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB120_4;

ld.volatile.shared.f64 %fd9, [%rd2+64];
add.f64 %fd10, %fd18, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+32];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+16];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+8];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;

BB120_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB120_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd17, [__smem_d];
st.global.f64 [%rd13], %fd17;

BB120_6:
ret;
}

.visible .entry _Z7reduce6IdLj8ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj8ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<17>;


ld.param.u64 %rd4, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj8ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 4;
mov.f64 %fd16, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB121_1;
bra.uni BB121_2;

BB121_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd16, %fd6;
add.s32 %r10, %r11, 8;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd16, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB121_1;

BB121_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd16;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB121_4;

ld.volatile.shared.f64 %fd9, [%rd2+32];
add.f64 %fd10, %fd16, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+16];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;
ld.volatile.shared.f64 %fd13, [%rd2+8];
add.f64 %fd14, %fd12, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;

BB121_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB121_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd15, [__smem_d];
st.global.f64 [%rd13], %fd15;

BB121_6:
ret;
}

.visible .entry _Z7reduce6IdLj4ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj4ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<15>;


ld.param.u64 %rd4, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj4ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 3;
mov.f64 %fd14, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB122_1;
bra.uni BB122_2;

BB122_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd14, %fd6;
add.s32 %r10, %r11, 4;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd14, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB122_1;

BB122_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd14;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB122_4;

ld.volatile.shared.f64 %fd9, [%rd2+16];
add.f64 %fd10, %fd14, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;
ld.volatile.shared.f64 %fd11, [%rd2+8];
add.f64 %fd12, %fd10, %fd11;
st.volatile.shared.f64 [%rd2], %fd12;

BB122_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB122_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd13, [__smem_d];
st.global.f64 [%rd13], %fd13;

BB122_6:
ret;
}

.visible .entry _Z7reduce6IdLj2ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj2ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<13>;


ld.param.u64 %rd4, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj2ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 2;
mov.f64 %fd12, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB123_1;
bra.uni BB123_2;

BB123_1:
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd6, [%rd6];
add.f64 %fd7, %fd12, %fd6;
add.s32 %r10, %r11, 2;
mul.wide.u32 %rd7, %r10, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd8, [%rd8];
add.f64 %fd12, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB123_1;

BB123_2:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd12;
bar.sync 0;
setp.gt.u32	%p3, %r2, 31;
@%p3 bra BB123_4;

ld.volatile.shared.f64 %fd9, [%rd2+8];
add.f64 %fd10, %fd12, %fd9;
st.volatile.shared.f64 [%rd2], %fd10;

BB123_4:
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB123_6;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd11, [__smem_d];
st.global.f64 [%rd13], %fd11;

BB123_6:
ret;
}

.visible .entry _Z7reduce6IdLj1ELb1EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj1ELb1EEvPT_S1_j_param_2
)
{
.reg .pred %p<4>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<11>;


ld.param.u64 %rd3, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj1ELb1EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r8, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r8, %r2;
mov.u32 %r9, %nctaid.x;
shl.b32 %r4, %r9, 1;
mov.f64 %fd10, 0d0000000000000000;
setp.lt.u32	%p1, %r11, %r7;
@%p1 bra BB124_1;
bra.uni BB124_2;

BB124_1:
mul.wide.u32 %rd4, %r11, 8;
add.s64 %rd5, %rd1, %rd4;
ld.global.f64 %fd6, [%rd5];
add.f64 %fd7, %fd10, %fd6;
add.s32 %r10, %r11, 1;
mul.wide.u32 %rd6, %r10, 8;
add.s64 %rd7, %rd1, %rd6;
ld.global.f64 %fd8, [%rd7];
add.f64 %fd10, %fd7, %fd8;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p2, %r11, %r7;
@%p2 bra BB124_1;

BB124_2:
mul.wide.u32 %rd8, %r2, 8;
mov.u64 %rd9, __smem_d;
add.s64 %rd10, %rd9, %rd8;
st.shared.f64 [%rd10], %fd10;
bar.sync 0;
setp.ne.s32	%p3, %r2, 0;
@%p3 bra BB124_4;

cvta.to.global.u64 %rd11, %rd2;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd9, [__smem_d];
st.global.f64 [%rd13], %fd9;

BB124_4:
ret;
}

.visible .entry _Z7reduce6IdLj512ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj512ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<9>;
.reg .s32 %r<13>;
.reg .s64 %rd<14>;
.reg .f64 %fd<43>;


ld.param.u64 %rd4, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj512ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 10;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 10;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB125_2;

mov.f64 %fd40, 0d0000000000000000;
bra.uni BB125_6;

BB125_2:
mov.f64 %fd41, 0d0000000000000000;

BB125_3:
mov.f64 %fd1, %fd41;
mul.wide.u32 %rd5, %r12, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd14, [%rd6];
add.f64 %fd42, %fd1, %fd14;
add.s32 %r5, %r12, 512;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB125_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd15, [%rd8];
add.f64 %fd42, %fd42, %fd15;

BB125_5:
mov.f64 %fd41, %fd42;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f64 %fd40, %fd41;
@%p3 bra BB125_3;

BB125_6:
mov.f64 %fd39, %fd40;
mul.wide.u32 %rd9, %r1, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd39;
bar.sync 0;
setp.gt.u32	%p4, %r1, 255;
@%p4 bra BB125_8;

ld.shared.f64 %fd16, [%rd2+2048];
add.f64 %fd39, %fd39, %fd16;
st.shared.f64 [%rd2], %fd39;

BB125_8:
mov.f64 %fd38, %fd39;
bar.sync 0;
setp.gt.u32	%p5, %r1, 127;
@%p5 bra BB125_10;

ld.shared.f64 %fd17, [%rd2+1024];
add.f64 %fd38, %fd38, %fd17;
st.shared.f64 [%rd2], %fd38;

BB125_10:
mov.f64 %fd37, %fd38;
bar.sync 0;
setp.gt.u32	%p6, %r1, 63;
@%p6 bra BB125_12;

ld.shared.f64 %fd18, [%rd2+512];
add.f64 %fd37, %fd37, %fd18;
st.shared.f64 [%rd2], %fd37;

BB125_12:
bar.sync 0;
setp.gt.u32	%p7, %r1, 31;
@%p7 bra BB125_14;

ld.volatile.shared.f64 %fd19, [%rd2+256];
add.f64 %fd20, %fd37, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+128];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+64];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;
ld.volatile.shared.f64 %fd25, [%rd2+32];
add.f64 %fd26, %fd24, %fd25;
st.volatile.shared.f64 [%rd2], %fd26;
ld.volatile.shared.f64 %fd27, [%rd2+16];
add.f64 %fd28, %fd26, %fd27;
st.volatile.shared.f64 [%rd2], %fd28;
ld.volatile.shared.f64 %fd29, [%rd2+8];
add.f64 %fd30, %fd28, %fd29;
st.volatile.shared.f64 [%rd2], %fd30;

BB125_14:
setp.ne.s32	%p8, %r1, 0;
@%p8 bra BB125_16;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd31, [__smem_d];
st.global.f64 [%rd13], %fd31;

BB125_16:
ret;
}

.visible .entry _Z7reduce6IdLj256ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj256ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<8>;
.reg .s32 %r<13>;
.reg .s64 %rd<14>;
.reg .f64 %fd<38>;


ld.param.u64 %rd4, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r7, [_Z7reduce6IdLj256ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r8, %ctaid.x;
shl.b32 %r9, %r8, 9;
mov.u32 %r1, %tid.x;
add.s32 %r12, %r9, %r1;
mov.u32 %r10, %nctaid.x;
shl.b32 %r3, %r10, 9;
setp.lt.u32	%p1, %r12, %r7;
@%p1 bra BB126_2;

mov.f64 %fd35, 0d0000000000000000;
bra.uni BB126_6;

BB126_2:
mov.f64 %fd36, 0d0000000000000000;

BB126_3:
mov.f64 %fd1, %fd36;
mul.wide.u32 %rd5, %r12, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd12, [%rd6];
add.f64 %fd37, %fd1, %fd12;
add.s32 %r5, %r12, 256;
setp.ge.u32	%p2, %r5, %r7;
@%p2 bra BB126_5;

mul.wide.u32 %rd7, %r5, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd13, [%rd8];
add.f64 %fd37, %fd37, %fd13;

BB126_5:
mov.f64 %fd36, %fd37;
add.s32 %r12, %r12, %r3;
setp.lt.u32	%p3, %r12, %r7;
mov.f64 %fd35, %fd36;
@%p3 bra BB126_3;

BB126_6:
mov.f64 %fd34, %fd35;
mul.wide.u32 %rd9, %r1, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd34;
bar.sync 0;
setp.gt.u32	%p4, %r1, 127;
@%p4 bra BB126_8;

ld.shared.f64 %fd14, [%rd2+1024];
add.f64 %fd34, %fd34, %fd14;
st.shared.f64 [%rd2], %fd34;

BB126_8:
mov.f64 %fd33, %fd34;
bar.sync 0;
setp.gt.u32	%p5, %r1, 63;
@%p5 bra BB126_10;

ld.shared.f64 %fd15, [%rd2+512];
add.f64 %fd33, %fd33, %fd15;
st.shared.f64 [%rd2], %fd33;

BB126_10:
bar.sync 0;
setp.gt.u32	%p6, %r1, 31;
@%p6 bra BB126_12;

ld.volatile.shared.f64 %fd16, [%rd2+256];
add.f64 %fd17, %fd33, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+128];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+64];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;
ld.volatile.shared.f64 %fd22, [%rd2+32];
add.f64 %fd23, %fd21, %fd22;
st.volatile.shared.f64 [%rd2], %fd23;
ld.volatile.shared.f64 %fd24, [%rd2+16];
add.f64 %fd25, %fd23, %fd24;
st.volatile.shared.f64 [%rd2], %fd25;
ld.volatile.shared.f64 %fd26, [%rd2+8];
add.f64 %fd27, %fd25, %fd26;
st.volatile.shared.f64 [%rd2], %fd27;

BB126_12:
setp.ne.s32	%p7, %r1, 0;
@%p7 bra BB126_14;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r8, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd28, [__smem_d];
st.global.f64 [%rd13], %fd28;

BB126_14:
ret;
}

.visible .entry _Z7reduce6IdLj128ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj128ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<7>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<33>;


ld.param.u64 %rd4, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj128ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 8;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 8;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB127_2;

mov.f64 %fd30, 0d0000000000000000;
bra.uni BB127_6;

BB127_2:
mov.f64 %fd31, 0d0000000000000000;

BB127_3:
mov.f64 %fd1, %fd31;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd10, [%rd6];
add.f64 %fd32, %fd1, %fd10;
add.s32 %r6, %r11, 128;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB127_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd11, [%rd8];
add.f64 %fd32, %fd32, %fd11;

BB127_5:
mov.f64 %fd31, %fd32;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd30, %fd31;
@%p3 bra BB127_3;

BB127_6:
mov.f64 %fd29, %fd30;
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd29;
bar.sync 0;
setp.gt.u32	%p4, %r2, 63;
@%p4 bra BB127_8;

ld.shared.f64 %fd12, [%rd2+512];
add.f64 %fd29, %fd29, %fd12;
st.shared.f64 [%rd2], %fd29;

BB127_8:
bar.sync 0;
setp.gt.u32	%p5, %r2, 31;
@%p5 bra BB127_10;

ld.volatile.shared.f64 %fd13, [%rd2+256];
add.f64 %fd14, %fd29, %fd13;
st.volatile.shared.f64 [%rd2], %fd14;
ld.volatile.shared.f64 %fd15, [%rd2+128];
add.f64 %fd16, %fd14, %fd15;
st.volatile.shared.f64 [%rd2], %fd16;
ld.volatile.shared.f64 %fd17, [%rd2+64];
add.f64 %fd18, %fd16, %fd17;
st.volatile.shared.f64 [%rd2], %fd18;
ld.volatile.shared.f64 %fd19, [%rd2+32];
add.f64 %fd20, %fd18, %fd19;
st.volatile.shared.f64 [%rd2], %fd20;
ld.volatile.shared.f64 %fd21, [%rd2+16];
add.f64 %fd22, %fd20, %fd21;
st.volatile.shared.f64 [%rd2], %fd22;
ld.volatile.shared.f64 %fd23, [%rd2+8];
add.f64 %fd24, %fd22, %fd23;
st.volatile.shared.f64 [%rd2], %fd24;

BB127_10:
setp.ne.s32	%p6, %r2, 0;
@%p6 bra BB127_12;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd25, [__smem_d];
st.global.f64 [%rd13], %fd25;

BB127_12:
ret;
}

.visible .entry _Z7reduce6IdLj64ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj64ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<28>;


ld.param.u64 %rd4, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj64ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 7;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 7;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB128_2;

mov.f64 %fd25, 0d0000000000000000;
bra.uni BB128_6;

BB128_2:
mov.f64 %fd26, 0d0000000000000000;

BB128_3:
mov.f64 %fd1, %fd26;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd27, %fd1, %fd8;
add.s32 %r6, %r11, 64;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB128_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd27, %fd27, %fd9;

BB128_5:
mov.f64 %fd26, %fd27;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd25, %fd26;
@%p3 bra BB128_3;

BB128_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd25;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB128_8;

ld.volatile.shared.f64 %fd10, [%rd2+256];
add.f64 %fd11, %fd25, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+128];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+64];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+32];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+16];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;
ld.volatile.shared.f64 %fd20, [%rd2+8];
add.f64 %fd21, %fd19, %fd20;
st.volatile.shared.f64 [%rd2], %fd21;

BB128_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB128_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd22, [__smem_d];
st.global.f64 [%rd13], %fd22;

BB128_10:
ret;
}

.visible .entry _Z7reduce6IdLj32ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj32ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<26>;


ld.param.u64 %rd4, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj32ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 6;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 6;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB129_2;

mov.f64 %fd23, 0d0000000000000000;
bra.uni BB129_6;

BB129_2:
mov.f64 %fd24, 0d0000000000000000;

BB129_3:
mov.f64 %fd1, %fd24;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd25, %fd1, %fd8;
add.s32 %r6, %r11, 32;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB129_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd25, %fd25, %fd9;

BB129_5:
mov.f64 %fd24, %fd25;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd23, %fd24;
@%p3 bra BB129_3;

BB129_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd23;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB129_8;

ld.volatile.shared.f64 %fd10, [%rd2+128];
add.f64 %fd11, %fd23, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+64];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+32];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+16];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;
ld.volatile.shared.f64 %fd18, [%rd2+8];
add.f64 %fd19, %fd17, %fd18;
st.volatile.shared.f64 [%rd2], %fd19;

BB129_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB129_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd20, [__smem_d];
st.global.f64 [%rd13], %fd20;

BB129_10:
ret;
}

.visible .entry _Z7reduce6IdLj16ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj16ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<24>;


ld.param.u64 %rd4, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj16ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 5;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 5;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB130_2;

mov.f64 %fd21, 0d0000000000000000;
bra.uni BB130_6;

BB130_2:
mov.f64 %fd22, 0d0000000000000000;

BB130_3:
mov.f64 %fd1, %fd22;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd23, %fd1, %fd8;
add.s32 %r6, %r11, 16;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB130_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd23, %fd23, %fd9;

BB130_5:
mov.f64 %fd22, %fd23;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd21, %fd22;
@%p3 bra BB130_3;

BB130_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd21;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB130_8;

ld.volatile.shared.f64 %fd10, [%rd2+64];
add.f64 %fd11, %fd21, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+32];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+16];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;
ld.volatile.shared.f64 %fd16, [%rd2+8];
add.f64 %fd17, %fd15, %fd16;
st.volatile.shared.f64 [%rd2], %fd17;

BB130_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB130_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd18, [__smem_d];
st.global.f64 [%rd13], %fd18;

BB130_10:
ret;
}

.visible .entry _Z7reduce6IdLj8ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj8ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<22>;


ld.param.u64 %rd4, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj8ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 4;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 4;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB131_2;

mov.f64 %fd19, 0d0000000000000000;
bra.uni BB131_6;

BB131_2:
mov.f64 %fd20, 0d0000000000000000;

BB131_3:
mov.f64 %fd1, %fd20;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd21, %fd1, %fd8;
add.s32 %r6, %r11, 8;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB131_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd21, %fd21, %fd9;

BB131_5:
mov.f64 %fd20, %fd21;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd19, %fd20;
@%p3 bra BB131_3;

BB131_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd19;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB131_8;

ld.volatile.shared.f64 %fd10, [%rd2+32];
add.f64 %fd11, %fd19, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+16];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;
ld.volatile.shared.f64 %fd14, [%rd2+8];
add.f64 %fd15, %fd13, %fd14;
st.volatile.shared.f64 [%rd2], %fd15;

BB131_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB131_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd16, [__smem_d];
st.global.f64 [%rd13], %fd16;

BB131_10:
ret;
}

.visible .entry _Z7reduce6IdLj4ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj4ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<20>;


ld.param.u64 %rd4, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj4ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 3;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 3;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB132_2;

mov.f64 %fd17, 0d0000000000000000;
bra.uni BB132_6;

BB132_2:
mov.f64 %fd18, 0d0000000000000000;

BB132_3:
mov.f64 %fd1, %fd18;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd19, %fd1, %fd8;
add.s32 %r6, %r11, 4;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB132_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd19, %fd19, %fd9;

BB132_5:
mov.f64 %fd18, %fd19;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd17, %fd18;
@%p3 bra BB132_3;

BB132_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd17;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB132_8;

ld.volatile.shared.f64 %fd10, [%rd2+16];
add.f64 %fd11, %fd17, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;
ld.volatile.shared.f64 %fd12, [%rd2+8];
add.f64 %fd13, %fd11, %fd12;
st.volatile.shared.f64 [%rd2], %fd13;

BB132_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB132_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd14, [__smem_d];
st.global.f64 [%rd13], %fd14;

BB132_10:
ret;
}

.visible .entry _Z7reduce6IdLj2ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj2ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<6>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<18>;


ld.param.u64 %rd4, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd3, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj2ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 2;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 2;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB133_2;

mov.f64 %fd15, 0d0000000000000000;
bra.uni BB133_6;

BB133_2:
mov.f64 %fd16, 0d0000000000000000;

BB133_3:
mov.f64 %fd1, %fd16;
mul.wide.u32 %rd5, %r11, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd8, [%rd6];
add.f64 %fd17, %fd1, %fd8;
add.s32 %r6, %r11, 2;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB133_5;

mul.wide.u32 %rd7, %r6, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd9, [%rd8];
add.f64 %fd17, %fd17, %fd9;

BB133_5:
mov.f64 %fd16, %fd17;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd15, %fd16;
@%p3 bra BB133_3;

BB133_6:
mul.wide.u32 %rd9, %r2, 8;
mov.u64 %rd10, __smem_d;
add.s64 %rd2, %rd10, %rd9;
st.shared.f64 [%rd2], %fd15;
bar.sync 0;
setp.gt.u32	%p4, %r2, 31;
@%p4 bra BB133_8;

ld.volatile.shared.f64 %fd10, [%rd2+8];
add.f64 %fd11, %fd15, %fd10;
st.volatile.shared.f64 [%rd2], %fd11;

BB133_8:
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB133_10;

cvta.to.global.u64 %rd11, %rd3;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd12, [__smem_d];
st.global.f64 [%rd13], %fd12;

BB133_10:
ret;
}

.visible .entry _Z7reduce6IdLj1ELb0EEvPT_S1_j(
.param .u64 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_0,
.param .u64 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_1,
.param .u32 _Z7reduce6IdLj1ELb0EEvPT_S1_j_param_2
)
{
.reg .pred %p<5>;
.reg .s32 %r<12>;
.reg .s64 %rd<14>;
.reg .f64 %fd<16>;


ld.param.u64 %rd3, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_0];
ld.param.u64 %rd2, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_1];
ld.param.u32 %r8, [_Z7reduce6IdLj1ELb0EEvPT_S1_j_param_2];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r1, %ctaid.x;
shl.b32 %r9, %r1, 1;
mov.u32 %r2, %tid.x;
add.s32 %r11, %r9, %r2;
mov.u32 %r10, %nctaid.x;
shl.b32 %r4, %r10, 1;
setp.lt.u32	%p1, %r11, %r8;
@%p1 bra BB134_2;

mov.f64 %fd13, 0d0000000000000000;
bra.uni BB134_6;

BB134_2:
mov.f64 %fd14, 0d0000000000000000;

BB134_3:
mov.f64 %fd1, %fd14;
mul.wide.u32 %rd4, %r11, 8;
add.s64 %rd5, %rd1, %rd4;
ld.global.f64 %fd8, [%rd5];
add.f64 %fd15, %fd1, %fd8;
add.s32 %r6, %r11, 1;
setp.ge.u32	%p2, %r6, %r8;
@%p2 bra BB134_5;

mul.wide.u32 %rd6, %r6, 8;
add.s64 %rd7, %rd1, %rd6;
ld.global.f64 %fd9, [%rd7];
add.f64 %fd15, %fd15, %fd9;

BB134_5:
mov.f64 %fd14, %fd15;
add.s32 %r11, %r11, %r4;
setp.lt.u32	%p3, %r11, %r8;
mov.f64 %fd13, %fd14;
@%p3 bra BB134_3;

BB134_6:
mul.wide.u32 %rd8, %r2, 8;
mov.u64 %rd9, __smem_d;
add.s64 %rd10, %rd9, %rd8;
st.shared.f64 [%rd10], %fd13;
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB134_8;

cvta.to.global.u64 %rd11, %rd2;
mul.wide.u32 %rd12, %r1, 8;
add.s64 %rd13, %rd11, %rd12;
ld.shared.f64 %fd10, [__smem_d];
st.global.f64 [%rd13], %fd10;

BB134_8:
ret;
}


