# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/CMP_ERROR.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/CMP_GT.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/CNT.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/CU.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/DP.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/Factorial.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/MUL.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/MUX.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/new/REG.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_ad.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_and.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_done_stat_reg.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_err_stat_reg.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_mux4.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_reg.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_top.v" \
"../../../../Single_Cycle_with_Factorial_GPIO.srcs/sim_1/new/tb_fact_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
