<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-xcv-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-xcv-defs.h</h1><a href="cvmx-xcv-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-xcv-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon xcv.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_XCV_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_XCV_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_BATCH_CRD_RET CVMX_XCV_BATCH_CRD_RET_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_BATCH_CRD_RET_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_BATCH_CRD_RET not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000100ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-xcv-defs_8h.html#a29f96e0dbf0da4804ebc95e0966c4242">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_BATCH_CRD_RET (CVMX_ADD_IO_SEG(0x00011800DB000100ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_COMP_CTL CVMX_XCV_COMP_CTL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_COMP_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_COMP_CTL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000020ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-xcv-defs_8h.html#af8b5b7c072b00243a3b3781d72ca7a32">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_COMP_CTL (CVMX_ADD_IO_SEG(0x00011800DB000020ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_CTL CVMX_XCV_CTL_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_CTL not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000030ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-xcv-defs_8h.html#aecb7209c8daf1d870fb2072f256f4571">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_CTL (CVMX_ADD_IO_SEG(0x00011800DB000030ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_DLL_CTL CVMX_XCV_DLL_CTL_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_DLL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_DLL_CTL not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000010ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-xcv-defs_8h.html#a657d3578dfe728e7c5335a83890c55e2">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_DLL_CTL (CVMX_ADD_IO_SEG(0x00011800DB000010ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_ECO CVMX_XCV_ECO_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_ECO not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000200ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-xcv-defs_8h.html#aed32c8bc52f82cc35de48e522066ab36">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_ECO (CVMX_ADD_IO_SEG(0x00011800DB000200ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_INBND_STATUS CVMX_XCV_INBND_STATUS_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_INBND_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_INBND_STATUS not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000080ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-xcv-defs_8h.html#a53bd51767a20dc02fdc8eeb8737b9b69">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_INBND_STATUS (CVMX_ADD_IO_SEG(0x00011800DB000080ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_INT CVMX_XCV_INT_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_INT not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000040ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-xcv-defs_8h.html#a49e36b61666ec9d11993c0073376cac7">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_INT (CVMX_ADD_IO_SEG(0x00011800DB000040ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_RESET CVMX_XCV_RESET_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XCV_RESET_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XCV_RESET not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800DB000000ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-xcv-defs_8h.html#a78ecc96e5ccc4ed647dde60b24170add">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XCV_RESET (CVMX_ADD_IO_SEG(0x00011800DB000000ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">/**</span>
<a name="l00145"></a>00145 <span class="comment"> * cvmx_xcv_batch_crd_ret</span>
<a name="l00146"></a>00146 <span class="comment"> */</span>
<a name="l00147"></a><a class="code" href="unioncvmx__xcv__batch__crd__ret.html">00147</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__batch__crd__ret.html" title="cvmx_xcv_batch_crd_ret">cvmx_xcv_batch_crd_ret</a> {
<a name="l00148"></a><a class="code" href="unioncvmx__xcv__batch__crd__ret.html#ad14b5d4f2e257886728f9a4003e41e4e">00148</a>     uint64_t <a class="code" href="unioncvmx__xcv__batch__crd__ret.html#ad14b5d4f2e257886728f9a4003e41e4e">u64</a>;
<a name="l00149"></a><a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html">00149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html">cvmx_xcv_batch_crd_ret_s</a> {
<a name="l00150"></a>00150 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a40914be84d7dbb75b00d590218a3b056">reserved_1_63</a>                : 63;
<a name="l00152"></a>00152     uint64_t <a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a542c4d4e53aa1d6578a902c4da9091ad">crd_ret</a>                      : 1;  <span class="comment">/**&lt; In case of the reset event, when this register is written XCV sends out the</span>
<a name="l00153"></a>00153 <span class="comment">                                                         initial credit batch to BGX. Initial credit value of 16. The write will only</span>
<a name="l00154"></a>00154 <span class="comment">                                                         take effect when XCV_RESET[ENABLE] is set. */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#else</span>
<a name="l00156"></a><a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a542c4d4e53aa1d6578a902c4da9091ad">00156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a542c4d4e53aa1d6578a902c4da9091ad">crd_ret</a>                      : 1;
<a name="l00157"></a><a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a40914be84d7dbb75b00d590218a3b056">00157</a>     uint64_t <a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html#a40914be84d7dbb75b00d590218a3b056">reserved_1_63</a>                : 63;
<a name="l00158"></a>00158 <span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__batch__crd__ret.html#a5f348b6c5b887d55a87e8a93819299e5">s</a>;
<a name="l00160"></a><a class="code" href="unioncvmx__xcv__batch__crd__ret.html#a6a90b62374ce5867df4e23f1d1e9bbb2">00160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__batch__crd__ret_1_1cvmx__xcv__batch__crd__ret__s.html">cvmx_xcv_batch_crd_ret_s</a>       <a class="code" href="unioncvmx__xcv__batch__crd__ret.html#a6a90b62374ce5867df4e23f1d1e9bbb2">cn73xx</a>;
<a name="l00161"></a>00161 };
<a name="l00162"></a><a class="code" href="cvmx-xcv-defs_8h.html#ab7553f2bbbe0edecdbf171f1d8ce0843">00162</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__batch__crd__ret.html" title="cvmx_xcv_batch_crd_ret">cvmx_xcv_batch_crd_ret</a> <a class="code" href="unioncvmx__xcv__batch__crd__ret.html" title="cvmx_xcv_batch_crd_ret">cvmx_xcv_batch_crd_ret_t</a>;
<a name="l00163"></a>00163 <span class="comment"></span>
<a name="l00164"></a>00164 <span class="comment">/**</span>
<a name="l00165"></a>00165 <span class="comment"> * cvmx_xcv_comp_ctl</span>
<a name="l00166"></a>00166 <span class="comment"> *</span>
<a name="l00167"></a>00167 <span class="comment"> * This register controls programmable compensation.</span>
<a name="l00168"></a>00168 <span class="comment"> *</span>
<a name="l00169"></a>00169 <span class="comment"> */</span>
<a name="l00170"></a><a class="code" href="unioncvmx__xcv__comp__ctl.html">00170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__comp__ctl.html" title="cvmx_xcv_comp_ctl">cvmx_xcv_comp_ctl</a> {
<a name="l00171"></a><a class="code" href="unioncvmx__xcv__comp__ctl.html#a726cd976450bc2fa4022f0747cb60eed">00171</a>     uint64_t <a class="code" href="unioncvmx__xcv__comp__ctl.html#a726cd976450bc2fa4022f0747cb60eed">u64</a>;
<a name="l00172"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html">00172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html">cvmx_xcv_comp_ctl_s</a> {
<a name="l00173"></a>00173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a28e5b6e8cd5381900f67b207be3f7bcb">drv_byp</a>                      : 1;  <span class="comment">/**&lt; When set, bypass the compensation controller and use</span>
<a name="l00175"></a>00175 <span class="comment">                                                         DRV_NCTL and DRV_PCTL. */</span>
<a name="l00176"></a>00176     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#afe3bc52203ae8dbab6acb0a867287dbf">reserved_61_62</a>               : 2;
<a name="l00177"></a>00177     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a4b7b5769facfb1c65c5e4e7ac1476f01">cmp_pctl</a>                     : 5;  <span class="comment">/**&lt; PCTL drive strength from the hardware compensation controller. */</span>
<a name="l00178"></a>00178     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3e98b1aa3d6f02ad3e26aef2f9e3f23f">reserved_53_55</a>               : 3;
<a name="l00179"></a>00179     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a9083c10c0dcc9085d8b09b00e7643ea4">cmp_nctl</a>                     : 5;  <span class="comment">/**&lt; NCTL drive strength from the hardware compensation controller. */</span>
<a name="l00180"></a>00180     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa001e1e4d6bb850c4004db1ae72e342b">reserved_45_47</a>               : 3;
<a name="l00181"></a>00181     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ae1d230dade9f8a8722ce816e63aa35c5">drv_pctl</a>                     : 5;  <span class="comment">/**&lt; PCTL drive strength to use in bypass mode.</span>
<a name="l00182"></a>00182 <span class="comment">                                                         Reset value of 13 is for 50 ohm termination. */</span>
<a name="l00183"></a>00183     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a086d700c25be1a79b60da661c243d893">reserved_37_39</a>               : 3;
<a name="l00184"></a>00184     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a627ef47f78bcc17e4b8e15c832a3b242">drv_nctl</a>                     : 5;  <span class="comment">/**&lt; NCTL drive strength to use in bypass mode.</span>
<a name="l00185"></a>00185 <span class="comment">                                                         Reset value of 12 is for 50 ohm termination. */</span>
<a name="l00186"></a>00186     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3db77991525b6433a4c55befc30ff8e3">reserved_31_31</a>               : 1;
<a name="l00187"></a>00187     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aad2de50694ca0d1022ccfd610375aea4">pctl_lock</a>                    : 1;  <span class="comment">/**&lt; PCTL lock. */</span>
<a name="l00188"></a>00188     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab3bf15509f76e6c8f60320a29a58cd40">pctl_sat</a>                     : 1;  <span class="comment">/**&lt; PCTL saturate. */</span>
<a name="l00189"></a>00189     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab6a57b3c98578c4f213f56979a892540">reserved_28_28</a>               : 1;
<a name="l00190"></a>00190     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a89156d26942a1bf6a498fc928cf5da2e">nctl_lock</a>                    : 1;  <span class="comment">/**&lt; NCTL lock. */</span>
<a name="l00191"></a>00191     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ac97847be74513734741ae5eef705e48b">reserved_1_26</a>                : 26;
<a name="l00192"></a>00192     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa34e1ee7ffd9c77aa98c3b72db82332c">nctl_sat</a>                     : 1;  <span class="comment">/**&lt; NCTL saturate. */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#else</span>
<a name="l00194"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa34e1ee7ffd9c77aa98c3b72db82332c">00194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa34e1ee7ffd9c77aa98c3b72db82332c">nctl_sat</a>                     : 1;
<a name="l00195"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ac97847be74513734741ae5eef705e48b">00195</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ac97847be74513734741ae5eef705e48b">reserved_1_26</a>                : 26;
<a name="l00196"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a89156d26942a1bf6a498fc928cf5da2e">00196</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a89156d26942a1bf6a498fc928cf5da2e">nctl_lock</a>                    : 1;
<a name="l00197"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab6a57b3c98578c4f213f56979a892540">00197</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab6a57b3c98578c4f213f56979a892540">reserved_28_28</a>               : 1;
<a name="l00198"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab3bf15509f76e6c8f60320a29a58cd40">00198</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ab3bf15509f76e6c8f60320a29a58cd40">pctl_sat</a>                     : 1;
<a name="l00199"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aad2de50694ca0d1022ccfd610375aea4">00199</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aad2de50694ca0d1022ccfd610375aea4">pctl_lock</a>                    : 1;
<a name="l00200"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3db77991525b6433a4c55befc30ff8e3">00200</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3db77991525b6433a4c55befc30ff8e3">reserved_31_31</a>               : 1;
<a name="l00201"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a627ef47f78bcc17e4b8e15c832a3b242">00201</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a627ef47f78bcc17e4b8e15c832a3b242">drv_nctl</a>                     : 5;
<a name="l00202"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a086d700c25be1a79b60da661c243d893">00202</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a086d700c25be1a79b60da661c243d893">reserved_37_39</a>               : 3;
<a name="l00203"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ae1d230dade9f8a8722ce816e63aa35c5">00203</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#ae1d230dade9f8a8722ce816e63aa35c5">drv_pctl</a>                     : 5;
<a name="l00204"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa001e1e4d6bb850c4004db1ae72e342b">00204</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#aa001e1e4d6bb850c4004db1ae72e342b">reserved_45_47</a>               : 3;
<a name="l00205"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a9083c10c0dcc9085d8b09b00e7643ea4">00205</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a9083c10c0dcc9085d8b09b00e7643ea4">cmp_nctl</a>                     : 5;
<a name="l00206"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3e98b1aa3d6f02ad3e26aef2f9e3f23f">00206</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a3e98b1aa3d6f02ad3e26aef2f9e3f23f">reserved_53_55</a>               : 3;
<a name="l00207"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a4b7b5769facfb1c65c5e4e7ac1476f01">00207</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a4b7b5769facfb1c65c5e4e7ac1476f01">cmp_pctl</a>                     : 5;
<a name="l00208"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#afe3bc52203ae8dbab6acb0a867287dbf">00208</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#afe3bc52203ae8dbab6acb0a867287dbf">reserved_61_62</a>               : 2;
<a name="l00209"></a><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a28e5b6e8cd5381900f67b207be3f7bcb">00209</a>     uint64_t <a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html#a28e5b6e8cd5381900f67b207be3f7bcb">drv_byp</a>                      : 1;
<a name="l00210"></a>00210 <span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__comp__ctl.html#aef9369578b0058c139d8391b944aa0f9">s</a>;
<a name="l00212"></a><a class="code" href="unioncvmx__xcv__comp__ctl.html#a344f6a89075d1d062a1ff9c69791f163">00212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__comp__ctl_1_1cvmx__xcv__comp__ctl__s.html">cvmx_xcv_comp_ctl_s</a>            <a class="code" href="unioncvmx__xcv__comp__ctl.html#a344f6a89075d1d062a1ff9c69791f163">cn73xx</a>;
<a name="l00213"></a>00213 };
<a name="l00214"></a><a class="code" href="cvmx-xcv-defs_8h.html#a7d4cefb38731da9867f8644a7ec03910">00214</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__comp__ctl.html" title="cvmx_xcv_comp_ctl">cvmx_xcv_comp_ctl</a> <a class="code" href="unioncvmx__xcv__comp__ctl.html" title="cvmx_xcv_comp_ctl">cvmx_xcv_comp_ctl_t</a>;
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">/**</span>
<a name="l00217"></a>00217 <span class="comment"> * cvmx_xcv_ctl</span>
<a name="l00218"></a>00218 <span class="comment"> *</span>
<a name="l00219"></a>00219 <span class="comment"> * This register contains the status control bits.</span>
<a name="l00220"></a>00220 <span class="comment"> *</span>
<a name="l00221"></a>00221 <span class="comment"> */</span>
<a name="l00222"></a><a class="code" href="unioncvmx__xcv__ctl.html">00222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__ctl.html" title="cvmx_xcv_ctl">cvmx_xcv_ctl</a> {
<a name="l00223"></a><a class="code" href="unioncvmx__xcv__ctl.html#aee2597831541b788abf2c3a4042f7900">00223</a>     uint64_t <a class="code" href="unioncvmx__xcv__ctl.html#aee2597831541b788abf2c3a4042f7900">u64</a>;
<a name="l00224"></a><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html">00224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html">cvmx_xcv_ctl_s</a> {
<a name="l00225"></a>00225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a02e4d17f13fd679cee2d70f74f330bd7">reserved_4_63</a>                : 60;
<a name="l00227"></a>00227     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a410ee570b7a28d42803a0cfe055aefff">lpbk_ext</a>                     : 1;  <span class="comment">/**&lt; Enable external loopback mode. External loopback loops the RX datapath to the TX</span>
<a name="l00228"></a>00228 <span class="comment">                                                         datapath. For correct operation, the following CSRs must be configured:</span>
<a name="l00229"></a>00229 <span class="comment">                                                         * XCV_CTL[SPEED]          = 0x2.</span>
<a name="l00230"></a>00230 <span class="comment">                                                         * XCV_DLL_CTL[REFCLK_SEL] = 1.</span>
<a name="l00231"></a>00231 <span class="comment">                                                         * XCV_RESET[CLKRST]       = 1. */</span>
<a name="l00232"></a>00232     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a690307e99349a1f03c2b246e454207f9">lpbk_int</a>                     : 1;  <span class="comment">/**&lt; Enable internal loopback mode. Internal loopback loops the TX datapath to the RX</span>
<a name="l00233"></a>00233 <span class="comment">                                                         datapath. For correct operation, the following CSRs must be configured:</span>
<a name="l00234"></a>00234 <span class="comment">                                                         * XCV_CTL[SPEED]          = 0x2.</span>
<a name="l00235"></a>00235 <span class="comment">                                                         * XCV_DLL_CTL[REFCLK_SEL] = 0.</span>
<a name="l00236"></a>00236 <span class="comment">                                                         * XCV_RESET[CLKRST]       = 0. */</span>
<a name="l00237"></a>00237     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#ab5be30f938f3c20023347d57f7915676">speed</a>                        : 2;  <span class="comment">/**&lt; XCV operational speed:</span>
<a name="l00238"></a>00238 <span class="comment">                                                         0x0 = 10 Mbps.</span>
<a name="l00239"></a>00239 <span class="comment">                                                         0x1 = 100 Mbps.</span>
<a name="l00240"></a>00240 <span class="comment">                                                         0x2 = 1Gbps.</span>
<a name="l00241"></a>00241 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#else</span>
<a name="l00243"></a><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#ab5be30f938f3c20023347d57f7915676">00243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#ab5be30f938f3c20023347d57f7915676">speed</a>                        : 2;
<a name="l00244"></a><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a690307e99349a1f03c2b246e454207f9">00244</a>     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a690307e99349a1f03c2b246e454207f9">lpbk_int</a>                     : 1;
<a name="l00245"></a><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a410ee570b7a28d42803a0cfe055aefff">00245</a>     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a410ee570b7a28d42803a0cfe055aefff">lpbk_ext</a>                     : 1;
<a name="l00246"></a><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a02e4d17f13fd679cee2d70f74f330bd7">00246</a>     uint64_t <a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html#a02e4d17f13fd679cee2d70f74f330bd7">reserved_4_63</a>                : 60;
<a name="l00247"></a>00247 <span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__ctl.html#a845372804ad03dec1f93046fd1bc8bed">s</a>;
<a name="l00249"></a><a class="code" href="unioncvmx__xcv__ctl.html#afe5f8f2234b641b71e2e5a05efa87403">00249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__ctl_1_1cvmx__xcv__ctl__s.html">cvmx_xcv_ctl_s</a>                 <a class="code" href="unioncvmx__xcv__ctl.html#afe5f8f2234b641b71e2e5a05efa87403">cn73xx</a>;
<a name="l00250"></a>00250 };
<a name="l00251"></a><a class="code" href="cvmx-xcv-defs_8h.html#a2a6f3225bc3f3ef2341c8db81a8d4481">00251</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__ctl.html" title="cvmx_xcv_ctl">cvmx_xcv_ctl</a> <a class="code" href="unioncvmx__xcv__ctl.html" title="cvmx_xcv_ctl">cvmx_xcv_ctl_t</a>;
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">/**</span>
<a name="l00254"></a>00254 <span class="comment"> * cvmx_xcv_dll_ctl</span>
<a name="l00255"></a>00255 <span class="comment"> *</span>
<a name="l00256"></a>00256 <span class="comment"> * The RGMII timing specification requires that devices transmit clock and</span>
<a name="l00257"></a>00257 <span class="comment"> * data synchronously. The specification requires external sources (namely</span>
<a name="l00258"></a>00258 <span class="comment"> * the PC board trace routes) to introduce the appropriate 1.5 to 2.0 ns of</span>
<a name="l00259"></a>00259 <span class="comment"> * delay.</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * To eliminate the need for the PC board delays, the RGMII interface has optional</span>
<a name="l00262"></a>00262 <span class="comment"> * on-board DLLs for both transmit and receive. For correct operation, at most one</span>
<a name="l00263"></a>00263 <span class="comment"> * of the transmitter, board, or receiver involved in an RGMII link should</span>
<a name="l00264"></a>00264 <span class="comment"> * introduce delay. By default/reset, the RGMII receivers delay the received clock,</span>
<a name="l00265"></a>00265 <span class="comment"> * and the RGMII transmitters do not delay the transmitted clock. Whether this</span>
<a name="l00266"></a>00266 <span class="comment"> * default works as-is with a given link partner depends on the behavior of the</span>
<a name="l00267"></a>00267 <span class="comment"> * link partner and the PC board.</span>
<a name="l00268"></a>00268 <span class="comment"> *</span>
<a name="l00269"></a>00269 <span class="comment"> * These are the possible modes of RGMII receive operation:</span>
<a name="l00270"></a>00270 <span class="comment"> *</span>
<a name="l00271"></a>00271 <span class="comment"> * * XCV_DLL_CTL[CLKRX_BYP] = 0 (reset value) - The RGMII</span>
<a name="l00272"></a>00272 <span class="comment"> * receive interface introduces clock delay using its internal DLL.</span>
<a name="l00273"></a>00273 <span class="comment"> * This mode is appropriate if neither the remote</span>
<a name="l00274"></a>00274 <span class="comment"> * transmitter nor the PC board delays the clock.</span>
<a name="l00275"></a>00275 <span class="comment"> *</span>
<a name="l00276"></a>00276 <span class="comment"> * * XCV_DLL_CTL[CLKRX_BYP] = 1, [CLKRX_SET] = 0x0 - The</span>
<a name="l00277"></a>00277 <span class="comment"> * RGMII receive interface introduces no clock delay. This mode</span>
<a name="l00278"></a>00278 <span class="comment"> * is appropriate if either the remote transmitter or the PC board</span>
<a name="l00279"></a>00279 <span class="comment"> * delays the clock.</span>
<a name="l00280"></a>00280 <span class="comment"> *</span>
<a name="l00281"></a>00281 <span class="comment"> * These are the possible modes of RGMII transmit operation:</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> * * XCV_DLL_CTL[CLKTX_BYP] = 1, [CLKTX_SET] = 0x0 (reset value) -</span>
<a name="l00284"></a>00284 <span class="comment"> * The RGMII transmit interface introduces no clock</span>
<a name="l00285"></a>00285 <span class="comment"> * delay. This mode is appropriate is either the remote receiver</span>
<a name="l00286"></a>00286 <span class="comment"> * or the PC board delays the clock.</span>
<a name="l00287"></a>00287 <span class="comment"> *</span>
<a name="l00288"></a>00288 <span class="comment"> * * XCV_DLL_CTL[CLKTX_BYP] = 0 - The RGMII transmit</span>
<a name="l00289"></a>00289 <span class="comment"> * interface introduces clock delay using its internal DLL.</span>
<a name="l00290"></a>00290 <span class="comment"> * This mode is appropriate if neither the remote receiver</span>
<a name="l00291"></a>00291 <span class="comment"> * nor the PC board delays the clock.</span>
<a name="l00292"></a>00292 <span class="comment"> */</span>
<a name="l00293"></a><a class="code" href="unioncvmx__xcv__dll__ctl.html">00293</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__dll__ctl.html" title="cvmx_xcv_dll_ctl">cvmx_xcv_dll_ctl</a> {
<a name="l00294"></a><a class="code" href="unioncvmx__xcv__dll__ctl.html#a477a2842729a75425b899d782228dce3">00294</a>     uint64_t <a class="code" href="unioncvmx__xcv__dll__ctl.html#a477a2842729a75425b899d782228dce3">u64</a>;
<a name="l00295"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html">00295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html">cvmx_xcv_dll_ctl_s</a> {
<a name="l00296"></a>00296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#afd5698aa03a7cdf2e9bd5f813cd206ad">reserved_32_63</a>               : 32;
<a name="l00298"></a>00298     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a9928f3a88671e213d7a6e8b8564c2f94">lock</a>                         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00299"></a>00299     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a38436dd2aea3a9aa27764819a292e335">clk_set</a>                      : 7;  <span class="comment">/**&lt; The clock delay as determined by the on-board hardware DLL. */</span>
<a name="l00300"></a>00300     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#ac874097d9c0049473cc969f4eafd19ca">clkrx_byp</a>                    : 1;  <span class="comment">/**&lt; Bypass the RX clock delay setting.</span>
<a name="l00301"></a>00301 <span class="comment">                                                         Skews RXC from RXD, RXCTL.</span>
<a name="l00302"></a>00302 <span class="comment">                                                         By default, hardware internally shifts the RXC clock</span>
<a name="l00303"></a>00303 <span class="comment">                                                         to sample RXD,RXCTL assuming clock and data and</span>
<a name="l00304"></a>00304 <span class="comment">                                                         sourced synchronously from the link partner. */</span>
<a name="l00305"></a>00305     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a95ae4638bc4dc0ecf8c12f02fbcde383">clkrx_set</a>                    : 7;  <span class="comment">/**&lt; RX clock delay setting to use in bypass mode.</span>
<a name="l00306"></a>00306 <span class="comment">                                                         Skews RXC from RXD. */</span>
<a name="l00307"></a>00307     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#abe905929cee1ff223dba27ef05c11960">clktx_byp</a>                    : 1;  <span class="comment">/**&lt; Bypass the TX clock delay setting.</span>
<a name="l00308"></a>00308 <span class="comment">                                                         Skews TXC from TXD, TXCTL.</span>
<a name="l00309"></a>00309 <span class="comment">                                                         By default, clock and data and sourced</span>
<a name="l00310"></a>00310 <span class="comment">                                                         synchronously. */</span>
<a name="l00311"></a>00311     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#aa0713d1c115ffc69774e58a469aa5e10">clktx_set</a>                    : 7;  <span class="comment">/**&lt; TX clock delay setting to use in bypass mode.</span>
<a name="l00312"></a>00312 <span class="comment">                                                         Skews TXC from TXD. */</span>
<a name="l00313"></a>00313     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a18b1768f3390bfd5384fa88326306378">reserved_2_7</a>                 : 6;
<a name="l00314"></a>00314     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a118f1916a8412ccb3ee9a31a15b6e5fb">refclk_sel</a>                   : 2;  <span class="comment">/**&lt; Select the reference clock to use.  Normal RGMII specification requires a 125MHz</span>
<a name="l00315"></a>00315 <span class="comment">                                                         oscillator.</span>
<a name="l00316"></a>00316 <span class="comment">                                                         To reduce system cost, a 500MHz coprocessor clock can be divided down and remove the</span>
<a name="l00317"></a>00317 <span class="comment">                                                         requirements for the external oscillator. Additionally, in some well defined systems, the</span>
<a name="l00318"></a>00318 <span class="comment">                                                         link partner may be able to source the RXC. The RGMII would operate correctly in 1000Mbs</span>
<a name="l00319"></a>00319 <span class="comment">                                                         mode only.</span>
<a name="l00320"></a>00320 <span class="comment">                                                         0x0 = RGMII REFCLK.</span>
<a name="l00321"></a>00321 <span class="comment">                                                         0x1 = RGMII RXC (1000Mbs only).</span>
<a name="l00322"></a>00322 <span class="comment">                                                         0x2 = Divided coprocessor clock.</span>
<a name="l00323"></a>00323 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00324"></a>00324 <span class="preprocessor">#else</span>
<a name="l00325"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a118f1916a8412ccb3ee9a31a15b6e5fb">00325</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a118f1916a8412ccb3ee9a31a15b6e5fb">refclk_sel</a>                   : 2;
<a name="l00326"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a18b1768f3390bfd5384fa88326306378">00326</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a18b1768f3390bfd5384fa88326306378">reserved_2_7</a>                 : 6;
<a name="l00327"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#aa0713d1c115ffc69774e58a469aa5e10">00327</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#aa0713d1c115ffc69774e58a469aa5e10">clktx_set</a>                    : 7;
<a name="l00328"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#abe905929cee1ff223dba27ef05c11960">00328</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#abe905929cee1ff223dba27ef05c11960">clktx_byp</a>                    : 1;
<a name="l00329"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a95ae4638bc4dc0ecf8c12f02fbcde383">00329</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a95ae4638bc4dc0ecf8c12f02fbcde383">clkrx_set</a>                    : 7;
<a name="l00330"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#ac874097d9c0049473cc969f4eafd19ca">00330</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#ac874097d9c0049473cc969f4eafd19ca">clkrx_byp</a>                    : 1;
<a name="l00331"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a38436dd2aea3a9aa27764819a292e335">00331</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a38436dd2aea3a9aa27764819a292e335">clk_set</a>                      : 7;
<a name="l00332"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a9928f3a88671e213d7a6e8b8564c2f94">00332</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#a9928f3a88671e213d7a6e8b8564c2f94">lock</a>                         : 1;
<a name="l00333"></a><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#afd5698aa03a7cdf2e9bd5f813cd206ad">00333</a>     uint64_t <a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html#afd5698aa03a7cdf2e9bd5f813cd206ad">reserved_32_63</a>               : 32;
<a name="l00334"></a>00334 <span class="preprocessor">#endif</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__dll__ctl.html#ac3f5f652ef063b341771c58af63f9c2a">s</a>;
<a name="l00336"></a><a class="code" href="unioncvmx__xcv__dll__ctl.html#a565e321d33b3a7c9daffdcd257e57cf5">00336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__dll__ctl_1_1cvmx__xcv__dll__ctl__s.html">cvmx_xcv_dll_ctl_s</a>             <a class="code" href="unioncvmx__xcv__dll__ctl.html#a565e321d33b3a7c9daffdcd257e57cf5">cn73xx</a>;
<a name="l00337"></a>00337 };
<a name="l00338"></a><a class="code" href="cvmx-xcv-defs_8h.html#af514a9b7990db858f23e1a6482b52a5e">00338</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__dll__ctl.html" title="cvmx_xcv_dll_ctl">cvmx_xcv_dll_ctl</a> <a class="code" href="unioncvmx__xcv__dll__ctl.html" title="cvmx_xcv_dll_ctl">cvmx_xcv_dll_ctl_t</a>;
<a name="l00339"></a>00339 <span class="comment"></span>
<a name="l00340"></a>00340 <span class="comment">/**</span>
<a name="l00341"></a>00341 <span class="comment"> * cvmx_xcv_eco</span>
<a name="l00342"></a>00342 <span class="comment"> */</span>
<a name="l00343"></a><a class="code" href="unioncvmx__xcv__eco.html">00343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__eco.html" title="cvmx_xcv_eco">cvmx_xcv_eco</a> {
<a name="l00344"></a><a class="code" href="unioncvmx__xcv__eco.html#a21636309af1a22809c81617b3dd2a7c2">00344</a>     uint64_t <a class="code" href="unioncvmx__xcv__eco.html#a21636309af1a22809c81617b3dd2a7c2">u64</a>;
<a name="l00345"></a><a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html">00345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html">cvmx_xcv_eco_s</a> {
<a name="l00346"></a>00346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a8efa0c1b26030b205f71dd7c4a30a564">reserved_16_63</a>               : 48;
<a name="l00348"></a>00348     uint64_t <a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a2fd50608e3e31d8cd2b986c33c55cb08">eco_rw</a>                       : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a2fd50608e3e31d8cd2b986c33c55cb08">00350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a2fd50608e3e31d8cd2b986c33c55cb08">eco_rw</a>                       : 16;
<a name="l00351"></a><a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a8efa0c1b26030b205f71dd7c4a30a564">00351</a>     uint64_t <a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html#a8efa0c1b26030b205f71dd7c4a30a564">reserved_16_63</a>               : 48;
<a name="l00352"></a>00352 <span class="preprocessor">#endif</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__eco.html#aae8765020e84b962fdb169b96c1600a3">s</a>;
<a name="l00354"></a><a class="code" href="unioncvmx__xcv__eco.html#a0759cd9f8445014fc8c3f9caef5587a1">00354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__eco_1_1cvmx__xcv__eco__s.html">cvmx_xcv_eco_s</a>                 <a class="code" href="unioncvmx__xcv__eco.html#a0759cd9f8445014fc8c3f9caef5587a1">cn73xx</a>;
<a name="l00355"></a>00355 };
<a name="l00356"></a><a class="code" href="cvmx-xcv-defs_8h.html#a16b242f5a708549f6b7f7a88c0c84633">00356</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__eco.html" title="cvmx_xcv_eco">cvmx_xcv_eco</a> <a class="code" href="unioncvmx__xcv__eco.html" title="cvmx_xcv_eco">cvmx_xcv_eco_t</a>;
<a name="l00357"></a>00357 <span class="comment"></span>
<a name="l00358"></a>00358 <span class="comment">/**</span>
<a name="l00359"></a>00359 <span class="comment"> * cvmx_xcv_inbnd_status</span>
<a name="l00360"></a>00360 <span class="comment"> *</span>
<a name="l00361"></a>00361 <span class="comment"> * This register contains RGMII in-band status.</span>
<a name="l00362"></a>00362 <span class="comment"> *</span>
<a name="l00363"></a>00363 <span class="comment"> */</span>
<a name="l00364"></a><a class="code" href="unioncvmx__xcv__inbnd__status.html">00364</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__inbnd__status.html" title="cvmx_xcv_inbnd_status">cvmx_xcv_inbnd_status</a> {
<a name="l00365"></a><a class="code" href="unioncvmx__xcv__inbnd__status.html#a1291541170a19edfd7807775c29262c1">00365</a>     uint64_t <a class="code" href="unioncvmx__xcv__inbnd__status.html#a1291541170a19edfd7807775c29262c1">u64</a>;
<a name="l00366"></a><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html">00366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html">cvmx_xcv_inbnd_status_s</a> {
<a name="l00367"></a>00367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a861eb6c38997cfe3b65e92467f23d760">reserved_4_63</a>                : 60;
<a name="l00369"></a>00369     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a579c6d10d9a46aeddca790f64cb2deb8">duplex</a>                       : 1;  <span class="comment">/**&lt; RGMII in-band status - link duplex:</span>
<a name="l00370"></a>00370 <span class="comment">                                                         0 = Half-duplex.</span>
<a name="l00371"></a>00371 <span class="comment">                                                         1 = Full-duplex. */</span>
<a name="l00372"></a>00372     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a476183464e7ad23f101a5bc9cee5d905">speed</a>                        : 2;  <span class="comment">/**&lt; RGMII in-band status - link speed:</span>
<a name="l00373"></a>00373 <span class="comment">                                                         0x0 = 10 Mbps.</span>
<a name="l00374"></a>00374 <span class="comment">                                                         0x1 = 100 Mbps.</span>
<a name="l00375"></a>00375 <span class="comment">                                                         0x2 = 1000 Mbps.</span>
<a name="l00376"></a>00376 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00377"></a>00377     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#adc5fa86df82d1565345620170fdbe2af">link</a>                         : 1;  <span class="comment">/**&lt; RGMII in-band status - link enable/up:</span>
<a name="l00378"></a>00378 <span class="comment">                                                         0 = Link down.</span>
<a name="l00379"></a>00379 <span class="comment">                                                         1 = Link up. */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#else</span>
<a name="l00381"></a><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#adc5fa86df82d1565345620170fdbe2af">00381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#adc5fa86df82d1565345620170fdbe2af">link</a>                         : 1;
<a name="l00382"></a><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a476183464e7ad23f101a5bc9cee5d905">00382</a>     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a476183464e7ad23f101a5bc9cee5d905">speed</a>                        : 2;
<a name="l00383"></a><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a579c6d10d9a46aeddca790f64cb2deb8">00383</a>     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a579c6d10d9a46aeddca790f64cb2deb8">duplex</a>                       : 1;
<a name="l00384"></a><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a861eb6c38997cfe3b65e92467f23d760">00384</a>     uint64_t <a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html#a861eb6c38997cfe3b65e92467f23d760">reserved_4_63</a>                : 60;
<a name="l00385"></a>00385 <span class="preprocessor">#endif</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__inbnd__status.html#accb4b10b61e846a7e258beb1502e69c5">s</a>;
<a name="l00387"></a><a class="code" href="unioncvmx__xcv__inbnd__status.html#a91cea0f3796ec5dbb673b3fbbb78395d">00387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__inbnd__status_1_1cvmx__xcv__inbnd__status__s.html">cvmx_xcv_inbnd_status_s</a>        <a class="code" href="unioncvmx__xcv__inbnd__status.html#a91cea0f3796ec5dbb673b3fbbb78395d">cn73xx</a>;
<a name="l00388"></a>00388 };
<a name="l00389"></a><a class="code" href="cvmx-xcv-defs_8h.html#a2960bbfef94a193716a2c7f67a52a13c">00389</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__inbnd__status.html" title="cvmx_xcv_inbnd_status">cvmx_xcv_inbnd_status</a> <a class="code" href="unioncvmx__xcv__inbnd__status.html" title="cvmx_xcv_inbnd_status">cvmx_xcv_inbnd_status_t</a>;
<a name="l00390"></a>00390 <span class="comment"></span>
<a name="l00391"></a>00391 <span class="comment">/**</span>
<a name="l00392"></a>00392 <span class="comment"> * cvmx_xcv_int</span>
<a name="l00393"></a>00393 <span class="comment"> *</span>
<a name="l00394"></a>00394 <span class="comment"> * This register controls interrupts.</span>
<a name="l00395"></a>00395 <span class="comment"> *</span>
<a name="l00396"></a>00396 <span class="comment"> */</span>
<a name="l00397"></a><a class="code" href="unioncvmx__xcv__int.html">00397</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__int.html" title="cvmx_xcv_int">cvmx_xcv_int</a> {
<a name="l00398"></a><a class="code" href="unioncvmx__xcv__int.html#a5f4a5b35b1ae924fd02ac050399bea07">00398</a>     uint64_t <a class="code" href="unioncvmx__xcv__int.html#a5f4a5b35b1ae924fd02ac050399bea07">u64</a>;
<a name="l00399"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html">00399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html">cvmx_xcv_int_s</a> {
<a name="l00400"></a>00400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a84e69bff6ed3ea11e354b3b7f36b0f50">reserved_7_63</a>                : 57;
<a name="l00402"></a>00402     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a36790c891c49af3260d5ada39b8541a8">tx_ovrflw</a>                    : 1;  <span class="comment">/**&lt; TX FIFO overflow. */</span>
<a name="l00403"></a>00403     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ae2e471b97c67be439a04d7bb3b3d2c9d">tx_undflw</a>                    : 1;  <span class="comment">/**&lt; TX FIFO underflow. */</span>
<a name="l00404"></a>00404     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a1a38ccbd58849ccc2a8cf8cf64b01db7">incomp_byte</a>                  : 1;  <span class="comment">/**&lt; Flags the incomplete byte cases for 10/100 mode. */</span>
<a name="l00405"></a>00405     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a13f8b34b92fc247c275900656b164002">duplex</a>                       : 1;  <span class="comment">/**&lt; Flags the in-band status change on link duplex. */</span>
<a name="l00406"></a>00406     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ac49d03e6dee06e3bc147cab65817c41b">reserved_2_2</a>                 : 1;
<a name="l00407"></a>00407     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a511992bdb45f7e4e5d05cfe40d118cd9">speed</a>                        : 1;  <span class="comment">/**&lt; Flags the in-band status change on link speed. */</span>
<a name="l00408"></a>00408     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a0cecc2c60961f3d317d0bdb05ee543d2">link</a>                         : 1;  <span class="comment">/**&lt; Flags the in-band status change on link up/down status. */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#else</span>
<a name="l00410"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a0cecc2c60961f3d317d0bdb05ee543d2">00410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a0cecc2c60961f3d317d0bdb05ee543d2">link</a>                         : 1;
<a name="l00411"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a511992bdb45f7e4e5d05cfe40d118cd9">00411</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a511992bdb45f7e4e5d05cfe40d118cd9">speed</a>                        : 1;
<a name="l00412"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ac49d03e6dee06e3bc147cab65817c41b">00412</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ac49d03e6dee06e3bc147cab65817c41b">reserved_2_2</a>                 : 1;
<a name="l00413"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a13f8b34b92fc247c275900656b164002">00413</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a13f8b34b92fc247c275900656b164002">duplex</a>                       : 1;
<a name="l00414"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a1a38ccbd58849ccc2a8cf8cf64b01db7">00414</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a1a38ccbd58849ccc2a8cf8cf64b01db7">incomp_byte</a>                  : 1;
<a name="l00415"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ae2e471b97c67be439a04d7bb3b3d2c9d">00415</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#ae2e471b97c67be439a04d7bb3b3d2c9d">tx_undflw</a>                    : 1;
<a name="l00416"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a36790c891c49af3260d5ada39b8541a8">00416</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a36790c891c49af3260d5ada39b8541a8">tx_ovrflw</a>                    : 1;
<a name="l00417"></a><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a84e69bff6ed3ea11e354b3b7f36b0f50">00417</a>     uint64_t <a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html#a84e69bff6ed3ea11e354b3b7f36b0f50">reserved_7_63</a>                : 57;
<a name="l00418"></a>00418 <span class="preprocessor">#endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__int.html#a7e52e49565b0a388ef1e76183d75f0e3">s</a>;
<a name="l00420"></a><a class="code" href="unioncvmx__xcv__int.html#a0c185cb9224e6fc53bf0e4e5c1c63c2e">00420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__int_1_1cvmx__xcv__int__s.html">cvmx_xcv_int_s</a>                 <a class="code" href="unioncvmx__xcv__int.html#a0c185cb9224e6fc53bf0e4e5c1c63c2e">cn73xx</a>;
<a name="l00421"></a>00421 };
<a name="l00422"></a><a class="code" href="cvmx-xcv-defs_8h.html#a768188e23736e19b520a046f0984d29a">00422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__int.html" title="cvmx_xcv_int">cvmx_xcv_int</a> <a class="code" href="unioncvmx__xcv__int.html" title="cvmx_xcv_int">cvmx_xcv_int_t</a>;
<a name="l00423"></a>00423 <span class="comment"></span>
<a name="l00424"></a>00424 <span class="comment">/**</span>
<a name="l00425"></a>00425 <span class="comment"> * cvmx_xcv_reset</span>
<a name="l00426"></a>00426 <span class="comment"> *</span>
<a name="l00427"></a>00427 <span class="comment"> * This register controls reset.</span>
<a name="l00428"></a>00428 <span class="comment"> *</span>
<a name="l00429"></a>00429 <span class="comment"> */</span>
<a name="l00430"></a><a class="code" href="unioncvmx__xcv__reset.html">00430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__reset.html" title="cvmx_xcv_reset">cvmx_xcv_reset</a> {
<a name="l00431"></a><a class="code" href="unioncvmx__xcv__reset.html#a411a332f64207ba031743c169ad752af">00431</a>     uint64_t <a class="code" href="unioncvmx__xcv__reset.html#a411a332f64207ba031743c169ad752af">u64</a>;
<a name="l00432"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html">00432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html">cvmx_xcv_reset_s</a> {
<a name="l00433"></a>00433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a36a33f1f79d9279ea2dcb637605caea8">enable</a>                       : 1;  <span class="comment">/**&lt; Port enable. */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a25621fb6370f4d868bbb48c3c9cabde1">reserved_16_62</a>               : 47;
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a4ff0d6806704bec9632894d3d73c9639">clkrst</a>                       : 1;  <span class="comment">/**&lt; DLL CLK reset.  CLKRST must be set if DLL bypass mode</span>
<a name="l00437"></a>00437 <span class="comment">                                                         XCV_DLL_CTL[CLKRX_BYP,CLKTX_BYP] is used. */</span>
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a798f64164085af6ad595b670f8b5f4d5">reserved_12_14</a>               : 3;
<a name="l00439"></a>00439     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a69a046a7bdf755c32e823fcfa5460baa">dllrst</a>                       : 1;  <span class="comment">/**&lt; DLL reset. */</span>
<a name="l00440"></a>00440     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a3a8c6f10dcb46d38985a31e845d72713">reserved_8_10</a>                : 3;
<a name="l00441"></a>00441     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ad3ef0f934fa1f9c4a726282446a67dad">comp</a>                         : 1;  <span class="comment">/**&lt; Compensation enable. */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ac604b9c86bc6824b507256213ed6ba8d">reserved_4_6</a>                 : 3;
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a5728f01bfba9ad7ac12f8cee86979c72">tx_pkt_rst_n</a>                 : 1;  <span class="comment">/**&lt; Packet reset for TX. */</span>
<a name="l00444"></a>00444     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a952d2cb6afb4013a56565a83764c14c9">tx_dat_rst_n</a>                 : 1;  <span class="comment">/**&lt; Datapath reset for TX. */</span>
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a94bb170f3a9d82c7226c9001de4c8386">rx_pkt_rst_n</a>                 : 1;  <span class="comment">/**&lt; Packet reset for RX. */</span>
<a name="l00446"></a>00446     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a886d305d5ce436caea412803db50b4fd">rx_dat_rst_n</a>                 : 1;  <span class="comment">/**&lt; Datapath reset for RX. */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#else</span>
<a name="l00448"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a886d305d5ce436caea412803db50b4fd">00448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a886d305d5ce436caea412803db50b4fd">rx_dat_rst_n</a>                 : 1;
<a name="l00449"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a94bb170f3a9d82c7226c9001de4c8386">00449</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a94bb170f3a9d82c7226c9001de4c8386">rx_pkt_rst_n</a>                 : 1;
<a name="l00450"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a952d2cb6afb4013a56565a83764c14c9">00450</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a952d2cb6afb4013a56565a83764c14c9">tx_dat_rst_n</a>                 : 1;
<a name="l00451"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a5728f01bfba9ad7ac12f8cee86979c72">00451</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a5728f01bfba9ad7ac12f8cee86979c72">tx_pkt_rst_n</a>                 : 1;
<a name="l00452"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ac604b9c86bc6824b507256213ed6ba8d">00452</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ac604b9c86bc6824b507256213ed6ba8d">reserved_4_6</a>                 : 3;
<a name="l00453"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ad3ef0f934fa1f9c4a726282446a67dad">00453</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#ad3ef0f934fa1f9c4a726282446a67dad">comp</a>                         : 1;
<a name="l00454"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a3a8c6f10dcb46d38985a31e845d72713">00454</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a3a8c6f10dcb46d38985a31e845d72713">reserved_8_10</a>                : 3;
<a name="l00455"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a69a046a7bdf755c32e823fcfa5460baa">00455</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a69a046a7bdf755c32e823fcfa5460baa">dllrst</a>                       : 1;
<a name="l00456"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a798f64164085af6ad595b670f8b5f4d5">00456</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a798f64164085af6ad595b670f8b5f4d5">reserved_12_14</a>               : 3;
<a name="l00457"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a4ff0d6806704bec9632894d3d73c9639">00457</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a4ff0d6806704bec9632894d3d73c9639">clkrst</a>                       : 1;
<a name="l00458"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a25621fb6370f4d868bbb48c3c9cabde1">00458</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a25621fb6370f4d868bbb48c3c9cabde1">reserved_16_62</a>               : 47;
<a name="l00459"></a><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a36a33f1f79d9279ea2dcb637605caea8">00459</a>     uint64_t <a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html#a36a33f1f79d9279ea2dcb637605caea8">enable</a>                       : 1;
<a name="l00460"></a>00460 <span class="preprocessor">#endif</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xcv__reset.html#a0d94c027ecb0177db498735438ae2510">s</a>;
<a name="l00462"></a><a class="code" href="unioncvmx__xcv__reset.html#aaebc33205b041885e144bc8afd71bc06">00462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xcv__reset_1_1cvmx__xcv__reset__s.html">cvmx_xcv_reset_s</a>               <a class="code" href="unioncvmx__xcv__reset.html#aaebc33205b041885e144bc8afd71bc06">cn73xx</a>;
<a name="l00463"></a>00463 };
<a name="l00464"></a><a class="code" href="cvmx-xcv-defs_8h.html#ad100da7819c7bbed1389f5b2e0e84ad1">00464</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xcv__reset.html" title="cvmx_xcv_reset">cvmx_xcv_reset</a> <a class="code" href="unioncvmx__xcv__reset.html" title="cvmx_xcv_reset">cvmx_xcv_reset_t</a>;
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
