git clone --depth 1 --no-tags https://github.com/marianne-jecruz/MatrixMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/715912399
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab9.git f:/verilog_sva_gh_scraper/data/full_repos/718752228
git clone --depth 1 --no-tags https://github.com/reidja/icestick.git f:/verilog_sva_gh_scraper/data/full_repos/719183281
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/719547371
git clone --depth 1 --no-tags https://github.com/eslami200117/DLD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/719427009
git clone --depth 1 --no-tags https://github.com/Rasouli13/ElevatorSimulation.git f:/verilog_sva_gh_scraper/data/full_repos/721264707
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/Comparator_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/720450866
git clone --depth 1 --no-tags https://github.com/louzhuzz/seg_key.git f:/verilog_sva_gh_scraper/data/full_repos/719845044
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab9.git f:/verilog_sva_gh_scraper/data/full_repos/720799281
git clone --depth 1 --no-tags https://github.com/YMCK0528/Local-Binary-pattern-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/721684241
git clone --depth 1 --no-tags https://github.com/rogeermv/NOMBRE_DISPLAY.git f:/verilog_sva_gh_scraper/data/full_repos/715942335
git clone --depth 1 --no-tags https://github.com/TylerABarnes/PS-2-DSP-Interfaced-To-Python-Terasic-DE1-Altera-Development-Board-With-RS-232-To-USB-Output.git f:/verilog_sva_gh_scraper/data/full_repos/716892625
git clone --depth 1 --no-tags https://github.com/hishamelreedy/aes-128.git f:/verilog_sva_gh_scraper/data/full_repos/722743727
git clone --depth 1 --no-tags https://github.com/Vivekanandan97/ASYNCHRONOUS_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/722243501
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/BCD_TO_BINARY.git f:/verilog_sva_gh_scraper/data/full_repos/722922220
git clone --depth 1 --no-tags https://github.com/Pranav1723/pes_rca_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723103664
git clone --depth 1 --no-tags https://github.com/dheerajcl/Implementation-of-Booths-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/723385999
git clone --depth 1 --no-tags https://github.com/kietuan/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/723324597
git clone --depth 1 --no-tags https://github.com/vicharak-in/apb_bus_communication.git f:/verilog_sva_gh_scraper/data/full_repos/716035620
git clone --depth 1 --no-tags https://github.com/YOUXUANCHEN/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/719031777
git clone --depth 1 --no-tags https://github.com/Pinigelbard/UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/723715543
git clone --depth 1 --no-tags https://github.com/JSM1997/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/721822161
git clone --depth 1 --no-tags https://github.com/PranayB003/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/718278340
git clone --depth 1 --no-tags https://github.com/LBJuanLB/RiscV_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/722636480
git clone --depth 1 --no-tags https://github.com/Kodai-Uozumi/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717816836
git clone --depth 1 --no-tags https://github.com/accelr-net/axis_fifo_unit_test.git f:/verilog_sva_gh_scraper/data/full_repos/722414655
git clone --depth 1 --no-tags https://github.com/tux550/ArchP1.git f:/verilog_sva_gh_scraper/data/full_repos/717910811
git clone --depth 1 --no-tags https://github.com/JZ2003/CS152A-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/721864026
git clone --depth 1 --no-tags https://github.com/TomGoh/ESE5700-Fall23-Project2.git f:/verilog_sva_gh_scraper/data/full_repos/723145553
git clone --depth 1 --no-tags https://github.com/pqcfox/velox.git f:/verilog_sva_gh_scraper/data/full_repos/717250718
git clone --depth 1 --no-tags https://github.com/xuanhienn/SquareRoot-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717172028
git clone --depth 1 --no-tags https://github.com/hjk-hub/Multimedia-video-processing-magic-box.git f:/verilog_sva_gh_scraper/data/full_repos/719384502
git clone --depth 1 --no-tags https://github.com/beilingly/RTL_FOD.git f:/verilog_sva_gh_scraper/data/full_repos/722832286
git clone --depth 1 --no-tags https://github.com/Jasperora/CA_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/722808889
git clone --depth 1 --no-tags https://github.com/caiotravain/PING-PONG_memory.git f:/verilog_sva_gh_scraper/data/full_repos/719763315
git clone --depth 1 --no-tags https://github.com/oruccakir/RISC-V-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/715931516
git clone --depth 1 --no-tags https://github.com/TeeWrath/Arithematic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/723818919
git clone --depth 1 --no-tags https://github.com/GiovanniThysMichel/ECE393FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/716797337
git clone --depth 1 --no-tags https://github.com/rogemv/tt_um_youtube.git f:/verilog_sva_gh_scraper/data/full_repos/717307094
git clone --depth 1 --no-tags https://github.com/StephenLubitz/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/717841329
git clone --depth 1 --no-tags https://github.com/dsatizabal/cpuy-fetcher.git f:/verilog_sva_gh_scraper/data/full_repos/718566823
git clone --depth 1 --no-tags https://github.com/Marconia40/tp2UARTTT.git f:/verilog_sva_gh_scraper/data/full_repos/716295417
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab4-2.git f:/verilog_sva_gh_scraper/data/full_repos/716508108
git clone --depth 1 --no-tags https://github.com/camilacareggio/uart-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/719343870
git clone --depth 1 --no-tags https://github.com/rebek-007/logicgates.git f:/verilog_sva_gh_scraper/data/full_repos/716017961
git clone --depth 1 --no-tags https://github.com/AMT314/RISCProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/719403131
git clone --depth 1 --no-tags https://github.com/ChengWeiYo/SoC_Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/719621115
git clone --depth 1 --no-tags https://github.com/Wi11iamC/lab04_wc.git f:/verilog_sva_gh_scraper/data/full_repos/720287624
git clone --depth 1 --no-tags https://github.com/androny1012/cocotb-matmulPE.git f:/verilog_sva_gh_scraper/data/full_repos/720942025
git clone --depth 1 --no-tags https://github.com/JJ2820/16-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/720899311
git clone --depth 1 --no-tags https://github.com/Si7845140/Traffic-light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/719595692
git clone --depth 1 --no-tags https://github.com/lzh-tec/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/721270108
git clone --depth 1 --no-tags https://github.com/Inyanjali/CA_Project_Group_13.git f:/verilog_sva_gh_scraper/data/full_repos/721759246
git clone --depth 1 --no-tags https://github.com/6Kotnk/efabless_async.git f:/verilog_sva_gh_scraper/data/full_repos/722317947
git clone --depth 1 --no-tags https://github.com/vaishbv/tff_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722663057
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_fullsub_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722844977
git clone --depth 1 --no-tags https://github.com/kamildamudi21/pes_ic_tp.git f:/verilog_sva_gh_scraper/data/full_repos/722858767
git clone --depth 1 --no-tags https://github.com/Johnathan219/Lab2_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/723026880
git clone --depth 1 --no-tags https://github.com/Pinigelbard/sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/723459065
git clone --depth 1 --no-tags https://github.com/ughdeiek/pes_nirupama_pm.git f:/verilog_sva_gh_scraper/data/full_repos/723580136
git clone --depth 1 --no-tags https://github.com/benedict04/decoder_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723251586
git clone --depth 1 --no-tags https://github.com/sohanshanbhag1502/ShiftRegister.git f:/verilog_sva_gh_scraper/data/full_repos/719078017
git clone --depth 1 --no-tags https://github.com/gregdavill/frosty-ferret-soc.git f:/verilog_sva_gh_scraper/data/full_repos/717637711
git clone --depth 1 --no-tags https://github.com/Vufoo/All-Digital-PLL.git f:/verilog_sva_gh_scraper/data/full_repos/722182252
git clone --depth 1 --no-tags https://github.com/Vasco-Luz/design_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/719203278
git clone --depth 1 --no-tags https://github.com/born2win685/float_mul.git f:/verilog_sva_gh_scraper/data/full_repos/721098880
git clone --depth 1 --no-tags https://github.com/cadeberkeley/hammer_work_genus.git f:/verilog_sva_gh_scraper/data/full_repos/721441242
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-10.git f:/verilog_sva_gh_scraper/data/full_repos/721805686
git clone --depth 1 --no-tags https://github.com/asvithreddy/Barrel-shifter.git f:/verilog_sva_gh_scraper/data/full_repos/721979631
git clone --depth 1 --no-tags https://github.com/Raleigh-Wang/AHD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/723826825
git clone --depth 1 --no-tags https://github.com/a3510377/verilog-library.git f:/verilog_sva_gh_scraper/data/full_repos/719883436
git clone --depth 1 --no-tags https://github.com/MeoLamBao/RiSC-V-Processor-For-Fun.git f:/verilog_sva_gh_scraper/data/full_repos/722420580
git clone --depth 1 --no-tags https://github.com/cp024s/MIPS-Processor-Verification-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/721220567
git clone --depth 1 --no-tags https://github.com/harryrz/PitchPerfect.git f:/verilog_sva_gh_scraper/data/full_repos/722632147
git clone --depth 1 --no-tags https://github.com/drandyhaas/ft232h_245fifo.git f:/verilog_sva_gh_scraper/data/full_repos/720168243
git clone --depth 1 --no-tags https://github.com/MarinosGkizas/Digital-System-Design-using-ECAD-tools.git f:/verilog_sva_gh_scraper/data/full_repos/717020161
git clone --depth 1 --no-tags https://github.com/LancelotShih/momentumGO.git f:/verilog_sva_gh_scraper/data/full_repos/717989117
git clone --depth 1 --no-tags https://github.com/edwu0029/Sequence-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/719875258
git clone --depth 1 --no-tags https://github.com/zainmo11/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/722737157
git clone --depth 1 --no-tags https://github.com/shawntsai0312/NTUEE_ICDESIGN_23FALL_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/716395000
git clone --depth 1 --no-tags https://github.com/AlexMPhil/Build-A-GPU.git f:/verilog_sva_gh_scraper/data/full_repos/722207268
git clone --depth 1 --no-tags https://github.com/yigitbektasgursoy/WallaceTreeMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/722195402
git clone --depth 1 --no-tags https://github.com/parkjbdev/ECE358_Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/721744877
git clone --depth 1 --no-tags https://github.com/hocamole/sv.study.git f:/verilog_sva_gh_scraper/data/full_repos/723235831
git clone --depth 1 --no-tags https://github.com/chandana38/RISCVerse.git f:/verilog_sva_gh_scraper/data/full_repos/721640986
git clone --depth 1 --no-tags https://github.com/cars-lab-repo/LIANA.git f:/verilog_sva_gh_scraper/data/full_repos/722303295
git clone --depth 1 --no-tags https://github.com/ArthurNieh/Computer_Architecture_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/721011100
git clone --depth 1 --no-tags https://github.com/devinatkin/tt06-fastreadout.git f:/verilog_sva_gh_scraper/data/full_repos/718810823
git clone --depth 1 --no-tags https://github.com/White-Sunday/ZYNQ_NVDLA_SMALL.git f:/verilog_sva_gh_scraper/data/full_repos/722456535
git clone --depth 1 --no-tags https://github.com/rogeermv/ROGELIO_MORALES.git f:/verilog_sva_gh_scraper/data/full_repos/717296542
git clone --depth 1 --no-tags https://github.com/ivzap/RegisterFile.git f:/verilog_sva_gh_scraper/data/full_repos/717248556
git clone --depth 1 --no-tags https://github.com/ivzap/ProgramCounter.git f:/verilog_sva_gh_scraper/data/full_repos/717250170
git clone --depth 1 --no-tags https://github.com/Jaanai-Liu/complex-impedance-measurement.git f:/verilog_sva_gh_scraper/data/full_repos/717660648
git clone --depth 1 --no-tags https://github.com/kanuar/DIT-IDIT-chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/717057978
git clone --depth 1 --no-tags https://github.com/Xilluill/FPGA_video.git f:/verilog_sva_gh_scraper/data/full_repos/718531716
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128---Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/718802714
git clone --depth 1 --no-tags https://github.com/logpum/xidian_scale_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/719379360
git clone --depth 1 --no-tags https://github.com/kaveri307/Minority-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/717017351
git clone --depth 1 --no-tags https://github.com/gafrust/praktik_n.git f:/verilog_sva_gh_scraper/data/full_repos/719510897
git clone --depth 1 --no-tags https://github.com/gaerini/RISC-V-5stage-piplining.git f:/verilog_sva_gh_scraper/data/full_repos/719134563
