INFO-FLOW: Workspace /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1 opened at Sat Feb 28 17:34:57 IST 2026
Execute     ap_set_clock -name default -period 3.33 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/samarth/Desktop/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/samarth/Desktop/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.35 sec.
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
Execute     config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.45 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
Execute   config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
Execute   source ./beamforming/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./beamforming/solution1/directives.tcl
Execute     set_directive_top -name beamformer_top beamformer_top 
INFO: [HLS 200-1510] Running: set_directive_top -name beamformer_top beamformer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 295.867 MB.
Execute       set_directive_top beamformer_top -name=beamformer_top 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'beamformer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling beamformer.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang beamformer.cpp -foptimization-record-file=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/samarth/Desktop/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.33 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/autopilot -I /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -hls-platform-db-name=/home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.cpp.clang.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -hls-platform-db-name=/home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/clang.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/.systemc_flag -fix-errors /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/all.directive.json -fix-errors /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.33 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/autopilot -I /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.bc -hls-platform-db-name=/home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.41 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.05 seconds; current allocated memory: 297.332 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.g.bc"  
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer.g.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.26 sec.
Execute       run_link_or_opt -opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=beamformer_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=beamformer_top -reflow-float-conversion -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.5 sec.
Execute       run_link_or_opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=beamformer_top 
INFO-FLOW: run_clang exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/samarth/Desktop/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=beamformer_top -mllvm -hls-db-dir -mllvm /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.33 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.899 -x ir /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,871 Compile/Link /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,871 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 640 Unroll/Inline (step 1) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 640 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 378 Unroll/Inline (step 2) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 377 Unroll/Inline (step 3) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 377 Unroll/Inline (step 4) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 479 Array/Struct (step 1) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 423 Array/Struct (step 2) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 423 Array/Struct (step 3) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 423 Array/Struct (step 4) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 423 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 485 Array/Struct (step 5) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 493 Performance (step 1) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 493 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 485 Performance (step 2) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 429 Performance (step 3) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 429 Performance (step 4) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 396 HW Transforms (step 1) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 399 HW Transforms (step 2) /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cmac(ap_int<16>, ap_int<16>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_int<32>&)' into 'beamformer_top(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>*, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (beamformer.cpp:177:2)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'in_stream' as it needs to be read/written in its entirety
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'out_stream' as it needs to be read/written in its entirety
INFO: [HLS 214-291] Loop 'read_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:153:9)
INFO: [HLS 214-291] Loop 'beam_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:166:9)
INFO: [HLS 214-291] Loop 'ant_loop' is marked as complete unroll implied by the pipeline pragma (beamformer.cpp:172:13)
INFO: [HLS 214-186] Unrolling loop 'read_loop' (beamformer.cpp:153:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'beam_loop' (beamformer.cpp:166:9) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'ant_loop' (beamformer.cpp:172:13) in function 'beamformer_top' completely with a factor of 2 (beamformer.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to 'weights_re': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:106:15)
INFO: [HLS 214-248] Applying array_partition to 'weights_im': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (beamformer.cpp:106:27)
INFO: [HLS 214-248] Applying array_partition to 'in_stream': Complete partitioning on dimension 1. (beamformer.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to 'out_stream': Complete partitioning on dimension 1. (beamformer.cpp:93:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.05 seconds; current allocated memory: 307.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.691 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top beamformer_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.0.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 308.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.1.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 308.855 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.g.1.bc to /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.1.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (beamformer.cpp:139:9) to (beamformer.cpp:137:5) in function 'beamformer_top'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'beamformer_top' (beamformer.cpp:74:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.992 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.2.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.3.bc -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.746 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.29 sec.
Command     elaborate done; 10.4 sec.
Execute     ap_eval exec zip -j /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'beamformer_top' ...
Execute       ap_set_top_model beamformer_top 
Execute       get_model_list beamformer_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model beamformer_top 
Execute       preproc_iomode -model beamformer_top_Pipeline_subcarrier_loop 
Execute       preproc_iomode -model beamformer_top_Pipeline_weight_load 
Execute       get_model_list beamformer_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO-FLOW: Configuring Module : beamformer_top_Pipeline_weight_load ...
Execute       set_default_model beamformer_top_Pipeline_weight_load 
Execute       apply_spec_resource_limit beamformer_top_Pipeline_weight_load 
INFO-FLOW: Configuring Module : beamformer_top_Pipeline_subcarrier_loop ...
Execute       set_default_model beamformer_top_Pipeline_subcarrier_loop 
Execute       apply_spec_resource_limit beamformer_top_Pipeline_subcarrier_loop 
INFO-FLOW: Configuring Module : beamformer_top ...
Execute       set_default_model beamformer_top 
Execute       apply_spec_resource_limit beamformer_top 
INFO-FLOW: Model list for preprocess: beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO-FLOW: Preprocessing Module: beamformer_top_Pipeline_weight_load ...
Execute       set_default_model beamformer_top_Pipeline_weight_load 
Execute       cdfg_preprocess -model beamformer_top_Pipeline_weight_load 
Execute       rtl_gen_preprocess beamformer_top_Pipeline_weight_load 
INFO-FLOW: Preprocessing Module: beamformer_top_Pipeline_subcarrier_loop ...
Execute       set_default_model beamformer_top_Pipeline_subcarrier_loop 
Execute       cdfg_preprocess -model beamformer_top_Pipeline_subcarrier_loop 
Execute       rtl_gen_preprocess beamformer_top_Pipeline_subcarrier_loop 
INFO-FLOW: Preprocessing Module: beamformer_top ...
Execute       set_default_model beamformer_top 
Execute       cdfg_preprocess -model beamformer_top 
Execute       rtl_gen_preprocess beamformer_top 
INFO-FLOW: Model list for synthesis: beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top_Pipeline_weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model beamformer_top_Pipeline_weight_load 
Execute       schedule -model beamformer_top_Pipeline_weight_load 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'weight_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'weight_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 343.570 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.sched.adb -f 
INFO-FLOW: Finish scheduling beamformer_top_Pipeline_weight_load.
Execute       set_default_model beamformer_top_Pipeline_weight_load 
Execute       bind -model beamformer_top_Pipeline_weight_load 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.570 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.bind.adb -f 
INFO-FLOW: Finish binding beamformer_top_Pipeline_weight_load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top_Pipeline_subcarrier_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model beamformer_top_Pipeline_subcarrier_loop 
Execute       schedule -model beamformer_top_Pipeline_subcarrier_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'subcarrier_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'subcarrier_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.000 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.sched.adb -f 
INFO-FLOW: Finish scheduling beamformer_top_Pipeline_subcarrier_loop.
Execute       set_default_model beamformer_top_Pipeline_subcarrier_loop 
Execute       bind -model beamformer_top_Pipeline_subcarrier_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.bind.adb -f 
INFO-FLOW: Finish binding beamformer_top_Pipeline_subcarrier_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model beamformer_top 
Execute       schedule -model beamformer_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.sched.adb -f 
INFO-FLOW: Finish scheduling beamformer_top.
Execute       set_default_model beamformer_top 
Execute       bind -model beamformer_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.000 MB.
Execute       syn_report -verbosereport -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.bind.adb -f 
INFO-FLOW: Finish binding beamformer_top.
Execute       get_model_list beamformer_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess beamformer_top_Pipeline_weight_load 
Execute       rtl_gen_preprocess beamformer_top_Pipeline_subcarrier_loop 
Execute       rtl_gen_preprocess beamformer_top 
INFO-FLOW: Model list for RTL generation: beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top_Pipeline_weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model beamformer_top_Pipeline_weight_load -top_prefix beamformer_top_ -sub_prefix beamformer_top_ -mg_file /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top_Pipeline_weight_load' pipeline 'weight_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top_Pipeline_weight_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.000 MB.
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl beamformer_top_Pipeline_weight_load -style xilinx -f -lang vhdl -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/vhdl/beamformer_top_beamformer_top_Pipeline_weight_load 
Execute       gen_rtl beamformer_top_Pipeline_weight_load -style xilinx -f -lang vlog -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/verilog/beamformer_top_beamformer_top_Pipeline_weight_load 
Execute       syn_report -csynth -model beamformer_top_Pipeline_weight_load -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_Pipeline_weight_load_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model beamformer_top_Pipeline_weight_load -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_Pipeline_weight_load_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model beamformer_top_Pipeline_weight_load -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model beamformer_top_Pipeline_weight_load -f -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.adb 
Execute       db_write -model beamformer_top_Pipeline_weight_load -bindview -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info beamformer_top_Pipeline_weight_load -p /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top_Pipeline_subcarrier_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model beamformer_top_Pipeline_subcarrier_loop -top_prefix beamformer_top_ -sub_prefix beamformer_top_ -mg_file /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'beamformer_top_Pipeline_subcarrier_loop' pipeline 'subcarrier_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top_Pipeline_subcarrier_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 346.480 MB.
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl beamformer_top_Pipeline_subcarrier_loop -style xilinx -f -lang vhdl -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/vhdl/beamformer_top_beamformer_top_Pipeline_subcarrier_loop 
Execute       gen_rtl beamformer_top_Pipeline_subcarrier_loop -style xilinx -f -lang vlog -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/verilog/beamformer_top_beamformer_top_Pipeline_subcarrier_loop 
Execute       syn_report -csynth -model beamformer_top_Pipeline_subcarrier_loop -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_Pipeline_subcarrier_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model beamformer_top_Pipeline_subcarrier_loop -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_Pipeline_subcarrier_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model beamformer_top_Pipeline_subcarrier_loop -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model beamformer_top_Pipeline_subcarrier_loop -f -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.adb 
Execute       db_write -model beamformer_top_Pipeline_subcarrier_loop -bindview -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info beamformer_top_Pipeline_subcarrier_loop -p /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'beamformer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model beamformer_top -top_prefix  -sub_prefix beamformer_top_ -mg_file /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/in_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/out_stream_1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'beamformer_top/weight_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'beamformer_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'beamformer_top'.
INFO: [RTMG 210-278] Implementing memory 'beamformer_top_weights_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 351.449 MB.
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl beamformer_top -istop -style xilinx -f -lang vhdl -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/vhdl/beamformer_top 
Execute       gen_rtl beamformer_top -istop -style xilinx -f -lang vlog -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/verilog/beamformer_top 
Execute       syn_report -csynth -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/beamformer_top_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model beamformer_top -f -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.adb 
Execute       db_write -model beamformer_top -bindview -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info beamformer_top -p /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top 
Execute       export_constraint_db -f -tool general -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.constraint.tcl 
Execute       syn_report -designview -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.design.xml 
Execute       syn_report -csynthDesign -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth.rpt -MHOut /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model beamformer_top -o /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.protoinst 
Execute       sc_get_clocks beamformer_top 
Execute       sc_get_portdomain beamformer_top 
INFO-FLOW: Model list for RTL component generation: beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO-FLOW: Handling components in module [beamformer_top_Pipeline_weight_load] ... 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.compgen.tcl 
INFO-FLOW: Found component beamformer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model beamformer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [beamformer_top_Pipeline_subcarrier_loop] ... 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.compgen.tcl 
INFO-FLOW: Found component beamformer_top_mul_16s_16s_32_1_1.
INFO-FLOW: Append model beamformer_top_mul_16s_16s_32_1_1
INFO-FLOW: Found component beamformer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model beamformer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [beamformer_top] ... 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.compgen.tcl 
INFO-FLOW: Found component beamformer_top_weights_re_RAM_AUTO_1R1W.
INFO-FLOW: Append model beamformer_top_weights_re_RAM_AUTO_1R1W
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Found component beamformer_top_regslice_both.
INFO-FLOW: Append model beamformer_top_regslice_both
INFO-FLOW: Append model beamformer_top_Pipeline_weight_load
INFO-FLOW: Append model beamformer_top_Pipeline_subcarrier_loop
INFO-FLOW: Append model beamformer_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: beamformer_top_flow_control_loop_pipe_sequential_init beamformer_top_mul_16s_16s_32_1_1 beamformer_top_flow_control_loop_pipe_sequential_init beamformer_top_weights_re_RAM_AUTO_1R1W beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_regslice_both beamformer_top_Pipeline_weight_load beamformer_top_Pipeline_subcarrier_loop beamformer_top
INFO-FLOW: Generating /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model beamformer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model beamformer_top_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model beamformer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model beamformer_top_weights_re_RAM_AUTO_1R1W
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_regslice_both
INFO-FLOW: To file: write model beamformer_top_Pipeline_weight_load
INFO-FLOW: To file: write model beamformer_top_Pipeline_subcarrier_loop
INFO-FLOW: To file: write model beamformer_top
INFO-FLOW: Generating /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/vhdl' dstVlogDir='/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/vlog' tclDir='/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db' modelList='beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_mul_16s_16s_32_1_1
beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_weights_re_RAM_AUTO_1R1W
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_Pipeline_weight_load
beamformer_top_Pipeline_subcarrier_loop
beamformer_top
' expOnly='0'
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.compgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.compgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 355.168 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='beamformer_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_mul_16s_16s_32_1_1
beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_weights_re_RAM_AUTO_1R1W
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_Pipeline_weight_load
beamformer_top_Pipeline_subcarrier_loop
beamformer_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.compgen.dataonly.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.tbgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.tbgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.constraint.tcl 
Execute       sc_get_clocks beamformer_top 
Execute       source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST beamformer_top MODULE2INSTS {beamformer_top beamformer_top beamformer_top_Pipeline_weight_load grp_beamformer_top_Pipeline_weight_load_fu_116 beamformer_top_Pipeline_subcarrier_loop grp_beamformer_top_Pipeline_subcarrier_loop_fu_136} INST2MODULE {beamformer_top beamformer_top grp_beamformer_top_Pipeline_weight_load_fu_116 beamformer_top_Pipeline_weight_load grp_beamformer_top_Pipeline_subcarrier_loop_fu_136 beamformer_top_Pipeline_subcarrier_loop} INSTDATA {beamformer_top {DEPTH 1 CHILDREN {grp_beamformer_top_Pipeline_weight_load_fu_116 grp_beamformer_top_Pipeline_subcarrier_loop_fu_136}} grp_beamformer_top_Pipeline_weight_load_fu_116 {DEPTH 2 CHILDREN {}} grp_beamformer_top_Pipeline_subcarrier_loop_fu_136 {DEPTH 2 CHILDREN {}}} MODULEDATA {beamformer_top_Pipeline_weight_load {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_210_p2 SOURCE beamformer.cpp:121 VARIABLE icmp_ln121 LOOP weight_load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_2_fu_216_p2 SOURCE beamformer.cpp:121 VARIABLE idx_2 LOOP weight_load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln128_fu_244_p2 SOURCE beamformer.cpp:128 VARIABLE icmp_ln128 LOOP weight_load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} beamformer_top_Pipeline_subcarrier_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln137_fu_298_p2 SOURCE beamformer.cpp:137 VARIABLE icmp_ln137 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_304_p2 SOURCE beamformer.cpp:137 VARIABLE add_ln137 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U13 SOURCE beamformer.cpp:74 VARIABLE mul_ln74 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_fu_730_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_735_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_740_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i321_i_0_fu_747_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i321_i_0 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U14 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_1_fu_761_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_766_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_1_fu_771_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i214_i_0_fu_778_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i214_i_0 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U15 SOURCE beamformer.cpp:75 VARIABLE mul_ln75 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_fu_792_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_797_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_802_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i84_i_0_fu_809_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i84_i_0 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U16 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_1_fu_823_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_828_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_833_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i_i_0_fu_840_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i_i_0 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U17 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_2_fu_854_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_2_fu_859_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_2_fu_864_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i321_i_0_1558_fu_871_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i321_i_0_1558 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U18 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_3_fu_885_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_3_fu_890_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_3_fu_895_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i214_i_0_1579_fu_902_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i214_i_0_1579 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_5_fu_909_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U19 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_2_fu_922_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_927_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_2_fu_932_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i84_i_0_1601_fu_939_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i84_i_0_1601 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U20 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_3_fu_953_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_958_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_3_fu_963_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_3 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i_i_0_1622_fu_970_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i_i_0_1622 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_977_p2 SOURCE beamformer.cpp:75 VARIABLE sub_ln75 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U21 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_4_fu_990_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_7_fu_995_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_4_fu_1000_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i321_i_0_1_fu_1007_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i321_i_0_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U22 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_5_fu_1021_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_8_fu_1026_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_8 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_5_fu_1031_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i214_i_0_1_fu_1038_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i214_i_0_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U23 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_4_fu_1052_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_1057_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_4_fu_1062_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_4 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i84_i_0_1_fu_1069_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i84_i_0_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U24 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_5_fu_1083_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_1088_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_5_fu_1093_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_5 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i_i_0_1_fu_1100_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i_i_0_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U25 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_6_fu_1114_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_9_fu_1119_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_9 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_6_fu_1124_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i321_i_0_1_1_fu_1131_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i321_i_0_1_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U26 SOURCE beamformer.cpp:74 VARIABLE mul_ln74_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln74_7_fu_1145_p2 SOURCE beamformer.cpp:74 VARIABLE icmp_ln74_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_10_fu_1150_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_10 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_7_fu_1155_p3 SOURCE beamformer.cpp:74 VARIABLE select_ln74_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i214_i_0_1_1_fu_1162_p3 SOURCE beamformer.cpp:74 VARIABLE ref_tmp_i_i214_i_0_1_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_12_fu_1169_p2 SOURCE beamformer.cpp:74 VARIABLE add_ln74_12 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U27 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_6_fu_1182_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_7_fu_1187_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_6_fu_1192_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_6 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i84_i_0_1_1_fu_1199_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i84_i_0_1_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U28 SOURCE beamformer.cpp:75 VARIABLE mul_ln75_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln75_7_fu_1213_p2 SOURCE beamformer.cpp:75 VARIABLE icmp_ln75_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_8_fu_1218_p2 SOURCE beamformer.cpp:75 VARIABLE add_ln75_8 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_7_fu_1223_p3 SOURCE beamformer.cpp:75 VARIABLE select_ln75_7 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_i_i_i_0_1_1_fu_1230_p3 SOURCE beamformer.cpp:75 VARIABLE ref_tmp_i_i_i_0_1_1 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_2_fu_1237_p2 SOURCE beamformer.cpp:75 VARIABLE sub_ln75_2 LOOP subcarrier_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} beamformer_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_re_U SOURCE beamformer.cpp:106 VARIABLE weights_re LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_re_1_U SOURCE beamformer.cpp:106 VARIABLE weights_re_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_re_2_U SOURCE beamformer.cpp:106 VARIABLE weights_re_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_re_3_U SOURCE beamformer.cpp:106 VARIABLE weights_re_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_im_U SOURCE beamformer.cpp:106 VARIABLE weights_im LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_im_1_U SOURCE beamformer.cpp:106 VARIABLE weights_im_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_im_2_U SOURCE beamformer.cpp:106 VARIABLE weights_im_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights_im_3_U SOURCE beamformer.cpp:106 VARIABLE weights_im_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 16 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 366.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for beamformer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for beamformer_top.
Execute       syn_report -model beamformer_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
Command     autosyn done; 1.14 sec.
Command   csynth_design done; 11.66 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 70.500 MB.
Command ap_source done; 12.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1 opened at Sat Feb 28 17:35:23 IST 2026
Execute     ap_set_clock -name default -period 3.33 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/samarth/Desktop/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/samarth/Desktop/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.47 sec.
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.58 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming
Execute     config_export -output=/home/samarth/Desktop/6g_ai_ran/beamforming 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.59 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
Execute   config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming -rtl verilog 
Execute   source ./beamforming/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./beamforming/solution1/directives.tcl
Execute     set_directive_top -name beamformer_top beamformer_top 
INFO: [HLS 200-1510] Running: set_directive_top -name beamformer_top beamformer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran/beamforming 
Execute     config_export -format=ip_catalog -output=/home/samarth/Desktop/6g_ai_ran/beamforming -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=beamformer_top xml_exists=0
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to beamformer_top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=20
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=27 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_mul_16s_16s_32_1_1
beamformer_top_flow_control_loop_pipe_sequential_init
beamformer_top_weights_re_RAM_AUTO_1R1W
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_regslice_both
beamformer_top_Pipeline_weight_load
beamformer_top_Pipeline_subcarrier_loop
beamformer_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.rtl_wrap.cfg.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.compgen.dataonly.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_weight_load.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top_Pipeline_subcarrier_loop.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.constraint.tcl 
Execute     sc_get_clocks beamformer_top 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.constraint.tcl 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/beamformer_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/samarth/Desktop/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/samarth/Desktop/6g_ai_ran/beamforming/beamforming/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 20.05 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 6.281 MB.
Command ap_source done; 20.84 sec.
Execute cleanup_all 
