
---------- Begin Simulation Statistics ----------
final_tick                                20173237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222618                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   376407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.19                       # Real time elapsed on the host
host_tick_rate                              352737979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12731593                       # Number of instructions simulated
sim_ops                                      21526874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020173                       # Number of seconds simulated
sim_ticks                                 20173237000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.034647                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149774                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2708                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           92                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7633229                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.247853                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763765                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          266                       # TLB misses on write requests
system.cpu0.numCycles                        40346474                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32713245                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               72                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             32                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              32                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     72                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2731593                       # Number of instructions committed
system.cpu1.committedOps                      5163413                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.770288                       # CPI: cycles per instruction
system.cpu1.discardedOps                       960242                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     695886                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        10283                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     495156                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          370                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       31391337                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067703                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     911913                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu1.numCycles                        40346414                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              11784      0.23%      0.23% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4044990     78.34%     78.57% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  9903      0.19%     78.76% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.03%     78.79% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 6839      0.13%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.02%     78.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.02%     78.96% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.96% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  8338      0.16%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                30976      0.60%     79.72% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.72% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.73% # Class of committed instruction
system.cpu1.op_class_0::MemRead                567869     11.00%     90.73% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               448736      8.69%     99.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            18796      0.36%     99.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           11226      0.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 5163413                       # Class of committed instruction
system.cpu1.tickCycles                        8955077                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       215672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       968024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12877                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1936113                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12877                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             198629                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           191269                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18067                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18067                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       649065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       649065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 649065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            216697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  216697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              216697                       # Request fanout histogram
system.membus.reqLayer4.occupancy           570871500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1153904750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692972                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692972                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692972                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692972                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70729                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70729                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70729                       # number of overall misses
system.cpu0.icache.overall_misses::total        70729                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1208195500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1208195500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1208195500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1208195500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763701                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763701                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763701                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763701                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014847                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014847                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014847                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014847                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17082.038485                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17082.038485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17082.038485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17082.038485                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70713                       # number of writebacks
system.cpu0.icache.writebacks::total            70713                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70729                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70729                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70729                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70729                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1137466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1137466500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1137466500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1137466500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014847                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014847                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014847                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014847                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16082.038485                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16082.038485                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16082.038485                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16082.038485                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70713                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692972                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692972                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70729                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70729                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1208195500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1208195500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763701                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763701                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014847                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014847                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17082.038485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17082.038485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70729                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70729                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1137466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1137466500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014847                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014847                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16082.038485                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16082.038485                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999322                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763701                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70729                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.351454                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999322                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38180337                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38180337                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810445                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810445                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290469                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290469                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4933156000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4933156000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4933156000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4933156000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100800                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100800                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100914                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100914                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138258                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138258                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 16986.749859                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16986.749859                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 16983.416475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16983.416475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       267501                       # number of writebacks
system.cpu0.dcache.writebacks::total           267501                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10097                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10097                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4196043500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4196043500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4196730500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4196730500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133452                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133452                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14969.029485                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14969.029485                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14968.436577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14968.436577                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280356                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3985280000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3985280000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14766.312201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14766.312201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3666753500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3666753500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13660.151550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13660.151550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20522                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20522                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    947876000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    947876000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46188.285742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46188.285742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8634                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8634                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    529290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    529290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44523.048452                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44523.048452                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       687000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       687000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 12052.631579                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12052.631579                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999365                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090817                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457296                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999365                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087684                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087684                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       472135                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          472135                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       472135                       # number of overall hits
system.cpu1.icache.overall_hits::total         472135                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       439725                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        439725                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       439725                       # number of overall misses
system.cpu1.icache.overall_misses::total       439725                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  15439408500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15439408500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  15439408500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15439408500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       911860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       911860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       911860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       911860                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.482229                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.482229                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.482229                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.482229                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35111.509466                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35111.509466                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35111.509466                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35111.509466                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       439708                       # number of writebacks
system.cpu1.icache.writebacks::total           439708                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       439725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       439725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       439725                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       439725                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14999684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14999684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14999684500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14999684500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.482229                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.482229                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.482229                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.482229                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34111.511740                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34111.511740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34111.511740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34111.511740                       # average overall mshr miss latency
system.cpu1.icache.replacements                439708                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       472135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         472135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       439725                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       439725                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  15439408500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15439408500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       911860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       911860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.482229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.482229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35111.509466                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35111.509466                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       439725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       439725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14999684500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14999684500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.482229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.482229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34111.511740                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34111.511740                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999289                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             911859                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           439724                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.073708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999289                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7734604                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7734604                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       933519                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          933519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       933519                       # number of overall hits
system.cpu1.dcache.overall_hits::total         933519                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       201205                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        201205                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       201205                       # number of overall misses
system.cpu1.dcache.overall_misses::total       201205                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   7007090500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7007090500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   7007090500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7007090500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1134724                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1134724                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1134724                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1134724                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177316                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 34825.628091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34825.628091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 34825.628091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34825.628091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       116591                       # number of writebacks
system.cpu1.dcache.writebacks::total           116591                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        23942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        23942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        23942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        23942                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       177263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       177263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177263                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5987369000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5987369000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5987369000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5987369000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156217                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 33776.755442                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33776.755442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 33776.755442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33776.755442                       # average overall mshr miss latency
system.cpu1.dcache.replacements                177247                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       544751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         544751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       130180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4814956500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4814956500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       674931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       674931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36986.914273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36986.914273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5074                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5074                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       125106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       125106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4536043000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4536043000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.185361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.185361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36257.597557                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36257.597557                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       388768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        388768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        71025                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        71025                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2192134000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2192134000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       459793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       459793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.154472                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.154472                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 30864.259064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30864.259064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        18868                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        18868                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        52157                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52157                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1451326000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1451326000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113436                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113436                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27826.101961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27826.101961                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999334                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1110782                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           177263                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.266294                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999334                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9255055                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9255055                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               67486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              268242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              292972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              122692                       # number of demand (read+write) hits
system.l2.demand_hits::total                   751392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              67486                       # number of overall hits
system.l2.overall_hits::.cpu0.data             268242                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             292972                       # number of overall hits
system.l2.overall_hits::.cpu1.data             122692                       # number of overall hits
system.l2.overall_hits::total                  751392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             12130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            146753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             54571                       # number of demand (read+write) misses
system.l2.demand_misses::total                 216697                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3243                       # number of overall misses
system.l2.overall_misses::.cpu0.data            12130                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           146753                       # number of overall misses
system.l2.overall_misses::.cpu1.data            54571                       # number of overall misses
system.l2.overall_misses::total                216697                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    267854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    944322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  11214065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4353975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16780217000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    267854000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    944322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  11214065500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4353975500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16780217000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          439725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          177263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               968089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         439725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         177263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              968089                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.045851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.043264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.333738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.307853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223840                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.045851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.043264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.333738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.307853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223840                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82594.511255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77850.123660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 76414.557113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79785.517949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77436.314301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82594.511255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77850.123660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 76414.557113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79785.517949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77436.314301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24403                       # number of writebacks
system.l2.writebacks::total                     24403                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        12130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       146753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        54571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            216697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        12130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       146753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        54571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           216697                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    235424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    823022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   9746545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3808265500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14613257000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    235424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    823022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   9746545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3808265500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14613257000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.045851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.043264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.333738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.307853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.045851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.043264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.333738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.307853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72594.511255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67850.123660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66414.625255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69785.517949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67436.360448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72594.511255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67850.123660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66414.625255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69785.517949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67436.360448                       # average overall mshr miss latency
system.l2.replacements                         217816                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       384092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           384092                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       384092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       384092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       510421                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           510421                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       510421                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       510421                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18067                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    443826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    949449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1393275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        52157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.475858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.237935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.282099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78456.072123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76506.768735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77117.119610                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    387256000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    825349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1212605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.475858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.237935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.282099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68456.072123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66506.768735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67117.119610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         67486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        292972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             360458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       146753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           149996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    267854000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  11214065500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11481919500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       439725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         510454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.045851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.333738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.293848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82594.511255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 76414.557113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76548.171285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       146753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       149996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    235424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   9746545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9981969500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.045851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.333738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.293848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72594.511255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 66414.625255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66548.237953                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       262011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        82945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            344956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         6473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        42161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    500496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3404526500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3905022500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       125106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        393590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.337002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 77320.562336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80750.610754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80294.084385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         6473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        42161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    435766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2982916500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3418682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.337002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 67320.562336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70750.610754                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70294.084385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.324216                       # Cycle average of tags in use
system.l2.tags.total_refs                     1925379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    218840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.798113                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     165.619559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      111.293649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      617.688016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       73.651611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       54.071382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.161738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.108685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.603211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.071925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15707744                       # Number of tag accesses
system.l2.tags.data_accesses                 15707744                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        207552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        776320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       9392128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3492544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13868544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       207552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      9392128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9599680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1561792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1561792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          12130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         146752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          54571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              216696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10288483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         38482669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        465573671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        173127595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687472417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10288483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    465573671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        475862153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77419008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77419008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77419008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10288483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        38482669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       465573671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       173127595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            764891425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     10712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    146753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     48739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000969626250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      216697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    216697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              782                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1867421250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1047235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5794552500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8915.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27665.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                216697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  182695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.937479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.044475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.811073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20203     35.62%     35.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16088     28.37%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6718     11.84%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4497      7.93%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2504      4.41%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2009      3.54%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1649      2.91%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      1.06%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2449      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56717                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.138528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    144.870828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.520047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             25      2.16%      2.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           209     18.10%     20.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            99      8.57%     28.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           87      7.53%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           81      7.01%     43.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           71      6.15%     49.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           97      8.40%     57.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          175     15.15%     73.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          124     10.74%     83.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          100      8.66%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           58      5.02%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           19      1.65%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.61%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.610390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              798     69.09%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      2.77%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303     26.23%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      1.82%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13404608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  464000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1227840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13868608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1561792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       664.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    687.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20173206000                       # Total gap between requests
system.mem_ctrls.avgGap                      83671.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       207552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       685568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      9392192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3119296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1227840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10288482.706072406843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 33984035.383116751909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 465576843.220550060272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 154625457.481117188931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60864798.247301608324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        12130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       146753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        54571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    102422750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    337448500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   3735993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1618687750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 493465095750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31582.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27819.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     25457.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29662.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20221493.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            169046640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89823855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           423237780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           51437880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1591917600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8518729800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        572856000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11417049555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.950301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1418540250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    673400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18081296750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            236005560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            125417160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1072206660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48707820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1591917600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9090733350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         91168800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12256156950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.545381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    164163500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19335673500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            904043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       408495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       510421                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          266924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        510454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       393590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1319157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       531773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2904201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9052288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35063872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     56283648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18806656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              119206464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          217816                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1561792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1185905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010858                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1173028     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12877      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1185905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1862569500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         266134519                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         660217233                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420678258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106121442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20173237000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
