-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.2
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC;
    kernel_val_0_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_0_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_0_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_1_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_1_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_1_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_2_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_2_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kernel_val_2_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    rows : IN STD_LOGIC_VECTOR (11 downto 0);
    cols : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_ST_pp0_stg0_fsm_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_ST_st20_fsm_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal t_V_1_reg_800 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1001 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal tmp_5_reg_4294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_4336 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_4336_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_reg_4253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4325 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_4391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_reg_4441 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_2_reg_4491 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_110 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_reg_4365 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_141 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1006 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1010 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1015 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1019 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1024 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_rec2_fu_1049_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_rec3_fu_1061_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_rec_fu_1073_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal rows_cast1_fu_1079_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rows_cast1_reg_3918 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond8_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal heightloop_cast77_cast_fu_1088_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal heightloop_cast77_cast_reg_3925 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast1_fu_1092_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast1_reg_3932 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_fu_1095_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_3937 : STD_LOGIC_VECTOR (12 downto 0);
    signal rows_cast_fu_1101_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal rows_cast_reg_3943 : STD_LOGIC_VECTOR (13 downto 0);
    signal ref_fu_1104_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_3950 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast2_fu_1110_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast2_reg_3956 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_cast_cast_cast_fu_1119_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_fu_1113_p2_temp: signed (13-1 downto 0);
    signal tmp_cast_cast_cast_reg_3967 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_fu_1126_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_reg_3977 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_3984 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_cast_cast_fu_1144_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_29_cast_cast_reg_3990 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_3995 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_0_cast_cast_cast_fu_1160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_63_0_cast_cast_cast_reg_4005 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_1164_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_reg_4012 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_cast_fu_1168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_0_0_V_read_temp: signed (8-1 downto 0);
    signal tmp_91_cast_reg_4017 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_cast_fu_1171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_0_1_V_read_temp: signed (8-1 downto 0);
    signal tmp_93_cast_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_cast_fu_1174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_0_2_V_read_temp: signed (8-1 downto 0);
    signal tmp_95_cast_reg_4031 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_97_cast_fu_1177_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_1_0_V_read_temp: signed (8-1 downto 0);
    signal tmp_97_cast_reg_4038 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_cast_fu_1180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_1_1_V_read_temp: signed (8-1 downto 0);
    signal tmp_99_cast_reg_4045 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_cast_fu_1183_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_1_2_V_read_temp: signed (8-1 downto 0);
    signal tmp_101_cast_reg_4052 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_cast_fu_1186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_2_0_V_read_temp: signed (8-1 downto 0);
    signal tmp_103_cast_reg_4059 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_105_cast_fu_1189_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_2_1_V_read_temp: signed (8-1 downto 0);
    signal tmp_105_cast_reg_4066 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_107_cast_fu_1192_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_val_2_2_V_read_temp: signed (8-1 downto 0);
    signal tmp_107_cast_reg_4073 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1195_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_reg_4080 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_1220_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_4096 : STD_LOGIC_VECTOR (11 downto 0);
    signal ult_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_reg_4101 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_1231_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_4106 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp1_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_4113 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_4119 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_5_fu_1275_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_5_reg_4125 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_4130 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1292_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_reg_4135 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp17_demorgan_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_demorgan_reg_4140 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1303_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_reg_4145 : STD_LOGIC_VECTOR (1 downto 0);
    signal ImagLoc_y_1_fu_1316_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_1_reg_4154 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_0_1_fu_1322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_4159 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_1335_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_8_reg_4166 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_2_fu_1349_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_2_reg_4173 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_0_2_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_4178 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_10_fu_1368_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_10_reg_4185 : STD_LOGIC_VECTOR (12 downto 0);
    signal slt_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_4192 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_2_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_2_reg_4197 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_reg_4202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1459_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_4207 : STD_LOGIC_VECTOR (1 downto 0);
    signal newSel3_fu_1514_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal newSel3_reg_4213 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_cond1_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_4218 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_1527_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel4_reg_4223 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel6_fu_1585_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal newSel6_reg_4228 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_cond2_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_4233 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel7_fu_1598_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel7_reg_4238 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_4243 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond37_2_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond37_2_reg_4248 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_reg_4257 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_reg_4262 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_reg_4269 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_reg_4283 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_2_t_fu_1692_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_t_reg_4290 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_5_reg_4294_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1706_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_1728_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_reg_4303 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4318 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_4325_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1753_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_2_reg_4329 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal brmerge_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_4336_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_4336_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_reg_4340 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_reg_4345 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1811_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp_reg_4350 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp4_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_reg_4355 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_4360 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_4365_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1860_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_reg_4369 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_4391_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt1_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt1_reg_4395 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_2_addr_1_reg_4400 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_4406 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_0_t_fu_1890_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_0_t_reg_4410 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_1_addr_2_reg_4414 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_addr_2_reg_4420 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_fu_1895_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_1860_p3_temp: signed (15-1 downto 0);
    signal tmp_18_reg_4426 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_1_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt2_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt2_reg_4445 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_2_addr_1_reg_4450 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_1_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_1_reg_4456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_1_t_fu_1924_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_1_t_reg_4460 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_1_addr_2_reg_4464 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_addr_2_reg_4470 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_42_1_fu_1929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_1_reg_4476 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_2_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt3_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt3_reg_4495 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_2_val_2_addr_1_reg_4500 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_2_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_2_reg_4506 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_2_t_fu_1958_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_2_t_reg_4510 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_1_addr_2_reg_4514 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_addr_2_reg_4520 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_42_2_fu_1963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_2_reg_4526 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond3_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_4541 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_reg_4545 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_0_t_fu_2002_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_0_t_reg_4559 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_0_t_fu_2010_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_0_t_reg_4563 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_10_reg_4567 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond3_1_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_1_reg_4593 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_reg_4597 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_1_t_fu_2074_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_1_t_reg_4611 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_1_t_fu_2082_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_1_t_reg_4615 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_reg_4619 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond3_2_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_2_reg_4645 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_reg_4649 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_2_t_fu_2146_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_2_t_reg_4663 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_2_t_fu_2154_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_2_t_reg_4667 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_13_reg_4671 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_1_reg_4697 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_1_reg_4703 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_1_reg_4709 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_1_reg_4715 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_1_reg_4721 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_1_reg_4727 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_1_reg_4733 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_1_reg_4739 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_1_reg_4745 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_4886 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_0_1_reg_4891 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_0_2_reg_4896 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_1_reg_4901 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_1_1_reg_4906 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_1_2_reg_4911 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2517_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_2_reg_4916 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_2_1_reg_4921 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_0_2_2_reg_4926 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_reg_4931 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2569_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_0_1_reg_4936 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2578_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_0_2_reg_4941 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_1_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_1_1_reg_4951 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_1_2_reg_4956 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2613_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_2_reg_4961 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_2_1_reg_4966 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_1_2_2_reg_4971 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_reg_4976 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_0_1_reg_4981 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_0_2_reg_4986 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_1_reg_4991 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_1_1_reg_4996 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_1_2_reg_5001 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_2_reg_5006 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_2_1_reg_5011 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9640_2_2_2_reg_5016 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_2886_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp30_reg_5021 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp31_fu_2892_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp31_reg_5026 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp33_fu_2908_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp33_reg_5031 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp43_fu_3033_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp43_reg_5036 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp44_fu_3039_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp44_reg_5041 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp46_fu_3055_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp46_reg_5046 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp54_fu_3180_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp54_reg_5051 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp55_fu_3186_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp55_reg_5056 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp57_fu_3202_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp57_reg_5061 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_57_reg_5066 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_59_reg_5071 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_3251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_reg_5076 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_reg_5081 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_79_reg_5086 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_3298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_5091 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_reg_5096 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_88_reg_5101 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_3345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_reg_5106 : STD_LOGIC_VECTOR (7 downto 0);
    signal tr2_reg_5111 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_72_reg_5116 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_3396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_reg_5121 : STD_LOGIC_VECTOR (7 downto 0);
    signal tr3_reg_5126 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_81_reg_5131 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_3447_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_reg_5136 : STD_LOGIC_VECTOR (7 downto 0);
    signal tr4_reg_5141 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_reg_5146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_3498_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_reg_5151 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0202_rec_reg_756 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0206_rec_reg_767 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond9_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0210_rec_reg_778 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_1877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp: signed (13-1 downto 0);
    signal tmp_49_1_fu_1911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_2_fu_1945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_1994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_reg_4369_temp: signed (15-1 downto 0);
    signal tmp_31_fu_2030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_1_fu_2066_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_1_fu_2102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_2_fu_2138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_2_fu_2174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal right_border_buf_0_val_0_0_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_1_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_2_fu_2337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_1_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_1_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_2_fu_2410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2425_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal heightloop_fu_1082_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_1113_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_1137_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_1153_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_1123_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp18_cast1_fu_1201_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp18_cast_fu_1205_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tr1_fu_1241_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_1267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_4_fu_1209_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_1287_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_5_fu_1275_p3_temp: signed (13-1 downto 0);
    signal tmp_15_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_1310_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_fu_1360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_s_fu_1343_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_2_fu_1381_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_y_fu_1231_p2_temp: signed (13-1 downto 0);
    signal tmp_35_not_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_0_cast_cast264_cast_fu_1399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp1_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_1427_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp2_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_6_fu_1402_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_cond_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_cast_cast_fu_1434_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel1_fu_1444_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel2_fu_1451_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_59_0_1_fu_1469_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_8_reg_4166_temp: signed (13-1 downto 0);
    signal tmp_64_0_1_fu_1474_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_64_0_1_cast265_cast_fu_1479_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp13_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_demorgan_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_0_1_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_9_fu_1483_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_59_0_2_fu_1540_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_10_reg_4185_temp: signed (13-1 downto 0);
    signal tmp_64_0_2_fu_1545_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_64_0_2_cast266_cast_fu_1550_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp20_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp43_demorgan_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_0_2_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_11_fu_1554_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_2_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_0_t_fu_1636_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal newSel210_cast_fu_1650_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel5_fu_1653_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_1659_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_1_t_fu_1663_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal newSel216_cast_fu_1679_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal newSel8_fu_1682_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_26_fu_1688_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_cast1_fu_1697_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tr_fu_1712_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_assign_1_fu_1739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ult1_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1792_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_2_reg_4329_temp: signed (13-1 downto 0);
    signal tmp_16_fu_1797_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_3_fu_1806_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_fu_1797_p2_temp: signed (13-1 downto 0);
    signal sel_tmp_fu_1811_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ImagLoc_x_reg_4303_temp: signed (13-1 downto 0);
    signal p_assign_3_fu_1806_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp3_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_demorgan_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1860_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1_temp: signed (13-1 downto 0);
    signal sel_tmp5_fu_1854_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_1867_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_cast_fu_1848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal slt1_fu_1872_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_39_fu_1887_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_1_fu_1901_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal slt2_fu_1906_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_74_fu_1921_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_2_fu_1935_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal slt3_fu_1940_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_83_fu_1955_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev2_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1999_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2007_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev4_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_1_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_1_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_2071_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_2079_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev5_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_2_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_2_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_2143_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_84_fu_2151_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp11_fu_2257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp18_fu_2272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp24_fu_2330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp25_fu_2345_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp26_fu_2403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp27_fu_2418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2465_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2465_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2473_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2473_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2482_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2482_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2491_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2491_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2499_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2499_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2508_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2508_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2517_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2525_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2534_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2561_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2561_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2569_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2578_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2578_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2587_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2595_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2604_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2604_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2613_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2613_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2621_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2630_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2630_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2657_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2657_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2665_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2665_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2674_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2674_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2683_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2683_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2691_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2691_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2700_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2700_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2709_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2709_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2717_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2717_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2726_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2726_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_2767_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_fu_2778_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_41_fu_2789_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_42_fu_2800_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_2811_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_44_fu_2822_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_2833_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_47_fu_2844_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_fu_2855_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp28_fu_2866_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_45_fu_2833_p3_temp: signed (24-1 downto 0);
    signal tmp28_fu_2866_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_47_fu_2844_p3_temp: signed (24-1 downto 0);
    signal tmp28_fu_2866_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp29_fu_2876_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_44_fu_2822_p3_temp: signed (24-1 downto 0);
    signal tmp29_fu_2876_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_43_fu_2811_p3_temp: signed (24-1 downto 0);
    signal tmp29_fu_2876_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp30_fu_2886_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp29_fu_2876_p2_temp: signed (25-1 downto 0);
    signal tmp30_fu_2886_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp28_fu_2866_p2_temp: signed (25-1 downto 0);
    signal tmp31_fu_2892_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_37_fu_2767_p3_temp: signed (24-1 downto 0);
    signal tmp31_fu_2892_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_40_fu_2778_p3_temp: signed (24-1 downto 0);
    signal tmp32_fu_2898_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_41_fu_2789_p3_temp: signed (24-1 downto 0);
    signal tmp32_fu_2898_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_48_fu_2855_p3_temp: signed (24-1 downto 0);
    signal tmp32_fu_2898_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp33_fu_2908_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp32_fu_2898_p2_temp: signed (25-1 downto 0);
    signal tmp33_fu_2908_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_42_fu_2800_p3_temp: signed (24-1 downto 0);
    signal tmp_49_fu_2914_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_2925_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_52_fu_2936_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_53_fu_2947_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_2958_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_55_fu_2969_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_56_fu_2980_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_2991_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_60_fu_3002_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp41_fu_3013_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_56_fu_2980_p3_temp: signed (24-1 downto 0);
    signal tmp41_fu_3013_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_58_fu_2991_p3_temp: signed (24-1 downto 0);
    signal tmp41_fu_3013_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp42_fu_3023_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_55_fu_2969_p3_temp: signed (24-1 downto 0);
    signal tmp42_fu_3023_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_54_fu_2958_p3_temp: signed (24-1 downto 0);
    signal tmp42_fu_3023_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp43_fu_3033_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp42_fu_3023_p2_temp: signed (25-1 downto 0);
    signal tmp43_fu_3033_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp41_fu_3013_p2_temp: signed (25-1 downto 0);
    signal tmp44_fu_3039_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_49_fu_2914_p3_temp: signed (24-1 downto 0);
    signal tmp44_fu_3039_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_51_fu_2925_p3_temp: signed (24-1 downto 0);
    signal tmp45_fu_3045_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_52_fu_2936_p3_temp: signed (24-1 downto 0);
    signal tmp45_fu_3045_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_60_fu_3002_p3_temp: signed (24-1 downto 0);
    signal tmp45_fu_3045_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp46_fu_3055_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp45_fu_3045_p2_temp: signed (25-1 downto 0);
    signal tmp46_fu_3055_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_53_fu_2947_p3_temp: signed (24-1 downto 0);
    signal tmp_62_fu_3061_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_3072_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_64_fu_3083_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_fu_3094_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_66_fu_3105_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_fu_3116_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_68_fu_3127_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_69_fu_3138_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_70_fu_3149_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp52_fu_3160_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_68_fu_3127_p3_temp: signed (24-1 downto 0);
    signal tmp52_fu_3160_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_69_fu_3138_p3_temp: signed (24-1 downto 0);
    signal tmp52_fu_3160_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp53_fu_3170_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_67_fu_3116_p3_temp: signed (24-1 downto 0);
    signal tmp53_fu_3170_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_66_fu_3105_p3_temp: signed (24-1 downto 0);
    signal tmp53_fu_3170_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp54_fu_3180_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp53_fu_3170_p2_temp: signed (25-1 downto 0);
    signal tmp54_fu_3180_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp52_fu_3160_p2_temp: signed (25-1 downto 0);
    signal tmp55_fu_3186_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_62_fu_3061_p3_temp: signed (24-1 downto 0);
    signal tmp55_fu_3186_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_63_fu_3072_p3_temp: signed (24-1 downto 0);
    signal tmp56_fu_3192_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_64_fu_3083_p3_temp: signed (24-1 downto 0);
    signal tmp56_fu_3192_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_70_fu_3149_p3_temp: signed (24-1 downto 0);
    signal tmp56_fu_3192_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp57_fu_3202_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp56_fu_3192_p2_temp: signed (25-1 downto 0);
    signal tmp57_fu_3202_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_65_fu_3094_p3_temp: signed (24-1 downto 0);
    signal tmp34_fu_3217_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp33_reg_5031_temp: signed (26-1 downto 0);
    signal tmp34_fu_3217_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp31_reg_5026_temp: signed (25-1 downto 0);
    signal tmp34_fu_3217_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sum_V_fu_3227_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp34_fu_3217_p2_temp: signed (27-1 downto 0);
    signal sum_V_fu_3227_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp30_reg_5021_temp: signed (26-1 downto 0);
    signal sum_V_fu_3227_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp47_fu_3264_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp46_reg_5046_temp: signed (26-1 downto 0);
    signal tmp47_fu_3264_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp44_reg_5041_temp: signed (25-1 downto 0);
    signal tmp47_fu_3264_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sum_V_1_fu_3274_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp47_fu_3264_p2_temp: signed (27-1 downto 0);
    signal sum_V_1_fu_3274_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp43_reg_5036_temp: signed (26-1 downto 0);
    signal sum_V_1_fu_3274_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp58_fu_3311_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp57_reg_5061_temp: signed (26-1 downto 0);
    signal tmp58_fu_3311_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp55_reg_5056_temp: signed (25-1 downto 0);
    signal tmp58_fu_3311_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sum_V_2_fu_3321_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp58_fu_3311_p2_temp: signed (27-1 downto 0);
    signal sum_V_2_fu_3321_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp54_reg_5051_temp: signed (26-1 downto 0);
    signal sum_V_2_fu_3321_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_1_fu_3352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_fu_3349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_reg_5066_temp: signed (20-1 downto 0);
    signal tmp_38_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_fu_3363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_1_fu_3352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_3363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_2_fu_3371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_2_fu_3371_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_4_fu_3403_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_3_fu_3400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_reg_5081_temp: signed (20-1 downto 0);
    signal tmp_90_1_fu_3409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_1_fu_3414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_4_fu_3403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_1_fu_3414_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_5_fu_3422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_5_fu_3422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_fu_3454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_6_fu_3451_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_reg_5096_temp: signed (20-1 downto 0);
    signal tmp_90_2_fu_3460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_2_fu_3465_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_fu_3454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_2_fu_3465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_8_fu_3473_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_8_fu_3473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp2_fu_3502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_3507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp3_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i2_fu_3527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp4_fu_3542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i3_fu_3547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2465_ce : STD_LOGIC;
    signal grp_fu_2473_ce : STD_LOGIC;
    signal grp_fu_2482_ce : STD_LOGIC;
    signal grp_fu_2491_ce : STD_LOGIC;
    signal grp_fu_2499_ce : STD_LOGIC;
    signal grp_fu_2508_ce : STD_LOGIC;
    signal grp_fu_2517_ce : STD_LOGIC;
    signal grp_fu_2525_ce : STD_LOGIC;
    signal grp_fu_2534_ce : STD_LOGIC;
    signal grp_fu_2561_ce : STD_LOGIC;
    signal grp_fu_2569_ce : STD_LOGIC;
    signal grp_fu_2578_ce : STD_LOGIC;
    signal grp_fu_2587_ce : STD_LOGIC;
    signal grp_fu_2595_ce : STD_LOGIC;
    signal grp_fu_2604_ce : STD_LOGIC;
    signal grp_fu_2613_ce : STD_LOGIC;
    signal grp_fu_2621_ce : STD_LOGIC;
    signal grp_fu_2630_ce : STD_LOGIC;
    signal grp_fu_2657_ce : STD_LOGIC;
    signal grp_fu_2665_ce : STD_LOGIC;
    signal grp_fu_2674_ce : STD_LOGIC;
    signal grp_fu_2683_ce : STD_LOGIC;
    signal grp_fu_2691_ce : STD_LOGIC;
    signal grp_fu_2700_ce : STD_LOGIC;
    signal grp_fu_2709_ce : STD_LOGIC;
    signal grp_fu_2717_ce : STD_LOGIC;
    signal grp_fu_2726_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2465_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2473_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2482_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2491_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2499_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2508_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2517_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2525_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2534_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2561_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2569_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2578_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2587_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2595_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2604_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2613_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2621_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2630_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2657_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2665_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2674_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2683_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2691_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2700_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2709_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2717_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2726_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_bdd_3046 : BOOLEAN;
    signal ap_sig_bdd_1860 : BOOLEAN;
    signal ap_sig_bdd_3052 : BOOLEAN;
    signal ap_sig_bdd_3051 : BOOLEAN;
    signal ap_sig_bdd_3059 : BOOLEAN;
    signal ap_sig_bdd_3061 : BOOLEAN;
    signal ap_sig_bdd_3063 : BOOLEAN;
    signal ap_sig_bdd_3049 : BOOLEAN;
    signal ap_sig_bdd_3068 : BOOLEAN;
    signal ap_sig_bdd_3070 : BOOLEAN;
    signal ap_sig_bdd_3072 : BOOLEAN;
    signal ap_sig_bdd_3076 : BOOLEAN;
    signal ap_sig_bdd_3078 : BOOLEAN;
    signal ap_sig_bdd_3082 : BOOLEAN;
    signal ap_sig_bdd_3084 : BOOLEAN;
    signal ap_sig_bdd_3086 : BOOLEAN;
    signal ap_sig_bdd_3090 : BOOLEAN;
    signal ap_sig_bdd_3092 : BOOLEAN;
    signal ap_sig_bdd_3096 : BOOLEAN;

    component image_filter_mul_8ns_8s_16_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1,
        q1 => k_buf_0_val_0_q1);

    k_buf_0_val_1_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1,
        q1 => k_buf_0_val_1_q1);

    k_buf_0_val_2_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1,
        q1 => k_buf_0_val_2_q1);

    k_buf_1_val_0_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1,
        q1 => k_buf_1_val_0_q1);

    k_buf_1_val_1_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1,
        q1 => k_buf_1_val_1_q1);

    k_buf_1_val_2_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1,
        q1 => k_buf_1_val_2_q1);

    k_buf_2_val_0_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1,
        q1 => k_buf_2_val_0_q1);

    k_buf_2_val_1_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1,
        q1 => k_buf_2_val_1_q1);

    k_buf_2_val_2_U : component filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1,
        q1 => k_buf_2_val_2_q1);

    image_filter_mul_8ns_8s_16_3_U25 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 25,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2465_p0,
        din1 => grp_fu_2465_p1,
        ce => grp_fu_2465_ce,
        dout => grp_fu_2465_p2);

    image_filter_mul_8ns_8s_16_3_U26 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 26,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2473_p0,
        din1 => grp_fu_2473_p1,
        ce => grp_fu_2473_ce,
        dout => grp_fu_2473_p2);

    image_filter_mul_8ns_8s_16_3_U27 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 27,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2482_p0,
        din1 => grp_fu_2482_p1,
        ce => grp_fu_2482_ce,
        dout => grp_fu_2482_p2);

    image_filter_mul_8ns_8s_16_3_U28 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 28,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2491_p0,
        din1 => grp_fu_2491_p1,
        ce => grp_fu_2491_ce,
        dout => grp_fu_2491_p2);

    image_filter_mul_8ns_8s_16_3_U29 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 29,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2499_p0,
        din1 => grp_fu_2499_p1,
        ce => grp_fu_2499_ce,
        dout => grp_fu_2499_p2);

    image_filter_mul_8ns_8s_16_3_U30 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 30,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2508_p0,
        din1 => grp_fu_2508_p1,
        ce => grp_fu_2508_ce,
        dout => grp_fu_2508_p2);

    image_filter_mul_8ns_8s_16_3_U31 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 31,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2517_p0,
        din1 => grp_fu_2517_p1,
        ce => grp_fu_2517_ce,
        dout => grp_fu_2517_p2);

    image_filter_mul_8ns_8s_16_3_U32 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 32,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2525_p0,
        din1 => grp_fu_2525_p1,
        ce => grp_fu_2525_ce,
        dout => grp_fu_2525_p2);

    image_filter_mul_8ns_8s_16_3_U33 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 33,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2534_p0,
        din1 => grp_fu_2534_p1,
        ce => grp_fu_2534_ce,
        dout => grp_fu_2534_p2);

    image_filter_mul_8ns_8s_16_3_U34 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 34,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2561_p0,
        din1 => grp_fu_2561_p1,
        ce => grp_fu_2561_ce,
        dout => grp_fu_2561_p2);

    image_filter_mul_8ns_8s_16_3_U35 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 35,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2569_p0,
        din1 => grp_fu_2569_p1,
        ce => grp_fu_2569_ce,
        dout => grp_fu_2569_p2);

    image_filter_mul_8ns_8s_16_3_U36 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 36,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2578_p0,
        din1 => grp_fu_2578_p1,
        ce => grp_fu_2578_ce,
        dout => grp_fu_2578_p2);

    image_filter_mul_8ns_8s_16_3_U37 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 37,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2587_p0,
        din1 => grp_fu_2587_p1,
        ce => grp_fu_2587_ce,
        dout => grp_fu_2587_p2);

    image_filter_mul_8ns_8s_16_3_U38 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 38,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2595_p0,
        din1 => grp_fu_2595_p1,
        ce => grp_fu_2595_ce,
        dout => grp_fu_2595_p2);

    image_filter_mul_8ns_8s_16_3_U39 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 39,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2604_p0,
        din1 => grp_fu_2604_p1,
        ce => grp_fu_2604_ce,
        dout => grp_fu_2604_p2);

    image_filter_mul_8ns_8s_16_3_U40 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 40,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2613_p0,
        din1 => grp_fu_2613_p1,
        ce => grp_fu_2613_ce,
        dout => grp_fu_2613_p2);

    image_filter_mul_8ns_8s_16_3_U41 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 41,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2621_p0,
        din1 => grp_fu_2621_p1,
        ce => grp_fu_2621_ce,
        dout => grp_fu_2621_p2);

    image_filter_mul_8ns_8s_16_3_U42 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 42,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2630_p0,
        din1 => grp_fu_2630_p1,
        ce => grp_fu_2630_ce,
        dout => grp_fu_2630_p2);

    image_filter_mul_8ns_8s_16_3_U43 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 43,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2657_p0,
        din1 => grp_fu_2657_p1,
        ce => grp_fu_2657_ce,
        dout => grp_fu_2657_p2);

    image_filter_mul_8ns_8s_16_3_U44 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 44,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2665_p0,
        din1 => grp_fu_2665_p1,
        ce => grp_fu_2665_ce,
        dout => grp_fu_2665_p2);

    image_filter_mul_8ns_8s_16_3_U45 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 45,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2674_p0,
        din1 => grp_fu_2674_p1,
        ce => grp_fu_2674_ce,
        dout => grp_fu_2674_p2);

    image_filter_mul_8ns_8s_16_3_U46 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 46,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2683_p0,
        din1 => grp_fu_2683_p1,
        ce => grp_fu_2683_ce,
        dout => grp_fu_2683_p2);

    image_filter_mul_8ns_8s_16_3_U47 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 47,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2691_p0,
        din1 => grp_fu_2691_p1,
        ce => grp_fu_2691_ce,
        dout => grp_fu_2691_p2);

    image_filter_mul_8ns_8s_16_3_U48 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 48,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2700_p0,
        din1 => grp_fu_2700_p1,
        ce => grp_fu_2700_ce,
        dout => grp_fu_2700_p2);

    image_filter_mul_8ns_8s_16_3_U49 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 49,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2709_p0,
        din1 => grp_fu_2709_p1,
        ce => grp_fu_2709_ce,
        dout => grp_fu_2709_p2);

    image_filter_mul_8ns_8s_16_3_U50 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 50,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2717_p0,
        din1 => grp_fu_2717_p1,
        ce => grp_fu_2717_ce,
        dout => grp_fu_2717_p2);

    image_filter_mul_8ns_8s_16_3_U51 : component image_filter_mul_8ns_8s_16_3
    generic map (
        ID => 51,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2726_p0,
        din1 => grp_fu_2726_p1,
        ce => grp_fu_2726_ce,
        dout => grp_fu_2726_p2);




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_5_fu_1701_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_ST_st7_fsm_6 = ap_CS_fsm) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- p_0202_rec_reg_756 assign process. --
    p_0202_rec_reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then 
                p_0202_rec_reg_756 <= ap_const_lv2_0;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = exitcond_fu_1043_p2))) then 
                p_0202_rec_reg_756 <= p_rec2_fu_1049_p2;
            end if; 
        end if;
    end process;

    -- p_0206_rec_reg_767 assign process. --
    p_0206_rec_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = exitcond_fu_1043_p2)))) then 
                p_0206_rec_reg_767 <= ap_const_lv2_0;
            elsif (((ap_ST_st3_fsm_2 = ap_CS_fsm) and (ap_const_lv1_0 = exitcond9_fu_1055_p2))) then 
                p_0206_rec_reg_767 <= p_rec3_fu_1061_p2;
            end if; 
        end if;
    end process;

    -- p_0210_rec_reg_778 assign process. --
    p_0210_rec_reg_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st3_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = exitcond9_fu_1055_p2)))) then 
                p_0210_rec_reg_778 <= ap_const_lv2_0;
            elsif (((ap_ST_st4_fsm_3 = ap_CS_fsm) and (ap_const_lv1_0 = exitcond8_fu_1067_p2))) then 
                p_0210_rec_reg_778 <= p_rec_fu_1073_p2;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_0_1_fu_320 assign process. --
    src_kernel_win_0_val_0_0_1_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_0_1_fu_320 <= k_buf_0_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3)))) then 
                src_kernel_win_0_val_0_0_1_fu_320 <= reg_1006;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_0_fu_252 assign process. --
    src_kernel_win_0_val_0_0_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_0_fu_252 <= src_kernel_win_0_val_0_0_2_fu_2264_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_0_val_0_0_fu_252 <= k_buf_0_val_0_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3)))) then 
                src_kernel_win_0_val_0_0_fu_252 <= reg_1006;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_1)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_0_fu_252 <= src_kernel_win_0_val_0_0_1_fu_320;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_1)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_0_fu_252 <= k_buf_0_val_1_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_0_1_fu_312 assign process. --
    src_kernel_win_0_val_1_0_1_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_0_1_fu_312 <= reg_1001;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3)))) then 
                src_kernel_win_0_val_1_0_1_fu_312 <= temp_10_reg_4567;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_0_fu_264 assign process. --
    src_kernel_win_0_val_1_0_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_0_fu_264 <= src_kernel_win_0_val_1_0_2_fu_2279_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_0_val_1_0_fu_264 <= k_buf_0_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3)))) then 
                src_kernel_win_0_val_1_0_fu_264 <= temp_10_reg_4567;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_1)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_0_fu_264 <= src_kernel_win_0_val_1_0_1_fu_312;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_1)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_0_fu_264 <= k_buf_0_val_2_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_0_fu_276 assign process. --
    src_kernel_win_0_val_2_0_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_0_fu_276 <= reg_1006;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_0_fu_276 <= k_buf_0_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_0_val_2_0_fu_276 <= k_buf_0_val_2_q1;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_2_0_fu_276 <= reg_1001;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_1)) and not((tmp_77_0_t_reg_4559 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_1)) and not((tmp_72_0_t_reg_4563 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_2_fu_212;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_0)))) then 
                src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_0_fu_204;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and (ap_const_lv1_0 = or_cond3_reg_4541) and not((ap_const_lv1_0 = or_cond4_reg_4545)) and (tmp_77_0_t_reg_4559 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) and not((ap_const_lv1_0 = or_cond3_reg_4541)) and (tmp_72_0_t_reg_4563 = ap_const_lv2_1)))) then 
                src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_1_fu_208;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_0_1_fu_296 assign process. --
    src_kernel_win_1_val_0_0_1_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_0_1_fu_296 <= k_buf_1_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3)))) then 
                src_kernel_win_1_val_0_0_1_fu_296 <= reg_1015;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_0_fu_288 assign process. --
    src_kernel_win_1_val_0_0_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_0_fu_288 <= src_kernel_win_1_val_0_0_2_fu_2337_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_1_val_0_0_fu_288 <= k_buf_1_val_0_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3)))) then 
                src_kernel_win_1_val_0_0_fu_288 <= reg_1015;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_1)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_0_fu_288 <= src_kernel_win_1_val_0_0_1_fu_296;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_1)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_0_fu_288 <= k_buf_1_val_1_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_0_1_fu_284 assign process. --
    src_kernel_win_1_val_1_0_1_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_0_1_fu_284 <= reg_1010;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3)))) then 
                src_kernel_win_1_val_1_0_1_fu_284 <= temp_reg_4619;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_0_fu_304 assign process. --
    src_kernel_win_1_val_1_0_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_0_fu_304 <= src_kernel_win_1_val_1_0_2_fu_2352_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_1_val_1_0_fu_304 <= k_buf_1_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3)))) then 
                src_kernel_win_1_val_1_0_fu_304 <= temp_reg_4619;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_1)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_0_fu_304 <= src_kernel_win_1_val_1_0_1_fu_284;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_1)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_0_fu_304 <= k_buf_1_val_2_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_0_fu_300 assign process. --
    src_kernel_win_1_val_2_0_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_0_fu_300 <= reg_1015;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_0_fu_300 <= k_buf_1_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_1_val_2_0_fu_300 <= k_buf_1_val_2_q1;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3))))) then 
                src_kernel_win_1_val_2_0_fu_300 <= reg_1010;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_1)) and not((tmp_77_1_t_reg_4611 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_1)) and not((tmp_72_1_t_reg_4615 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_2_fu_224;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_0)))) then 
                src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_0_fu_216;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and (ap_const_lv1_0 = or_cond3_1_reg_4593) and not((ap_const_lv1_0 = or_cond4_1_reg_4597)) and (tmp_77_1_t_reg_4611 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) and not((ap_const_lv1_0 = or_cond3_1_reg_4593)) and (tmp_72_1_t_reg_4615 = ap_const_lv2_1)))) then 
                src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_1_fu_220;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_0_1_fu_272 assign process. --
    src_kernel_win_2_val_0_0_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_0_1_fu_272 <= k_buf_2_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3)))) then 
                src_kernel_win_2_val_0_0_1_fu_272 <= reg_1024;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_0_fu_324 assign process. --
    src_kernel_win_2_val_0_0_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_0_fu_324 <= src_kernel_win_2_val_0_0_2_fu_2410_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_2_val_0_0_fu_324 <= k_buf_2_val_0_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3)))) then 
                src_kernel_win_2_val_0_0_fu_324 <= reg_1024;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_1)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_0_fu_324 <= src_kernel_win_2_val_0_0_1_fu_272;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_1)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_0_fu_324 <= k_buf_2_val_1_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_0_1_fu_260 assign process. --
    src_kernel_win_2_val_1_0_1_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_0_1_fu_260 <= reg_1019;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3)))) then 
                src_kernel_win_2_val_1_0_1_fu_260 <= temp_13_reg_4671;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_0_fu_340 assign process. --
    src_kernel_win_2_val_1_0_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_0_fu_340 <= src_kernel_win_2_val_1_0_2_fu_2425_p3;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_2_val_1_0_fu_340 <= k_buf_2_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3)))) then 
                src_kernel_win_2_val_1_0_fu_340 <= temp_13_reg_4671;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_1)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_0_fu_340 <= src_kernel_win_2_val_1_0_1_fu_260;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_1)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_0_fu_340 <= k_buf_2_val_2_q1;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_0_fu_336 assign process. --
    src_kernel_win_2_val_2_0_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_0_fu_336 <= reg_1024;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and (locy_0_2_t_reg_4290 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_0_fu_336 <= k_buf_2_val_1_q1;
            elsif (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3)))) then 
                src_kernel_win_2_val_2_0_fu_336 <= k_buf_2_val_2_q1;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_1)) and not((locy_0_2_t_reg_4290 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3))))) then 
                src_kernel_win_2_val_2_0_fu_336 <= reg_1019;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_1)) and not((tmp_77_2_t_reg_4663 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_1)) and not((tmp_72_2_t_reg_4667 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_2_fu_236;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_0)))) then 
                src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_0_fu_228;
            elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and (ap_const_lv1_0 = or_cond3_2_reg_4645) and not((ap_const_lv1_0 = or_cond4_2_reg_4649)) and (tmp_77_2_t_reg_4663 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) and not((ap_const_lv1_0 = or_cond3_2_reg_4645)) and (tmp_72_2_t_reg_4667 = ap_const_lv2_1)))) then 
                src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_1_fu_232;
            end if; 
        end if;
    end process;

    -- t_V_1_reg_800 assign process. --
    t_V_1_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = tmp_5_fu_1701_p2)))) then 
                t_V_1_reg_800 <= j_V_fu_1706_p2;
            elsif ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then 
                t_V_1_reg_800 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- t_V_reg_789 assign process. --
    t_V_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st20_fsm_8 = ap_CS_fsm)) then 
                t_V_reg_789 <= i_V_reg_4096;
            elsif (((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((ap_const_lv1_0 = exitcond8_fu_1067_p2)))) then 
                t_V_reg_789 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = tmp_5_fu_1701_p2)))) then
                ImagLoc_x_reg_4303 <= ImagLoc_x_fu_1728_p2;
                brmerge_reg_4336 <= brmerge_fu_1761_p2;
                p_assign_2_reg_4329 <= p_assign_2_fu_1753_p3;
                tmp15_reg_4340 <= tmp15_fu_1776_p2;
                tmp16_reg_4345 <= tmp16_fu_1781_p2;
                tmp_35_reg_4325 <= ImagLoc_x_fu_1728_p2(12 downto 12);
                tmp_4_reg_4318 <= tmp_4_fu_1734_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_1215_p2)))) then
                ImagLoc_y_1_reg_4154 <= ImagLoc_y_1_fu_1316_p2;
                ImagLoc_y_2_reg_4173 <= ImagLoc_y_2_fu_1349_p2;
                ImagLoc_y_reg_4106 <= ImagLoc_y_fu_1231_p2;
                icmp1_reg_4113 <= icmp1_fu_1251_p2;
                p_assign_10_reg_4185 <= p_assign_10_fu_1368_p3;
                p_assign_5_reg_4125 <= p_assign_5_fu_1275_p3;
                p_assign_8_reg_4166 <= p_assign_8_fu_1335_p3;
                sel_tmp17_demorgan_reg_4140 <= sel_tmp17_demorgan_fu_1298_p2;
                slt_reg_4192 <= slt_fu_1376_p2;
                tmp_17_reg_4119 <= tmp_17_fu_1262_p2;
                tmp_20_reg_4130 <= tmp_20_fu_1287_p2;
                tmp_21_reg_4135 <= tmp_21_fu_1292_p2;
                tmp_41_2_reg_4197 <= tmp_41_2_fu_1381_p2;
                tmp_47_0_1_reg_4159 <= tmp_47_0_1_fu_1322_p2;
                tmp_47_0_2_reg_4178 <= tmp_47_0_2_fu_1355_p2;
                tmp_8_reg_4145 <= tmp_8_fu_1303_p3;
                ult_reg_4101 <= ult_fu_1226_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1 <= ImagLoc_x_reg_4303;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it9;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it2 <= brmerge1_reg_4365;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it2;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it3;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it4;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it5;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it7 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it6;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it8 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it7;
                ap_reg_ppstg_brmerge1_reg_4365_pp0_it9 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it8;
                ap_reg_ppstg_brmerge_reg_4336_pp0_it1 <= brmerge_reg_4336;
                ap_reg_ppstg_brmerge_reg_4336_pp0_it2 <= ap_reg_ppstg_brmerge_reg_4336_pp0_it1;
                ap_reg_ppstg_brmerge_reg_4336_pp0_it3 <= ap_reg_ppstg_brmerge_reg_4336_pp0_it2;
                ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1 <= p_assign_2_reg_4329;
                ap_reg_ppstg_tmp_28_reg_4391_pp0_it3 <= tmp_28_reg_4391;
                ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 <= tmp_35_reg_4325;
                ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 <= ap_reg_ppstg_tmp_35_reg_4325_pp0_it1;
                ap_reg_ppstg_tmp_35_reg_4325_pp0_it3 <= ap_reg_ppstg_tmp_35_reg_4325_pp0_it2;
                ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3 <= tmp_48_1_reg_4441;
                ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3 <= tmp_48_2_reg_4491;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 <= tmp_5_reg_4294;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it9;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it1;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it3 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it2;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it3;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it4;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it5;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it7 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it6;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it8 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it7;
                ap_reg_ppstg_tmp_5_reg_4294_pp0_it9 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((tmp_5_reg_4294 = ap_const_lv1_0)))) then
                brmerge1_reg_4365 <= brmerge1_fu_1844_p2;
                sel_tmp4_reg_4355 <= sel_tmp4_fu_1823_p2;
                sel_tmp9_reg_4360 <= sel_tmp9_fu_1838_p2;
                sel_tmp_reg_4350 <= sel_tmp_fu_1811_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((ap_const_lv1_0 = exitcond8_fu_1067_p2)))) then
                cols_cast1_reg_3932(0) <= cols_cast1_fu_1092_p1(0);
    cols_cast1_reg_3932(1) <= cols_cast1_fu_1092_p1(1);
    cols_cast1_reg_3932(2) <= cols_cast1_fu_1092_p1(2);
    cols_cast1_reg_3932(3) <= cols_cast1_fu_1092_p1(3);
    cols_cast1_reg_3932(4) <= cols_cast1_fu_1092_p1(4);
    cols_cast1_reg_3932(5) <= cols_cast1_fu_1092_p1(5);
    cols_cast1_reg_3932(6) <= cols_cast1_fu_1092_p1(6);
    cols_cast1_reg_3932(7) <= cols_cast1_fu_1092_p1(7);
    cols_cast1_reg_3932(8) <= cols_cast1_fu_1092_p1(8);
    cols_cast1_reg_3932(9) <= cols_cast1_fu_1092_p1(9);
    cols_cast1_reg_3932(10) <= cols_cast1_fu_1092_p1(10);
    cols_cast1_reg_3932(11) <= cols_cast1_fu_1092_p1(11);
                cols_cast2_reg_3956(0) <= cols_cast2_fu_1110_p1(0);
    cols_cast2_reg_3956(1) <= cols_cast2_fu_1110_p1(1);
    cols_cast2_reg_3956(2) <= cols_cast2_fu_1110_p1(2);
    cols_cast2_reg_3956(3) <= cols_cast2_fu_1110_p1(3);
    cols_cast2_reg_3956(4) <= cols_cast2_fu_1110_p1(4);
    cols_cast2_reg_3956(5) <= cols_cast2_fu_1110_p1(5);
    cols_cast2_reg_3956(6) <= cols_cast2_fu_1110_p1(6);
    cols_cast2_reg_3956(7) <= cols_cast2_fu_1110_p1(7);
    cols_cast2_reg_3956(8) <= cols_cast2_fu_1110_p1(8);
    cols_cast2_reg_3956(9) <= cols_cast2_fu_1110_p1(9);
    cols_cast2_reg_3956(10) <= cols_cast2_fu_1110_p1(10);
    cols_cast2_reg_3956(11) <= cols_cast2_fu_1110_p1(11);
                heightloop_cast77_cast_reg_3925(0) <= heightloop_cast77_cast_fu_1088_p1(0);
    heightloop_cast77_cast_reg_3925(1) <= heightloop_cast77_cast_fu_1088_p1(1);
    heightloop_cast77_cast_reg_3925(2) <= heightloop_cast77_cast_fu_1088_p1(2);
    heightloop_cast77_cast_reg_3925(3) <= heightloop_cast77_cast_fu_1088_p1(3);
    heightloop_cast77_cast_reg_3925(4) <= heightloop_cast77_cast_fu_1088_p1(4);
    heightloop_cast77_cast_reg_3925(5) <= heightloop_cast77_cast_fu_1088_p1(5);
    heightloop_cast77_cast_reg_3925(6) <= heightloop_cast77_cast_fu_1088_p1(6);
    heightloop_cast77_cast_reg_3925(7) <= heightloop_cast77_cast_fu_1088_p1(7);
    heightloop_cast77_cast_reg_3925(8) <= heightloop_cast77_cast_fu_1088_p1(8);
    heightloop_cast77_cast_reg_3925(9) <= heightloop_cast77_cast_fu_1088_p1(9);
    heightloop_cast77_cast_reg_3925(10) <= heightloop_cast77_cast_fu_1088_p1(10);
    heightloop_cast77_cast_reg_3925(11) <= heightloop_cast77_cast_fu_1088_p1(11);
    heightloop_cast77_cast_reg_3925(12) <= heightloop_cast77_cast_fu_1088_p1(12);
                ref_reg_3950 <= ref_fu_1104_p2;
                rows_cast1_reg_3918(0) <= rows_cast1_fu_1079_p1(0);
    rows_cast1_reg_3918(1) <= rows_cast1_fu_1079_p1(1);
    rows_cast1_reg_3918(2) <= rows_cast1_fu_1079_p1(2);
    rows_cast1_reg_3918(3) <= rows_cast1_fu_1079_p1(3);
    rows_cast1_reg_3918(4) <= rows_cast1_fu_1079_p1(4);
    rows_cast1_reg_3918(5) <= rows_cast1_fu_1079_p1(5);
    rows_cast1_reg_3918(6) <= rows_cast1_fu_1079_p1(6);
    rows_cast1_reg_3918(7) <= rows_cast1_fu_1079_p1(7);
    rows_cast1_reg_3918(8) <= rows_cast1_fu_1079_p1(8);
    rows_cast1_reg_3918(9) <= rows_cast1_fu_1079_p1(9);
    rows_cast1_reg_3918(10) <= rows_cast1_fu_1079_p1(10);
    rows_cast1_reg_3918(11) <= rows_cast1_fu_1079_p1(11);
                rows_cast_reg_3943(0) <= rows_cast_fu_1101_p1(0);
    rows_cast_reg_3943(1) <= rows_cast_fu_1101_p1(1);
    rows_cast_reg_3943(2) <= rows_cast_fu_1101_p1(2);
    rows_cast_reg_3943(3) <= rows_cast_fu_1101_p1(3);
    rows_cast_reg_3943(4) <= rows_cast_fu_1101_p1(4);
    rows_cast_reg_3943(5) <= rows_cast_fu_1101_p1(5);
    rows_cast_reg_3943(6) <= rows_cast_fu_1101_p1(6);
    rows_cast_reg_3943(7) <= rows_cast_fu_1101_p1(7);
    rows_cast_reg_3943(8) <= rows_cast_fu_1101_p1(8);
    rows_cast_reg_3943(9) <= rows_cast_fu_1101_p1(9);
    rows_cast_reg_3943(10) <= rows_cast_fu_1101_p1(10);
    rows_cast_reg_3943(11) <= rows_cast_fu_1101_p1(11);
                tmp_101_cast_reg_4052 <= tmp_101_cast_fu_1183_p1;
                tmp_103_cast_reg_4059 <= tmp_103_cast_fu_1186_p1;
                tmp_105_cast_reg_4066 <= tmp_105_cast_fu_1189_p1;
                tmp_107_cast_reg_4073 <= tmp_107_cast_fu_1192_p1;
                tmp_11_reg_3995 <= tmp_11_fu_1148_p2;
                tmp_13_reg_4012 <= tmp_13_fu_1164_p1;
                tmp_14_reg_4080 <= tmp_14_fu_1195_p2;
                tmp_29_cast_cast_reg_3990(1) <= tmp_29_cast_cast_fu_1144_p1(1);
    tmp_29_cast_cast_reg_3990(2) <= tmp_29_cast_cast_fu_1144_p1(2);
    tmp_29_cast_cast_reg_3990(3) <= tmp_29_cast_cast_fu_1144_p1(3);
    tmp_29_cast_cast_reg_3990(4) <= tmp_29_cast_cast_fu_1144_p1(4);
    tmp_29_cast_cast_reg_3990(5) <= tmp_29_cast_cast_fu_1144_p1(5);
    tmp_29_cast_cast_reg_3990(6) <= tmp_29_cast_cast_fu_1144_p1(6);
    tmp_29_cast_cast_reg_3990(7) <= tmp_29_cast_cast_fu_1144_p1(7);
    tmp_29_cast_cast_reg_3990(8) <= tmp_29_cast_cast_fu_1144_p1(8);
    tmp_29_cast_cast_reg_3990(9) <= tmp_29_cast_cast_fu_1144_p1(9);
    tmp_29_cast_cast_reg_3990(10) <= tmp_29_cast_cast_fu_1144_p1(10);
    tmp_29_cast_cast_reg_3990(11) <= tmp_29_cast_cast_fu_1144_p1(11);
    tmp_29_cast_cast_reg_3990(12) <= tmp_29_cast_cast_fu_1144_p1(12);
                tmp_2_reg_3977 <= tmp_2_fu_1126_p2;
                tmp_63_0_cast_cast_cast_reg_4005(1) <= tmp_63_0_cast_cast_cast_fu_1160_p1(1);
    tmp_63_0_cast_cast_cast_reg_4005(2) <= tmp_63_0_cast_cast_cast_fu_1160_p1(2);
    tmp_63_0_cast_cast_cast_reg_4005(3) <= tmp_63_0_cast_cast_cast_fu_1160_p1(3);
    tmp_63_0_cast_cast_cast_reg_4005(4) <= tmp_63_0_cast_cast_cast_fu_1160_p1(4);
    tmp_63_0_cast_cast_cast_reg_4005(5) <= tmp_63_0_cast_cast_cast_fu_1160_p1(5);
    tmp_63_0_cast_cast_cast_reg_4005(6) <= tmp_63_0_cast_cast_cast_fu_1160_p1(6);
    tmp_63_0_cast_cast_cast_reg_4005(7) <= tmp_63_0_cast_cast_cast_fu_1160_p1(7);
    tmp_63_0_cast_cast_cast_reg_4005(8) <= tmp_63_0_cast_cast_cast_fu_1160_p1(8);
    tmp_63_0_cast_cast_cast_reg_4005(9) <= tmp_63_0_cast_cast_cast_fu_1160_p1(9);
    tmp_63_0_cast_cast_cast_reg_4005(10) <= tmp_63_0_cast_cast_cast_fu_1160_p1(10);
    tmp_63_0_cast_cast_cast_reg_4005(11) <= tmp_63_0_cast_cast_cast_fu_1160_p1(11);
    tmp_63_0_cast_cast_cast_reg_4005(12) <= tmp_63_0_cast_cast_cast_fu_1160_p1(12);
                tmp_6_reg_3984 <= tmp_6_fu_1132_p2;
                tmp_91_cast_reg_4017 <= tmp_91_cast_fu_1168_p1;
                tmp_93_cast_reg_4024 <= tmp_93_cast_fu_1171_p1;
                tmp_95_cast_reg_4031 <= tmp_95_cast_fu_1174_p1;
                tmp_97_cast_reg_4038 <= tmp_97_cast_fu_1177_p1;
                tmp_99_cast_reg_4045 <= tmp_99_cast_fu_1180_p1;
                tmp_cast_cast_cast_reg_3967 <= tmp_cast_cast_cast_fu_1119_p1;
                widthloop_reg_3937 <= widthloop_fu_1095_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then
                i_V_reg_4096 <= i_V_fu_1220_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2)))) then
                k_buf_0_val_0_addr_2_reg_4420 <= tmp_29_fu_1877_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_2_reg_4414 <= tmp_29_fu_1877_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_1_reg_4400 <= tmp_29_fu_1877_p1(11 - 1 downto 0);
                tmp_30_reg_4406 <= tmp_30_fu_1883_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2)))) then
                k_buf_1_val_0_addr_2_reg_4470 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);
                k_buf_1_val_1_addr_2_reg_4464 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);
                k_buf_1_val_2_addr_1_reg_4450 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);
                tmp_50_1_reg_4456 <= tmp_50_1_fu_1917_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2)))) then
                k_buf_2_val_0_addr_2_reg_4520 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);
                k_buf_2_val_1_addr_2_reg_4514 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);
                k_buf_2_val_2_addr_1_reg_4500 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);
                tmp_50_2_reg_4506 <= tmp_50_2_fu_1951_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st7_fsm_6 = ap_CS_fsm)) then
                locy_0_2_t_reg_4290 <= locy_0_2_t_fu_1692_p2;
                rev1_reg_4257 <= rev1_fu_1631_p2;
                sel_tmp10_reg_4262 <= sel_tmp10_fu_1640_p2;
                sel_tmp12_reg_4269 <= sel_tmp12_fu_1644_p2;
                sel_tmp17_reg_4276 <= sel_tmp17_fu_1668_p2;
                sel_tmp19_reg_4283 <= sel_tmp19_fu_1673_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st6_fsm_5 = ap_CS_fsm)) then
                newSel3_reg_4213 <= newSel3_fu_1514_p3;
                newSel4_reg_4223 <= newSel4_fu_1527_p3;
                newSel6_reg_4228 <= newSel6_fu_1585_p3;
                newSel7_reg_4238 <= newSel7_fu_1598_p3;
                or_cond1_reg_4218 <= or_cond1_fu_1521_p2;
                or_cond2_reg_4233 <= or_cond2_fu_1592_p2;
                or_cond37_2_reg_4248 <= or_cond37_2_fu_1615_p2;
                or_cond5_reg_4253 <= or_cond5_fu_1625_p2;
                or_cond6_reg_4202 <= or_cond6_fu_1394_p2;
                tmp_22_reg_4207 <= tmp_22_fu_1459_p1;
                tmp_27_reg_4243 <= tmp_27_fu_1605_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                or_cond3_1_reg_4593 <= or_cond3_1_fu_2050_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                or_cond3_2_reg_4645 <= or_cond3_2_fu_2122_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                or_cond3_reg_4541 <= or_cond3_fu_1978_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2))) then
                or_cond4_1_reg_4597 <= or_cond4_1_fu_2060_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2))) then
                or_cond4_2_reg_4649 <= or_cond4_2_fu_2132_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_fu_1978_p2))) then
                or_cond4_reg_4545 <= or_cond4_fu_1988_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))))) then
                reg_1001 <= k_buf_0_val_2_q0;
                reg_1006 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then
                reg_1010 <= k_buf_1_val_2_q0;
                reg_1015 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then
                reg_1019 <= k_buf_2_val_2_q0;
                reg_1024 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_30_reg_4406) and (tmp_52_0_t_reg_4410 = ap_const_lv2_0))) then
                right_border_buf_0_val_0_0_fu_204 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_30_reg_4406) and (tmp_52_0_t_reg_4410 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_208 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_30_reg_4406) and not((tmp_52_0_t_reg_4410 = ap_const_lv2_1)) and not((tmp_52_0_t_reg_4410 = ap_const_lv2_0)))) then
                right_border_buf_0_val_0_2_fu_212 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_1_reg_4456) and (tmp_52_1_t_reg_4460 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_216 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_1_reg_4456) and (tmp_52_1_t_reg_4460 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_220 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_1_reg_4456) and not((tmp_52_1_t_reg_4460 = ap_const_lv2_1)) and not((tmp_52_1_t_reg_4460 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_224 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_2_reg_4506) and (tmp_52_2_t_reg_4510 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_228 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_2_reg_4506) and (tmp_52_2_t_reg_4510 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_232 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = tmp_50_2_reg_4506) and not((tmp_52_2_t_reg_4510 = ap_const_lv2_1)) and not((tmp_52_2_t_reg_4510 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_236 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and (ap_const_lv1_0 = tmp_28_fu_1867_p2))) then
                slt1_reg_4395 <= slt1_fu_1872_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and (ap_const_lv1_0 = tmp_48_1_fu_1901_p2))) then
                slt2_reg_4445 <= slt2_fu_1906_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and (ap_const_lv1_0 = tmp_48_2_fu_1935_p2))) then
                slt3_reg_4495 <= slt3_fu_1940_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                src_kernel_win_0_val_0_1_1_reg_4697 <= src_kernel_win_0_val_0_0_fu_252;
                src_kernel_win_0_val_1_1_1_reg_4703 <= src_kernel_win_0_val_1_0_fu_264;
                src_kernel_win_0_val_2_1_1_reg_4709 <= src_kernel_win_0_val_2_0_fu_276;
                src_kernel_win_1_val_0_1_1_reg_4715 <= src_kernel_win_1_val_0_0_fu_288;
                src_kernel_win_1_val_1_1_1_reg_4727 <= src_kernel_win_1_val_1_0_fu_304;
                src_kernel_win_1_val_2_1_1_reg_4721 <= src_kernel_win_1_val_2_0_fu_300;
                src_kernel_win_2_val_0_1_1_reg_4733 <= src_kernel_win_2_val_0_0_fu_324;
                src_kernel_win_2_val_1_1_1_reg_4745 <= src_kernel_win_2_val_1_0_fu_340;
                src_kernel_win_2_val_2_1_1_reg_4739 <= src_kernel_win_2_val_2_0_fu_336;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)))) then
                src_kernel_win_0_val_0_1_fu_256 <= src_kernel_win_0_val_0_1_1_reg_4697;
                src_kernel_win_0_val_1_1_fu_268 <= src_kernel_win_0_val_1_1_1_reg_4703;
                src_kernel_win_0_val_2_1_fu_280 <= src_kernel_win_0_val_2_1_1_reg_4709;
                src_kernel_win_1_val_0_1_fu_292 <= src_kernel_win_1_val_0_1_1_reg_4715;
                src_kernel_win_1_val_1_1_fu_308 <= src_kernel_win_1_val_1_1_1_reg_4727;
                src_kernel_win_1_val_2_1_fu_316 <= src_kernel_win_1_val_2_1_1_reg_4721;
                src_kernel_win_2_val_0_1_fu_328 <= src_kernel_win_2_val_0_1_1_reg_4733;
                src_kernel_win_2_val_1_1_fu_344 <= src_kernel_win_2_val_1_1_1_reg_4745;
                src_kernel_win_2_val_2_1_fu_332 <= src_kernel_win_2_val_2_1_1_reg_4739;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                temp_10_reg_4567 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                temp_13_reg_4671 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                temp_reg_4619 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it7)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it7))) then
                tmp30_reg_5021(8) <= tmp30_fu_2886_p2(8);
    tmp30_reg_5021(9) <= tmp30_fu_2886_p2(9);
    tmp30_reg_5021(10) <= tmp30_fu_2886_p2(10);
    tmp30_reg_5021(11) <= tmp30_fu_2886_p2(11);
    tmp30_reg_5021(12) <= tmp30_fu_2886_p2(12);
    tmp30_reg_5021(13) <= tmp30_fu_2886_p2(13);
    tmp30_reg_5021(14) <= tmp30_fu_2886_p2(14);
    tmp30_reg_5021(15) <= tmp30_fu_2886_p2(15);
    tmp30_reg_5021(16) <= tmp30_fu_2886_p2(16);
    tmp30_reg_5021(17) <= tmp30_fu_2886_p2(17);
    tmp30_reg_5021(18) <= tmp30_fu_2886_p2(18);
    tmp30_reg_5021(19) <= tmp30_fu_2886_p2(19);
    tmp30_reg_5021(20) <= tmp30_fu_2886_p2(20);
    tmp30_reg_5021(21) <= tmp30_fu_2886_p2(21);
    tmp30_reg_5021(22) <= tmp30_fu_2886_p2(22);
    tmp30_reg_5021(23) <= tmp30_fu_2886_p2(23);
    tmp30_reg_5021(24) <= tmp30_fu_2886_p2(24);
    tmp30_reg_5021(25) <= tmp30_fu_2886_p2(25);
                tmp31_reg_5026(8) <= tmp31_fu_2892_p2(8);
    tmp31_reg_5026(9) <= tmp31_fu_2892_p2(9);
    tmp31_reg_5026(10) <= tmp31_fu_2892_p2(10);
    tmp31_reg_5026(11) <= tmp31_fu_2892_p2(11);
    tmp31_reg_5026(12) <= tmp31_fu_2892_p2(12);
    tmp31_reg_5026(13) <= tmp31_fu_2892_p2(13);
    tmp31_reg_5026(14) <= tmp31_fu_2892_p2(14);
    tmp31_reg_5026(15) <= tmp31_fu_2892_p2(15);
    tmp31_reg_5026(16) <= tmp31_fu_2892_p2(16);
    tmp31_reg_5026(17) <= tmp31_fu_2892_p2(17);
    tmp31_reg_5026(18) <= tmp31_fu_2892_p2(18);
    tmp31_reg_5026(19) <= tmp31_fu_2892_p2(19);
    tmp31_reg_5026(20) <= tmp31_fu_2892_p2(20);
    tmp31_reg_5026(21) <= tmp31_fu_2892_p2(21);
    tmp31_reg_5026(22) <= tmp31_fu_2892_p2(22);
    tmp31_reg_5026(23) <= tmp31_fu_2892_p2(23);
    tmp31_reg_5026(24) <= tmp31_fu_2892_p2(24);
                tmp33_reg_5031(8) <= tmp33_fu_2908_p2(8);
    tmp33_reg_5031(9) <= tmp33_fu_2908_p2(9);
    tmp33_reg_5031(10) <= tmp33_fu_2908_p2(10);
    tmp33_reg_5031(11) <= tmp33_fu_2908_p2(11);
    tmp33_reg_5031(12) <= tmp33_fu_2908_p2(12);
    tmp33_reg_5031(13) <= tmp33_fu_2908_p2(13);
    tmp33_reg_5031(14) <= tmp33_fu_2908_p2(14);
    tmp33_reg_5031(15) <= tmp33_fu_2908_p2(15);
    tmp33_reg_5031(16) <= tmp33_fu_2908_p2(16);
    tmp33_reg_5031(17) <= tmp33_fu_2908_p2(17);
    tmp33_reg_5031(18) <= tmp33_fu_2908_p2(18);
    tmp33_reg_5031(19) <= tmp33_fu_2908_p2(19);
    tmp33_reg_5031(20) <= tmp33_fu_2908_p2(20);
    tmp33_reg_5031(21) <= tmp33_fu_2908_p2(21);
    tmp33_reg_5031(22) <= tmp33_fu_2908_p2(22);
    tmp33_reg_5031(23) <= tmp33_fu_2908_p2(23);
    tmp33_reg_5031(24) <= tmp33_fu_2908_p2(24);
    tmp33_reg_5031(25) <= tmp33_fu_2908_p2(25);
                tmp43_reg_5036(8) <= tmp43_fu_3033_p2(8);
    tmp43_reg_5036(9) <= tmp43_fu_3033_p2(9);
    tmp43_reg_5036(10) <= tmp43_fu_3033_p2(10);
    tmp43_reg_5036(11) <= tmp43_fu_3033_p2(11);
    tmp43_reg_5036(12) <= tmp43_fu_3033_p2(12);
    tmp43_reg_5036(13) <= tmp43_fu_3033_p2(13);
    tmp43_reg_5036(14) <= tmp43_fu_3033_p2(14);
    tmp43_reg_5036(15) <= tmp43_fu_3033_p2(15);
    tmp43_reg_5036(16) <= tmp43_fu_3033_p2(16);
    tmp43_reg_5036(17) <= tmp43_fu_3033_p2(17);
    tmp43_reg_5036(18) <= tmp43_fu_3033_p2(18);
    tmp43_reg_5036(19) <= tmp43_fu_3033_p2(19);
    tmp43_reg_5036(20) <= tmp43_fu_3033_p2(20);
    tmp43_reg_5036(21) <= tmp43_fu_3033_p2(21);
    tmp43_reg_5036(22) <= tmp43_fu_3033_p2(22);
    tmp43_reg_5036(23) <= tmp43_fu_3033_p2(23);
    tmp43_reg_5036(24) <= tmp43_fu_3033_p2(24);
    tmp43_reg_5036(25) <= tmp43_fu_3033_p2(25);
                tmp44_reg_5041(8) <= tmp44_fu_3039_p2(8);
    tmp44_reg_5041(9) <= tmp44_fu_3039_p2(9);
    tmp44_reg_5041(10) <= tmp44_fu_3039_p2(10);
    tmp44_reg_5041(11) <= tmp44_fu_3039_p2(11);
    tmp44_reg_5041(12) <= tmp44_fu_3039_p2(12);
    tmp44_reg_5041(13) <= tmp44_fu_3039_p2(13);
    tmp44_reg_5041(14) <= tmp44_fu_3039_p2(14);
    tmp44_reg_5041(15) <= tmp44_fu_3039_p2(15);
    tmp44_reg_5041(16) <= tmp44_fu_3039_p2(16);
    tmp44_reg_5041(17) <= tmp44_fu_3039_p2(17);
    tmp44_reg_5041(18) <= tmp44_fu_3039_p2(18);
    tmp44_reg_5041(19) <= tmp44_fu_3039_p2(19);
    tmp44_reg_5041(20) <= tmp44_fu_3039_p2(20);
    tmp44_reg_5041(21) <= tmp44_fu_3039_p2(21);
    tmp44_reg_5041(22) <= tmp44_fu_3039_p2(22);
    tmp44_reg_5041(23) <= tmp44_fu_3039_p2(23);
    tmp44_reg_5041(24) <= tmp44_fu_3039_p2(24);
                tmp46_reg_5046(8) <= tmp46_fu_3055_p2(8);
    tmp46_reg_5046(9) <= tmp46_fu_3055_p2(9);
    tmp46_reg_5046(10) <= tmp46_fu_3055_p2(10);
    tmp46_reg_5046(11) <= tmp46_fu_3055_p2(11);
    tmp46_reg_5046(12) <= tmp46_fu_3055_p2(12);
    tmp46_reg_5046(13) <= tmp46_fu_3055_p2(13);
    tmp46_reg_5046(14) <= tmp46_fu_3055_p2(14);
    tmp46_reg_5046(15) <= tmp46_fu_3055_p2(15);
    tmp46_reg_5046(16) <= tmp46_fu_3055_p2(16);
    tmp46_reg_5046(17) <= tmp46_fu_3055_p2(17);
    tmp46_reg_5046(18) <= tmp46_fu_3055_p2(18);
    tmp46_reg_5046(19) <= tmp46_fu_3055_p2(19);
    tmp46_reg_5046(20) <= tmp46_fu_3055_p2(20);
    tmp46_reg_5046(21) <= tmp46_fu_3055_p2(21);
    tmp46_reg_5046(22) <= tmp46_fu_3055_p2(22);
    tmp46_reg_5046(23) <= tmp46_fu_3055_p2(23);
    tmp46_reg_5046(24) <= tmp46_fu_3055_p2(24);
    tmp46_reg_5046(25) <= tmp46_fu_3055_p2(25);
                tmp54_reg_5051(8) <= tmp54_fu_3180_p2(8);
    tmp54_reg_5051(9) <= tmp54_fu_3180_p2(9);
    tmp54_reg_5051(10) <= tmp54_fu_3180_p2(10);
    tmp54_reg_5051(11) <= tmp54_fu_3180_p2(11);
    tmp54_reg_5051(12) <= tmp54_fu_3180_p2(12);
    tmp54_reg_5051(13) <= tmp54_fu_3180_p2(13);
    tmp54_reg_5051(14) <= tmp54_fu_3180_p2(14);
    tmp54_reg_5051(15) <= tmp54_fu_3180_p2(15);
    tmp54_reg_5051(16) <= tmp54_fu_3180_p2(16);
    tmp54_reg_5051(17) <= tmp54_fu_3180_p2(17);
    tmp54_reg_5051(18) <= tmp54_fu_3180_p2(18);
    tmp54_reg_5051(19) <= tmp54_fu_3180_p2(19);
    tmp54_reg_5051(20) <= tmp54_fu_3180_p2(20);
    tmp54_reg_5051(21) <= tmp54_fu_3180_p2(21);
    tmp54_reg_5051(22) <= tmp54_fu_3180_p2(22);
    tmp54_reg_5051(23) <= tmp54_fu_3180_p2(23);
    tmp54_reg_5051(24) <= tmp54_fu_3180_p2(24);
    tmp54_reg_5051(25) <= tmp54_fu_3180_p2(25);
                tmp55_reg_5056(8) <= tmp55_fu_3186_p2(8);
    tmp55_reg_5056(9) <= tmp55_fu_3186_p2(9);
    tmp55_reg_5056(10) <= tmp55_fu_3186_p2(10);
    tmp55_reg_5056(11) <= tmp55_fu_3186_p2(11);
    tmp55_reg_5056(12) <= tmp55_fu_3186_p2(12);
    tmp55_reg_5056(13) <= tmp55_fu_3186_p2(13);
    tmp55_reg_5056(14) <= tmp55_fu_3186_p2(14);
    tmp55_reg_5056(15) <= tmp55_fu_3186_p2(15);
    tmp55_reg_5056(16) <= tmp55_fu_3186_p2(16);
    tmp55_reg_5056(17) <= tmp55_fu_3186_p2(17);
    tmp55_reg_5056(18) <= tmp55_fu_3186_p2(18);
    tmp55_reg_5056(19) <= tmp55_fu_3186_p2(19);
    tmp55_reg_5056(20) <= tmp55_fu_3186_p2(20);
    tmp55_reg_5056(21) <= tmp55_fu_3186_p2(21);
    tmp55_reg_5056(22) <= tmp55_fu_3186_p2(22);
    tmp55_reg_5056(23) <= tmp55_fu_3186_p2(23);
    tmp55_reg_5056(24) <= tmp55_fu_3186_p2(24);
                tmp57_reg_5061(8) <= tmp57_fu_3202_p2(8);
    tmp57_reg_5061(9) <= tmp57_fu_3202_p2(9);
    tmp57_reg_5061(10) <= tmp57_fu_3202_p2(10);
    tmp57_reg_5061(11) <= tmp57_fu_3202_p2(11);
    tmp57_reg_5061(12) <= tmp57_fu_3202_p2(12);
    tmp57_reg_5061(13) <= tmp57_fu_3202_p2(13);
    tmp57_reg_5061(14) <= tmp57_fu_3202_p2(14);
    tmp57_reg_5061(15) <= tmp57_fu_3202_p2(15);
    tmp57_reg_5061(16) <= tmp57_fu_3202_p2(16);
    tmp57_reg_5061(17) <= tmp57_fu_3202_p2(17);
    tmp57_reg_5061(18) <= tmp57_fu_3202_p2(18);
    tmp57_reg_5061(19) <= tmp57_fu_3202_p2(19);
    tmp57_reg_5061(20) <= tmp57_fu_3202_p2(20);
    tmp57_reg_5061(21) <= tmp57_fu_3202_p2(21);
    tmp57_reg_5061(22) <= tmp57_fu_3202_p2(22);
    tmp57_reg_5061(23) <= tmp57_fu_3202_p2(23);
    tmp57_reg_5061(24) <= tmp57_fu_3202_p2(24);
    tmp57_reg_5061(25) <= tmp57_fu_3202_p2(25);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1)))) then
                tmp_18_reg_4426 <= tmp_18_fu_1895_p1;
                tmp_42_1_reg_4476 <= tmp_42_1_fu_1929_p1;
                tmp_42_2_reg_4526 <= tmp_42_2_fu_1963_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1))) then
                tmp_28_reg_4391 <= tmp_28_fu_1867_p2;
                tmp_48_1_reg_4441 <= tmp_48_1_fu_1901_p2;
                tmp_48_2_reg_4491 <= tmp_48_2_fu_1935_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6))) then
                tmp_36_reg_4886 <= grp_fu_2465_p2;
                tmp_9640_0_0_1_reg_4891 <= grp_fu_2473_p2;
                tmp_9640_0_0_2_reg_4896 <= grp_fu_2482_p2;
                tmp_9640_0_1_1_reg_4906 <= grp_fu_2499_p2;
                tmp_9640_0_1_2_reg_4911 <= grp_fu_2508_p2;
                tmp_9640_0_1_reg_4901 <= grp_fu_2491_p2;
                tmp_9640_0_2_1_reg_4921 <= grp_fu_2525_p2;
                tmp_9640_0_2_2_reg_4926 <= grp_fu_2534_p2;
                tmp_9640_0_2_reg_4916 <= grp_fu_2517_p2;
                tmp_9640_1_0_1_reg_4936 <= grp_fu_2569_p2;
                tmp_9640_1_0_2_reg_4941 <= grp_fu_2578_p2;
                tmp_9640_1_1_1_reg_4951 <= grp_fu_2595_p2;
                tmp_9640_1_1_2_reg_4956 <= grp_fu_2604_p2;
                tmp_9640_1_1_reg_4946 <= grp_fu_2587_p2;
                tmp_9640_1_2_1_reg_4966 <= grp_fu_2621_p2;
                tmp_9640_1_2_2_reg_4971 <= grp_fu_2630_p2;
                tmp_9640_1_2_reg_4961 <= grp_fu_2613_p2;
                tmp_9640_1_reg_4931 <= grp_fu_2561_p2;
                tmp_9640_2_0_1_reg_4981 <= grp_fu_2665_p2;
                tmp_9640_2_0_2_reg_4986 <= grp_fu_2674_p2;
                tmp_9640_2_1_1_reg_4996 <= grp_fu_2691_p2;
                tmp_9640_2_1_2_reg_5001 <= grp_fu_2700_p2;
                tmp_9640_2_1_reg_4991 <= grp_fu_2683_p2;
                tmp_9640_2_2_1_reg_5011 <= grp_fu_2717_p2;
                tmp_9640_2_2_2_reg_5016 <= grp_fu_2726_p2;
                tmp_9640_2_2_reg_5006 <= grp_fu_2709_p2;
                tmp_9640_2_reg_4976 <= grp_fu_2657_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2)) and (ap_const_lv1_0 = tmp_30_fu_1883_p2))) then
                tmp_52_0_t_reg_4410 <= tmp_52_0_t_fu_1890_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2)) and (ap_const_lv1_0 = tmp_50_1_fu_1917_p2))) then
                tmp_52_1_t_reg_4460 <= tmp_52_1_t_fu_1924_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2)) and (ap_const_lv1_0 = tmp_50_2_fu_1951_p2))) then
                tmp_52_2_t_reg_4510 <= tmp_52_2_t_fu_1958_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it8)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it8))) then
                tmp_57_reg_5066 <= sum_V_fu_3227_p2(27 downto 8);
                tmp_59_reg_5071 <= sum_V_fu_3227_p2(27 downto 27);
                tmp_78_reg_5081 <= sum_V_1_fu_3274_p2(27 downto 8);
                tmp_79_reg_5086 <= sum_V_1_fu_3274_p2(27 downto 27);
                tmp_87_reg_5096 <= sum_V_2_fu_3321_p2(27 downto 8);
                tmp_88_reg_5101 <= sum_V_2_fu_3321_p2(27 downto 27);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then
                tmp_5_reg_4294 <= tmp_5_fu_1701_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = or_cond3_fu_1978_p2)))) then
                tmp_72_0_t_reg_4563 <= tmp_72_0_t_fu_2010_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = or_cond3_1_fu_2050_p2)))) then
                tmp_72_1_t_reg_4615 <= tmp_72_1_t_fu_2082_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = or_cond3_2_fu_2122_p2)))) then
                tmp_72_2_t_reg_4667 <= tmp_72_2_t_fu_2154_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it9)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it9))) then
                tmp_72_reg_5116 <= ret_V_2_fu_3371_p3(31 downto 31);
                tmp_73_reg_5121 <= tmp_73_fu_3396_p1;
                tmp_81_reg_5131 <= ret_V_5_fu_3422_p3(31 downto 31);
                tmp_82_reg_5136 <= tmp_82_fu_3447_p1;
                tmp_90_reg_5146 <= ret_V_8_fu_3473_p3(31 downto 31);
                tmp_91_reg_5151 <= tmp_91_fu_3498_p1;
                tr2_reg_5111 <= ret_V_2_fu_3371_p3(31 downto 8);
                tr3_reg_5126 <= ret_V_5_fu_3422_p3(31 downto 8);
                tr4_reg_5141 <= ret_V_8_fu_3473_p3(31 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_fu_1978_p2) and not((ap_const_lv1_0 = or_cond4_fu_1988_p2)))) then
                tmp_77_0_t_reg_4559 <= tmp_77_0_t_fu_2002_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2) and not((ap_const_lv1_0 = or_cond4_1_fu_2060_p2)))) then
                tmp_77_1_t_reg_4611 <= tmp_77_1_t_fu_2074_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2) and not((ap_const_lv1_0 = or_cond4_2_fu_2132_p2)))) then
                tmp_77_2_t_reg_4663 <= tmp_77_2_t_fu_2146_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)))) then
                x_reg_4369 <= x_fu_1860_p3;
            end if;
        end if;
    end process;
    rows_cast1_reg_3918(12) <= '0';
    heightloop_cast77_cast_reg_3925(13) <= '0';
    cols_cast1_reg_3932(12) <= '0';
    rows_cast_reg_3943(13 downto 12) <= "00";
    cols_cast2_reg_3956(13 downto 12) <= "00";
    tmp_29_cast_cast_reg_3990(0) <= '0';
    tmp_29_cast_cast_reg_3990(14 downto 13) <= "00";
    tmp_63_0_cast_cast_cast_reg_4005(0) <= '0';
    tmp_63_0_cast_cast_cast_reg_4005(13) <= '0';
    tmp30_reg_5021(7 downto 0) <= "00000000";
    tmp31_reg_5026(7 downto 0) <= "00000000";
    tmp33_reg_5031(7 downto 0) <= "00000000";
    tmp43_reg_5036(7 downto 0) <= "00000000";
    tmp44_reg_5041(7 downto 0) <= "00000000";
    tmp46_reg_5046(7 downto 0) <= "00000000";
    tmp54_reg_5051(7 downto 0) <= "00000000";
    tmp55_reg_5056(7 downto 0) <= "00000000";
    tmp57_reg_5061(7 downto 0) <= "00000000";
    tmp_61_reg_5076(7 downto 0) <= "00000000";
    tmp_80_reg_5091(7 downto 0) <= "00000000";
    tmp_89_reg_5106(7 downto 0) <= "00000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it3 , ap_sig_bdd_110 , ap_reg_ppiten_pp0_it4 , ap_reg_ppiten_pp0_it5 , ap_reg_ppiten_pp0_it10 , ap_sig_bdd_141 , ap_reg_ppiten_pp0_it11 , exitcond8_fu_1067_p2 , tmp_3_fu_1215_p2 , exitcond_fu_1043_p2 , exitcond9_fu_1055_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = exitcond_fu_1043_p2)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond9_fu_1055_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond8_fu_1067_p2))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = tmp_3_fu_1215_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
            when ap_ST_pp0_stg0_fsm_7 => 
                if ((not(((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not(((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                elsif ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5))))) then
                    ap_NS_fsm <= ap_ST_st20_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                end if;
            when ap_ST_st20_fsm_8 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    
    ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp <= signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
    ImagLoc_x_cast_cast_fu_1848_p1 <= std_logic_vector(resize(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp,14));

    ImagLoc_x_fu_1728_p2 <= std_logic_vector(unsigned(tmp_4_cast1_fu_1697_p1) + unsigned(ap_const_lv13_1FFF));
    ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_1_reg_4154),14));
    ImagLoc_y_1_fu_1316_p2 <= std_logic_vector(unsigned(tmp18_cast1_fu_1201_p1) + unsigned(ap_const_lv13_1FFB));
    ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_2_reg_4173),14));
    ImagLoc_y_2_fu_1349_p2 <= std_logic_vector(unsigned(tmp18_cast1_fu_1201_p1) + unsigned(ap_const_lv13_1FFA));
    ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_reg_4106),14));
    ImagLoc_y_fu_1231_p2 <= std_logic_vector(unsigned(tmp18_cast1_fu_1201_p1) + unsigned(ap_const_lv13_1FFC));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_CS_fsm, tmp_3_fu_1215_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm)) or ((ap_ST_st5_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_3_fu_1215_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_3_fu_1215_p2)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_3_fu_1215_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_110 assign process. --
    ap_sig_bdd_110_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, tmp_48_1_reg_4441, tmp_48_2_reg_4491)
    begin
                ap_sig_bdd_110 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391))) or (not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_48_1_reg_4441))) or (not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_48_2_reg_4491))));
    end process;


    -- ap_sig_bdd_141 assign process. --
    ap_sig_bdd_141_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_tmp_5_reg_4294_pp0_it10, ap_reg_ppstg_brmerge1_reg_4365_pp0_it10)
    begin
                ap_sig_bdd_141 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_1860 assign process. --
    ap_sig_bdd_1860_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)
    begin
                ap_sig_bdd_1860 <= ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)));
    end process;


    -- ap_sig_bdd_3046 assign process. --
    ap_sig_bdd_3046_assign_proc : process(or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_28_fu_1867_p2)
    begin
                ap_sig_bdd_3046 <= ((ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2)));
    end process;


    -- ap_sig_bdd_3049 assign process. --
    ap_sig_bdd_3049_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2)
    begin
                ap_sig_bdd_3049 <= ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)));
    end process;


    -- ap_sig_bdd_3051 assign process. --
    ap_sig_bdd_3051_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253)
    begin
                ap_sig_bdd_3051 <= ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253));
    end process;


    -- ap_sig_bdd_3052 assign process. --
    ap_sig_bdd_3052_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391)
    begin
                ap_sig_bdd_3052 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)));
    end process;


    -- ap_sig_bdd_3059 assign process. --
    ap_sig_bdd_3059_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, or_cond3_fu_1978_p2, or_cond4_fu_1988_p2)
    begin
                ap_sig_bdd_3059 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and (ap_const_lv1_0 = or_cond3_fu_1978_p2) and not((ap_const_lv1_0 = or_cond4_fu_1988_p2)));
    end process;


    -- ap_sig_bdd_3061 assign process. --
    ap_sig_bdd_3061_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)
    begin
                ap_sig_bdd_3061 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)));
    end process;


    -- ap_sig_bdd_3063 assign process. --
    ap_sig_bdd_3063_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391)
    begin
                ap_sig_bdd_3063 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)));
    end process;


    -- ap_sig_bdd_3068 assign process. --
    ap_sig_bdd_3068_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, or_cond3_fu_1978_p2, or_cond4_fu_1988_p2)
    begin
                ap_sig_bdd_3068 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and (ap_const_lv1_0 = or_cond3_fu_1978_p2) and not((ap_const_lv1_0 = or_cond4_fu_1988_p2)));
    end process;


    -- ap_sig_bdd_3070 assign process. --
    ap_sig_bdd_3070_assign_proc : process(or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_1_fu_1901_p2)
    begin
                ap_sig_bdd_3070 <= ((ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2)));
    end process;


    -- ap_sig_bdd_3072 assign process. --
    ap_sig_bdd_3072_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441)
    begin
                ap_sig_bdd_3072 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)));
    end process;


    -- ap_sig_bdd_3076 assign process. --
    ap_sig_bdd_3076_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, or_cond3_1_fu_2050_p2, or_cond4_1_fu_2060_p2)
    begin
                ap_sig_bdd_3076 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2) and not((ap_const_lv1_0 = or_cond4_1_fu_2060_p2)));
    end process;


    -- ap_sig_bdd_3078 assign process. --
    ap_sig_bdd_3078_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441)
    begin
                ap_sig_bdd_3078 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)));
    end process;


    -- ap_sig_bdd_3082 assign process. --
    ap_sig_bdd_3082_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, or_cond3_1_fu_2050_p2, or_cond4_1_fu_2060_p2)
    begin
                ap_sig_bdd_3082 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2) and not((ap_const_lv1_0 = or_cond4_1_fu_2060_p2)));
    end process;


    -- ap_sig_bdd_3084 assign process. --
    ap_sig_bdd_3084_assign_proc : process(or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_2_fu_1935_p2)
    begin
                ap_sig_bdd_3084 <= ((ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2)));
    end process;


    -- ap_sig_bdd_3086 assign process. --
    ap_sig_bdd_3086_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491)
    begin
                ap_sig_bdd_3086 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)));
    end process;


    -- ap_sig_bdd_3090 assign process. --
    ap_sig_bdd_3090_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, or_cond3_2_fu_2122_p2, or_cond4_2_fu_2132_p2)
    begin
                ap_sig_bdd_3090 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2) and not((ap_const_lv1_0 = or_cond4_2_fu_2132_p2)));
    end process;


    -- ap_sig_bdd_3092 assign process. --
    ap_sig_bdd_3092_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491)
    begin
                ap_sig_bdd_3092 <= ((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)));
    end process;


    -- ap_sig_bdd_3096 assign process. --
    ap_sig_bdd_3096_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, or_cond3_2_fu_2122_p2, or_cond4_2_fu_2132_p2)
    begin
                ap_sig_bdd_3096 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2) and not((ap_const_lv1_0 = or_cond4_2_fu_2132_p2)));
    end process;

    brmerge1_fu_1844_p2 <= (tmp16_reg_4345 or tmp15_reg_4340);
    brmerge39_2_fu_1620_p2 <= (icmp1_reg_4113 or rev_fu_1610_p2);
    brmerge_fu_1761_p2 <= (or_cond6_reg_4202 or or_cond37_2_reg_4248);
    cols_cast1_fu_1092_p1 <= std_logic_vector(resize(unsigned(cols),13));
    cols_cast2_fu_1110_p1 <= std_logic_vector(resize(unsigned(cols),14));
    exitcond8_fu_1067_p2 <= "1" when (p_0210_rec_reg_778 = ap_const_lv2_3) else "0";
    exitcond9_fu_1055_p2 <= "1" when (p_0206_rec_reg_767 = ap_const_lv2_3) else "0";
    exitcond_fu_1043_p2 <= "1" when (p_0202_rec_reg_756 = ap_const_lv2_3) else "0";

    -- grp_fu_2465_ce assign process. --
    grp_fu_2465_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2465_ce <= ap_const_logic_1;
        else 
            grp_fu_2465_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2465_p0 <= grp_fu_2465_p00(8 - 1 downto 0);
    grp_fu_2465_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_280),16));
    grp_fu_2465_p1 <= tmp_91_cast_reg_4017(8 - 1 downto 0);

    -- grp_fu_2473_ce assign process. --
    grp_fu_2473_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2473_ce <= ap_const_logic_1;
        else 
            grp_fu_2473_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2473_p0 <= grp_fu_2473_p00(8 - 1 downto 0);
    grp_fu_2473_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_1_reg_4709),16));
    grp_fu_2473_p1 <= tmp_93_cast_reg_4024(8 - 1 downto 0);

    -- grp_fu_2482_ce assign process. --
    grp_fu_2482_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2482_ce <= ap_const_logic_1;
        else 
            grp_fu_2482_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2482_p0 <= grp_fu_2482_p00(8 - 1 downto 0);
    grp_fu_2482_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_0_fu_276),16));
    grp_fu_2482_p1 <= tmp_95_cast_reg_4031(8 - 1 downto 0);

    -- grp_fu_2491_ce assign process. --
    grp_fu_2491_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2491_ce <= ap_const_logic_1;
        else 
            grp_fu_2491_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2491_p0 <= grp_fu_2491_p00(8 - 1 downto 0);
    grp_fu_2491_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_fu_268),16));
    grp_fu_2491_p1 <= tmp_97_cast_reg_4038(8 - 1 downto 0);

    -- grp_fu_2499_ce assign process. --
    grp_fu_2499_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2499_ce <= ap_const_logic_1;
        else 
            grp_fu_2499_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2499_p0 <= grp_fu_2499_p00(8 - 1 downto 0);
    grp_fu_2499_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_1_reg_4703),16));
    grp_fu_2499_p1 <= tmp_99_cast_reg_4045(8 - 1 downto 0);

    -- grp_fu_2508_ce assign process. --
    grp_fu_2508_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2508_ce <= ap_const_logic_1;
        else 
            grp_fu_2508_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2508_p0 <= grp_fu_2508_p00(8 - 1 downto 0);
    grp_fu_2508_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_0_fu_264),16));
    grp_fu_2508_p1 <= tmp_101_cast_reg_4052(8 - 1 downto 0);

    -- grp_fu_2517_ce assign process. --
    grp_fu_2517_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2517_ce <= ap_const_logic_1;
        else 
            grp_fu_2517_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2517_p0 <= grp_fu_2517_p00(8 - 1 downto 0);
    grp_fu_2517_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_256),16));
    grp_fu_2517_p1 <= tmp_103_cast_reg_4059(8 - 1 downto 0);

    -- grp_fu_2525_ce assign process. --
    grp_fu_2525_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2525_ce <= ap_const_logic_1;
        else 
            grp_fu_2525_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2525_p0 <= grp_fu_2525_p00(8 - 1 downto 0);
    grp_fu_2525_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_1_reg_4697),16));
    grp_fu_2525_p1 <= tmp_105_cast_reg_4066(8 - 1 downto 0);

    -- grp_fu_2534_ce assign process. --
    grp_fu_2534_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2534_ce <= ap_const_logic_1;
        else 
            grp_fu_2534_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2534_p0 <= grp_fu_2534_p00(8 - 1 downto 0);
    grp_fu_2534_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_0_fu_252),16));
    grp_fu_2534_p1 <= tmp_107_cast_reg_4073(8 - 1 downto 0);

    -- grp_fu_2561_ce assign process. --
    grp_fu_2561_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2561_ce <= ap_const_logic_1;
        else 
            grp_fu_2561_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2561_p0 <= grp_fu_2561_p00(8 - 1 downto 0);
    grp_fu_2561_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_316),16));
    grp_fu_2561_p1 <= tmp_91_cast_reg_4017(8 - 1 downto 0);

    -- grp_fu_2569_ce assign process. --
    grp_fu_2569_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2569_ce <= ap_const_logic_1;
        else 
            grp_fu_2569_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2569_p0 <= grp_fu_2569_p00(8 - 1 downto 0);
    grp_fu_2569_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_1_reg_4721),16));
    grp_fu_2569_p1 <= tmp_93_cast_reg_4024(8 - 1 downto 0);

    -- grp_fu_2578_ce assign process. --
    grp_fu_2578_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2578_ce <= ap_const_logic_1;
        else 
            grp_fu_2578_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2578_p0 <= grp_fu_2578_p00(8 - 1 downto 0);
    grp_fu_2578_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_0_fu_300),16));
    grp_fu_2578_p1 <= tmp_95_cast_reg_4031(8 - 1 downto 0);

    -- grp_fu_2587_ce assign process. --
    grp_fu_2587_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2587_ce <= ap_const_logic_1;
        else 
            grp_fu_2587_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2587_p0 <= grp_fu_2587_p00(8 - 1 downto 0);
    grp_fu_2587_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_1_1_fu_308),16));
    grp_fu_2587_p1 <= tmp_97_cast_reg_4038(8 - 1 downto 0);

    -- grp_fu_2595_ce assign process. --
    grp_fu_2595_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2595_ce <= ap_const_logic_1;
        else 
            grp_fu_2595_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2595_p0 <= grp_fu_2595_p00(8 - 1 downto 0);
    grp_fu_2595_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_1_1_1_reg_4727),16));
    grp_fu_2595_p1 <= tmp_99_cast_reg_4045(8 - 1 downto 0);

    -- grp_fu_2604_ce assign process. --
    grp_fu_2604_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2604_ce <= ap_const_logic_1;
        else 
            grp_fu_2604_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2604_p0 <= grp_fu_2604_p00(8 - 1 downto 0);
    grp_fu_2604_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_1_0_fu_304),16));
    grp_fu_2604_p1 <= tmp_101_cast_reg_4052(8 - 1 downto 0);

    -- grp_fu_2613_ce assign process. --
    grp_fu_2613_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2613_ce <= ap_const_logic_1;
        else 
            grp_fu_2613_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2613_p0 <= grp_fu_2613_p00(8 - 1 downto 0);
    grp_fu_2613_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_292),16));
    grp_fu_2613_p1 <= tmp_103_cast_reg_4059(8 - 1 downto 0);

    -- grp_fu_2621_ce assign process. --
    grp_fu_2621_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2621_ce <= ap_const_logic_1;
        else 
            grp_fu_2621_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2621_p0 <= grp_fu_2621_p00(8 - 1 downto 0);
    grp_fu_2621_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_1_reg_4715),16));
    grp_fu_2621_p1 <= tmp_105_cast_reg_4066(8 - 1 downto 0);

    -- grp_fu_2630_ce assign process. --
    grp_fu_2630_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2630_ce <= ap_const_logic_1;
        else 
            grp_fu_2630_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2630_p0 <= grp_fu_2630_p00(8 - 1 downto 0);
    grp_fu_2630_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_0_fu_288),16));
    grp_fu_2630_p1 <= tmp_107_cast_reg_4073(8 - 1 downto 0);

    -- grp_fu_2657_ce assign process. --
    grp_fu_2657_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2657_ce <= ap_const_logic_1;
        else 
            grp_fu_2657_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2657_p0 <= grp_fu_2657_p00(8 - 1 downto 0);
    grp_fu_2657_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_332),16));
    grp_fu_2657_p1 <= tmp_91_cast_reg_4017(8 - 1 downto 0);

    -- grp_fu_2665_ce assign process. --
    grp_fu_2665_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2665_ce <= ap_const_logic_1;
        else 
            grp_fu_2665_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2665_p0 <= grp_fu_2665_p00(8 - 1 downto 0);
    grp_fu_2665_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_1_reg_4739),16));
    grp_fu_2665_p1 <= tmp_93_cast_reg_4024(8 - 1 downto 0);

    -- grp_fu_2674_ce assign process. --
    grp_fu_2674_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2674_ce <= ap_const_logic_1;
        else 
            grp_fu_2674_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2674_p0 <= grp_fu_2674_p00(8 - 1 downto 0);
    grp_fu_2674_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_0_fu_336),16));
    grp_fu_2674_p1 <= tmp_95_cast_reg_4031(8 - 1 downto 0);

    -- grp_fu_2683_ce assign process. --
    grp_fu_2683_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2683_ce <= ap_const_logic_1;
        else 
            grp_fu_2683_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2683_p0 <= grp_fu_2683_p00(8 - 1 downto 0);
    grp_fu_2683_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_1_1_fu_344),16));
    grp_fu_2683_p1 <= tmp_97_cast_reg_4038(8 - 1 downto 0);

    -- grp_fu_2691_ce assign process. --
    grp_fu_2691_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2691_ce <= ap_const_logic_1;
        else 
            grp_fu_2691_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2691_p0 <= grp_fu_2691_p00(8 - 1 downto 0);
    grp_fu_2691_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_1_1_1_reg_4745),16));
    grp_fu_2691_p1 <= tmp_99_cast_reg_4045(8 - 1 downto 0);

    -- grp_fu_2700_ce assign process. --
    grp_fu_2700_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2700_ce <= ap_const_logic_1;
        else 
            grp_fu_2700_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2700_p0 <= grp_fu_2700_p00(8 - 1 downto 0);
    grp_fu_2700_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_1_0_fu_340),16));
    grp_fu_2700_p1 <= tmp_101_cast_reg_4052(8 - 1 downto 0);

    -- grp_fu_2709_ce assign process. --
    grp_fu_2709_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2709_ce <= ap_const_logic_1;
        else 
            grp_fu_2709_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2709_p0 <= grp_fu_2709_p00(8 - 1 downto 0);
    grp_fu_2709_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_328),16));
    grp_fu_2709_p1 <= tmp_103_cast_reg_4059(8 - 1 downto 0);

    -- grp_fu_2717_ce assign process. --
    grp_fu_2717_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2717_ce <= ap_const_logic_1;
        else 
            grp_fu_2717_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2717_p0 <= grp_fu_2717_p00(8 - 1 downto 0);
    grp_fu_2717_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_1_reg_4733),16));
    grp_fu_2717_p1 <= tmp_105_cast_reg_4066(8 - 1 downto 0);

    -- grp_fu_2726_ce assign process. --
    grp_fu_2726_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it4, ap_reg_ppstg_tmp_5_reg_4294_pp0_it5, ap_reg_ppstg_tmp_5_reg_4294_pp0_it6, ap_reg_ppstg_brmerge1_reg_4365_pp0_it4, ap_reg_ppstg_brmerge1_reg_4365_pp0_it5, ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) then 
            grp_fu_2726_ce <= ap_const_logic_1;
        else 
            grp_fu_2726_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2726_p0 <= grp_fu_2726_p00(8 - 1 downto 0);
    grp_fu_2726_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_0_fu_324),16));
    grp_fu_2726_p1 <= tmp_107_cast_reg_4073(8 - 1 downto 0);
    heightloop_cast77_cast_fu_1088_p1 <= std_logic_vector(resize(unsigned(heightloop_fu_1082_p2),14));
    heightloop_fu_1082_p2 <= std_logic_vector(unsigned(rows_cast1_fu_1079_p1) + unsigned(ap_const_lv13_5));
    i_V_fu_1220_p2 <= std_logic_vector(unsigned(t_V_reg_789) + unsigned(ap_const_lv12_1));
    icmp1_fu_1251_p2 <= "1" when (signed(tr1_fu_1241_p4) < signed(ap_const_lv12_1)) else "0";
    icmp2_fu_3502_p2 <= "1" when (signed(tr2_reg_5111) < signed(ap_const_lv24_1)) else "0";
    icmp3_fu_3522_p2 <= "1" when (signed(tr3_reg_5126) < signed(ap_const_lv24_1)) else "0";
    icmp4_fu_3542_p2 <= "1" when (signed(tr4_reg_5141) < signed(ap_const_lv24_1)) else "0";
    icmp_fu_1722_p2 <= "1" when (tr_fu_1712_p4 = ap_const_lv11_0) else "0";
    j_V_fu_1706_p2 <= std_logic_vector(unsigned(t_V_1_reg_800) + unsigned(ap_const_lv12_1));

    -- k_buf_0_val_0_address0 assign process. --
    k_buf_0_val_0_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_18_fu_1895_p1, tmp_29_fu_1877_p1, ap_sig_bdd_3046, ap_sig_bdd_1860)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_0_val_0_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3046) then 
                k_buf_0_val_0_address0 <= tmp_29_fu_1877_p1(11 - 1 downto 0);
            else 
                k_buf_0_val_0_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_0_val_0_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_0_val_0_address1 assign process. --
    k_buf_0_val_0_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_0_val_0_addr_2_reg_4420, tmp_31_fu_2030_p1, ap_sig_bdd_3052, ap_sig_bdd_3051)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3052) then 
                k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_2_reg_4420;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_0_val_0_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
            else 
                k_buf_0_val_0_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_0_val_0_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_28_fu_1867_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_29_fu_1877_p1(11 - 1 downto 0);

    -- k_buf_0_val_1_address1 assign process. --
    k_buf_0_val_1_address1_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, k_buf_0_val_1_addr_2_reg_4414, tmp_18_reg_4426, tmp_34_fu_1994_p1, tmp_31_fu_2030_p1, ap_sig_bdd_3059, ap_sig_bdd_3061, ap_sig_bdd_3063, ap_sig_bdd_3049)
    begin
        if (ap_sig_bdd_3049) then
            if (ap_sig_bdd_3063) then 
                k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_2_reg_4414;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) then 
                k_buf_0_val_1_address1 <= tmp_18_reg_4426(11 - 1 downto 0);
            elsif (ap_sig_bdd_3061) then 
                k_buf_0_val_1_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3059) then 
                k_buf_0_val_1_address1 <= tmp_34_fu_1994_p1(11 - 1 downto 0);
            else 
                k_buf_0_val_1_address1 <= tmp_18_reg_4426(11 - 1 downto 0);
            end if;
        else 
            k_buf_0_val_1_address1 <= tmp_18_reg_4426(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_28_fu_1867_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_fu_1978_p2, or_cond4_fu_1988_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_fu_1978_p2) and not((ap_const_lv1_0 = or_cond4_fu_1988_p2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_address0 assign process. --
    k_buf_0_val_2_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_18_fu_1895_p1, tmp_29_fu_1877_p1, ap_sig_bdd_3046, ap_sig_bdd_1860)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_0_val_2_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3046) then 
                k_buf_0_val_2_address0 <= tmp_29_fu_1877_p1(11 - 1 downto 0);
            else 
                k_buf_0_val_2_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_0_val_2_address0 <= tmp_18_fu_1895_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_0_val_2_address1 assign process. --
    k_buf_0_val_2_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_0_val_2_addr_1_reg_4400, tmp_34_fu_1994_p1, tmp_31_fu_2030_p1, ap_sig_bdd_3052, ap_sig_bdd_3051, ap_sig_bdd_3068)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3052) then 
                k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_1_reg_4400;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_0_val_2_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3068) then 
                k_buf_0_val_2_address1 <= tmp_34_fu_1994_p1(11 - 1 downto 0);
            else 
                k_buf_0_val_2_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_0_val_2_address1 <= tmp_31_fu_2030_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_28_fu_1867_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_28_fu_1867_p2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_fu_1978_p2, or_cond4_fu_1988_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_28_reg_4391) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_fu_1978_p2) and not((ap_const_lv1_0 = or_cond4_fu_1988_p2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_address0 assign process. --
    k_buf_1_val_0_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_42_1_fu_1929_p1, tmp_49_1_fu_1911_p1, ap_sig_bdd_1860, ap_sig_bdd_3070)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_1_val_0_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3070) then 
                k_buf_1_val_0_address0 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_0_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_1_val_0_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_1_val_0_address1 assign process. --
    k_buf_1_val_0_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_1_val_0_addr_2_reg_4470, tmp_54_1_fu_2102_p1, ap_sig_bdd_3051, ap_sig_bdd_3072)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3072) then 
                k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_2_reg_4470;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_1_val_0_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_0_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_1_val_0_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_1_fu_1901_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2))))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);

    -- k_buf_1_val_1_address1 assign process. --
    k_buf_1_val_1_address1_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, k_buf_1_val_1_addr_2_reg_4464, tmp_42_1_reg_4476, tmp_62_1_fu_2066_p1, tmp_54_1_fu_2102_p1, ap_sig_bdd_3061, ap_sig_bdd_3049, ap_sig_bdd_3076, ap_sig_bdd_3078)
    begin
        if (ap_sig_bdd_3049) then
            if (ap_sig_bdd_3078) then 
                k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_2_reg_4464;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) then 
                k_buf_1_val_1_address1 <= tmp_42_1_reg_4476(11 - 1 downto 0);
            elsif (ap_sig_bdd_3061) then 
                k_buf_1_val_1_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3076) then 
                k_buf_1_val_1_address1 <= tmp_62_1_fu_2066_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_1_address1 <= tmp_42_1_reg_4476(11 - 1 downto 0);
            end if;
        else 
            k_buf_1_val_1_address1 <= tmp_42_1_reg_4476(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_1_fu_1901_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_1_fu_2050_p2, or_cond4_1_fu_2060_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2) and not((ap_const_lv1_0 = or_cond4_1_fu_2060_p2))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_address0 assign process. --
    k_buf_1_val_2_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_42_1_fu_1929_p1, tmp_49_1_fu_1911_p1, ap_sig_bdd_1860, ap_sig_bdd_3070)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_1_val_2_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3070) then 
                k_buf_1_val_2_address0 <= tmp_49_1_fu_1911_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_2_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_1_val_2_address0 <= tmp_42_1_fu_1929_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_1_val_2_address1 assign process. --
    k_buf_1_val_2_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_1_val_2_addr_1_reg_4450, tmp_62_1_fu_2066_p1, tmp_54_1_fu_2102_p1, ap_sig_bdd_3051, ap_sig_bdd_3072, ap_sig_bdd_3082)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3072) then 
                k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_1_reg_4450;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_1_val_2_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3082) then 
                k_buf_1_val_2_address1 <= tmp_62_1_fu_2066_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_2_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_1_val_2_address1 <= tmp_54_1_fu_2102_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_1_fu_1901_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_1_fu_1901_p2))))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_1_fu_2050_p2, or_cond4_1_fu_2060_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_1_reg_4441) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_1_fu_2050_p2) and not((ap_const_lv1_0 = or_cond4_1_fu_2060_p2))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_address0 assign process. --
    k_buf_2_val_0_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_42_2_fu_1963_p1, tmp_49_2_fu_1945_p1, ap_sig_bdd_1860, ap_sig_bdd_3084)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_2_val_0_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3084) then 
                k_buf_2_val_0_address0 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_0_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_2_val_0_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_2_val_0_address1 assign process. --
    k_buf_2_val_0_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_2_val_0_addr_2_reg_4520, tmp_54_2_fu_2174_p1, ap_sig_bdd_3051, ap_sig_bdd_3086)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3086) then 
                k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_2_reg_4520;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_2_val_0_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_0_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_2_val_0_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_2_fu_1935_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2))))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);

    -- k_buf_2_val_1_address1 assign process. --
    k_buf_2_val_1_address1_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it2, k_buf_2_val_1_addr_2_reg_4514, tmp_42_2_reg_4526, tmp_62_2_fu_2138_p1, tmp_54_2_fu_2174_p1, ap_sig_bdd_3061, ap_sig_bdd_3049, ap_sig_bdd_3090, ap_sig_bdd_3092)
    begin
        if (ap_sig_bdd_3049) then
            if (ap_sig_bdd_3092) then 
                k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_2_reg_4514;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) then 
                k_buf_2_val_1_address1 <= tmp_42_2_reg_4526(11 - 1 downto 0);
            elsif (ap_sig_bdd_3061) then 
                k_buf_2_val_1_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3090) then 
                k_buf_2_val_1_address1 <= tmp_62_2_fu_2138_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_1_address1 <= tmp_42_2_reg_4526(11 - 1 downto 0);
            end if;
        else 
            k_buf_2_val_1_address1 <= tmp_42_2_reg_4526(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_2_fu_1935_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_2_fu_2122_p2, or_cond4_2_fu_2132_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2) and not((ap_const_lv1_0 = or_cond4_2_fu_2132_p2))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_address0 assign process. --
    k_buf_2_val_2_address0_assign_proc : process(ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_42_2_fu_1963_p1, tmp_49_2_fu_1945_p1, ap_sig_bdd_1860, ap_sig_bdd_3084)
    begin
        if (ap_sig_bdd_1860) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) then 
                k_buf_2_val_2_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3084) then 
                k_buf_2_val_2_address0 <= tmp_49_2_fu_1945_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_2_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_2_val_2_address0 <= tmp_42_2_fu_1963_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_2_val_2_address1 assign process. --
    k_buf_2_val_2_address1_assign_proc : process(ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, k_buf_2_val_2_addr_1_reg_4500, tmp_62_2_fu_2138_p1, tmp_54_2_fu_2174_p1, ap_sig_bdd_3051, ap_sig_bdd_3086, ap_sig_bdd_3096)
    begin
        if (ap_sig_bdd_3051) then
            if (ap_sig_bdd_3086) then 
                k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_1_reg_4500;
            elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) then 
                k_buf_2_val_2_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
            elsif (ap_sig_bdd_3096) then 
                k_buf_2_val_2_address1 <= tmp_62_2_fu_2138_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_2_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
            end if;
        else 
            k_buf_2_val_2_address1 <= tmp_54_2_fu_2174_p1(11 - 1 downto 0);
        end if; 
    end process;


    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it2, or_cond5_reg_4253, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, ap_reg_ppstg_tmp_5_reg_4294_pp0_it1, ap_reg_ppstg_tmp_35_reg_4325_pp0_it1, ap_reg_ppstg_brmerge_reg_4336_pp0_it1, tmp_48_2_fu_1935_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) and not((ap_const_lv1_0 = tmp_48_2_fu_1935_p2))))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11, or_cond3_2_fu_2122_p2, or_cond4_2_fu_2132_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2))) or ((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and (ap_const_lv1_0 = tmp_48_2_reg_4491) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and (ap_const_lv1_0 = or_cond3_2_fu_2122_p2) and not((ap_const_lv1_0 = or_cond4_2_fu_2132_p2))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if ((((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_0_t_fu_1636_p2 <= std_logic_vector(unsigned(tmp_8_reg_4145) - unsigned(tmp_22_reg_4207));
    locy_0_1_t_fu_1663_p2 <= std_logic_vector(unsigned(tmp_8_reg_4145) - unsigned(tmp_24_fu_1659_p1));
    locy_0_2_t_fu_1692_p2 <= std_logic_vector(unsigned(tmp_8_reg_4145) - unsigned(tmp_26_fu_1688_p1));
    newSel1_fu_1444_p3 <= 
        ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1 when (tmp_17_reg_4119(0) = '1') else 
        p_assign_6_fu_1402_p2;
    newSel210_cast_fu_1650_p1 <= std_logic_vector(resize(unsigned(newSel3_reg_4213),14));
    newSel216_cast_fu_1679_p1 <= std_logic_vector(resize(unsigned(newSel6_reg_4228),14));
    newSel2_fu_1451_p3 <= 
        newSel_cast_cast_fu_1434_p1 when (or_cond_fu_1438_p2(0) = '1') else 
        newSel1_fu_1444_p3;
    newSel3_fu_1514_p3 <= 
        p_assign_8_reg_4166 when (sel_tmp16_fu_1508_p2(0) = '1') else 
        ap_const_lv13_0;
    newSel4_fu_1527_p3 <= 
        ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1 when (tmp_47_0_1_reg_4159(0) = '1') else 
        p_assign_9_fu_1483_p2;
    newSel5_fu_1653_p3 <= 
        newSel210_cast_fu_1650_p1 when (or_cond1_reg_4218(0) = '1') else 
        newSel4_reg_4223;
    newSel6_fu_1585_p3 <= 
        p_assign_10_reg_4185 when (sel_tmp23_fu_1579_p2(0) = '1') else 
        ap_const_lv13_0;
    newSel7_fu_1598_p3 <= 
        ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1 when (tmp_47_0_2_reg_4178(0) = '1') else 
        p_assign_11_fu_1554_p2;
    newSel8_fu_1682_p3 <= 
        newSel216_cast_fu_1679_p1 when (or_cond2_reg_4233(0) = '1') else 
        newSel7_reg_4238;
    newSel_cast_cast_fu_1434_p1 <= std_logic_vector(resize(unsigned(newSel_fu_1427_p3),14));
    newSel_fu_1427_p3 <= 
        p_assign_5_reg_4125 when (sel_tmp7_fu_1422_p2(0) = '1') else 
        ap_const_lv13_0;
    or_cond1_fu_1521_p2 <= (sel_tmp16_fu_1508_p2 or sel_tmp14_fu_1493_p2);
    or_cond2_fu_1592_p2 <= (sel_tmp23_fu_1579_p2 or sel_tmp21_fu_1564_p2);
    or_cond37_2_fu_1615_p2 <= (tmp_41_2_reg_4197 and rev_fu_1610_p2);
    or_cond3_1_fu_2050_p2 <= (rev4_fu_2041_p2 and tmp_55_1_fu_2046_p2);
    or_cond3_2_fu_2122_p2 <= (rev5_fu_2113_p2 and tmp_55_2_fu_2118_p2);
    or_cond3_fu_1978_p2 <= (rev2_fu_1969_p2 and tmp_32_fu_1974_p2);
    or_cond4_1_fu_2060_p2 <= (rev4_fu_2041_p2 and tmp_57_1_fu_2056_p2);
    or_cond4_2_fu_2132_p2 <= (rev5_fu_2113_p2 and tmp_57_2_fu_2128_p2);
    or_cond4_fu_1988_p2 <= (rev2_fu_1969_p2 and tmp_33_fu_1984_p2);
    or_cond5_fu_1625_p2 <= (brmerge39_2_fu_1620_p2 and tmp_35_not_fu_1389_p2);
    or_cond6_fu_1394_p2 <= (icmp1_reg_4113 and tmp_35_not_fu_1389_p2);
    or_cond_fu_1438_p2 <= (sel_tmp7_fu_1422_p2 or sel_tmp2_fu_1412_p2);
    p_assign_10_fu_1368_p3 <= 
        p_assign_s_fu_1343_p2 when (tmp_25_fu_1360_p3(0) = '1') else 
        ImagLoc_y_2_fu_1349_p2;
    p_assign_11_fu_1554_p2 <= std_logic_vector(unsigned(tmp_63_0_cast_cast_cast_reg_4005) + unsigned(tmp_64_0_2_cast266_cast_fu_1550_p1));
    p_assign_1_fu_1739_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(tmp_4_cast1_fu_1697_p1));
    p_assign_2_fu_1753_p3 <= 
        p_assign_1_fu_1739_p2 when (tmp_35_fu_1745_p3(0) = '1') else 
        ImagLoc_x_fu_1728_p2;
    
    tmp_16_fu_1797_p2_temp <= signed(tmp_16_fu_1797_p2);
    p_assign_3_fu_1806_p1 <= std_logic_vector(resize(tmp_16_fu_1797_p2_temp,15));

    p_assign_3_fu_1806_p2 <= std_logic_vector(unsigned(tmp_29_cast_cast_reg_3990) + unsigned(p_assign_3_fu_1806_p1));
    p_assign_4_fu_1209_p2 <= std_logic_vector(unsigned(ap_const_lv13_3) - unsigned(tmp18_cast1_fu_1201_p1));
    p_assign_5_fu_1275_p3 <= 
        p_assign_4_fu_1209_p2 when (tmp_19_fu_1267_p3(0) = '1') else 
        ImagLoc_y_fu_1231_p2;
    p_assign_6_fu_1402_p2 <= std_logic_vector(unsigned(tmp_63_0_cast_cast_cast_reg_4005) + unsigned(tmp_64_0_cast_cast264_cast_fu_1399_p1));
    p_assign_7_fu_1310_p2 <= std_logic_vector(unsigned(p_assign_4_fu_1209_p2) + unsigned(ap_const_lv13_1));
    p_assign_8_fu_1335_p3 <= 
        p_assign_7_fu_1310_p2 when (tmp_23_fu_1327_p3(0) = '1') else 
        ImagLoc_y_1_fu_1316_p2;
    p_assign_9_fu_1483_p2 <= std_logic_vector(unsigned(tmp_63_0_cast_cast_cast_reg_4005) + unsigned(tmp_64_0_1_cast265_cast_fu_1479_p1));
    p_assign_s_fu_1343_p2 <= std_logic_vector(unsigned(p_assign_4_fu_1209_p2) + unsigned(ap_const_lv13_2));
    p_dst_data_stream_0_V_din <= 
        tmp_3_i_fu_3507_p3 when (icmp2_fu_3502_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_reg_ppstg_tmp_5_reg_4294_pp0_it10, ap_reg_ppstg_brmerge1_reg_4365_pp0_it10, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        tmp_3_i2_fu_3527_p3 when (icmp3_fu_3522_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_reg_ppstg_tmp_5_reg_4294_pp0_it10, ap_reg_ppstg_brmerge1_reg_4365_pp0_it10, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        tmp_3_i3_fu_3547_p3 when (icmp4_fu_3542_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_sig_bdd_110, ap_reg_ppstg_tmp_5_reg_4294_pp0_it10, ap_reg_ppstg_brmerge1_reg_4365_pp0_it10, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_5_reg_4294_pp0_it10)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_1_fu_3414_p1 <= ret_V_3_fu_3400_p1;
    p_i_1_fu_3414_p3 <= 
        p_i_1_fu_3414_p1 when (tmp_90_1_fu_3409_p2(0) = '1') else 
        ret_V_4_fu_3403_p2;
    p_i_2_fu_3465_p1 <= ret_V_6_fu_3451_p1;
    p_i_2_fu_3465_p3 <= 
        p_i_2_fu_3465_p1 when (tmp_90_2_fu_3460_p2(0) = '1') else 
        ret_V_7_fu_3454_p2;
    p_i_fu_3363_p1 <= ret_V_fu_3349_p1;
    p_i_fu_3363_p3 <= 
        p_i_fu_3363_p1 when (tmp_38_fu_3358_p2(0) = '1') else 
        ret_V_1_fu_3352_p2;
    p_rec2_fu_1049_p2 <= std_logic_vector(unsigned(p_0202_rec_reg_756) + unsigned(ap_const_lv2_1));
    p_rec3_fu_1061_p2 <= std_logic_vector(unsigned(p_0206_rec_reg_767) + unsigned(ap_const_lv2_1));
    p_rec_fu_1073_p2 <= std_logic_vector(unsigned(p_0210_rec_reg_778) + unsigned(ap_const_lv2_1));

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_28_reg_4391, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_28_reg_4391)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_1_reg_4441, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_1_reg_4441)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_5_reg_4294_pp0_it2, ap_reg_ppstg_brmerge_reg_4336_pp0_it2, or_cond5_reg_4253, ap_reg_ppstg_tmp_35_reg_4325_pp0_it2, tmp_48_2_reg_4491, ap_sig_bdd_110, ap_sig_bdd_141, ap_reg_ppiten_pp0_it11)
    begin
        if (((ap_ST_pp0_stg0_fsm_7 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_4336_pp0_it2) and (ap_const_lv1_0 = or_cond5_reg_4253) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) and not((ap_const_lv1_0 = tmp_48_2_reg_4491)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_bdd_110) or (ap_sig_bdd_141 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_1104_p2 <= std_logic_vector(unsigned(rows_cast1_fu_1079_p1) + unsigned(ap_const_lv13_1FFF));
    ret_V_1_fu_3352_p0 <= ret_V_fu_3349_p1;
    ret_V_1_fu_3352_p2 <= std_logic_vector(unsigned(ret_V_1_fu_3352_p0) + unsigned(ap_const_lv32_1));
    ret_V_2_fu_3371_p2 <= ret_V_fu_3349_p1;
    ret_V_2_fu_3371_p3 <= 
        p_i_fu_3363_p3 when (tmp_59_reg_5071(0) = '1') else 
        ret_V_2_fu_3371_p2;
    
    tmp_78_reg_5081_temp <= signed(tmp_78_reg_5081);
    ret_V_3_fu_3400_p1 <= std_logic_vector(resize(tmp_78_reg_5081_temp,32));

    ret_V_4_fu_3403_p0 <= ret_V_3_fu_3400_p1;
    ret_V_4_fu_3403_p2 <= std_logic_vector(unsigned(ret_V_4_fu_3403_p0) + unsigned(ap_const_lv32_1));
    ret_V_5_fu_3422_p2 <= ret_V_3_fu_3400_p1;
    ret_V_5_fu_3422_p3 <= 
        p_i_1_fu_3414_p3 when (tmp_79_reg_5086(0) = '1') else 
        ret_V_5_fu_3422_p2;
    
    tmp_87_reg_5096_temp <= signed(tmp_87_reg_5096);
    ret_V_6_fu_3451_p1 <= std_logic_vector(resize(tmp_87_reg_5096_temp,32));

    ret_V_7_fu_3454_p0 <= ret_V_6_fu_3451_p1;
    ret_V_7_fu_3454_p2 <= std_logic_vector(unsigned(ret_V_7_fu_3454_p0) + unsigned(ap_const_lv32_1));
    ret_V_8_fu_3473_p2 <= ret_V_6_fu_3451_p1;
    ret_V_8_fu_3473_p3 <= 
        p_i_2_fu_3465_p3 when (tmp_88_reg_5101(0) = '1') else 
        ret_V_8_fu_3473_p2;
    
    tmp_57_reg_5066_temp <= signed(tmp_57_reg_5066);
    ret_V_fu_3349_p1 <= std_logic_vector(resize(tmp_57_reg_5066_temp,32));

    rev1_fu_1631_p2 <= (ult_reg_4101 xor ap_const_lv1_1);
    rev2_fu_1969_p2 <= (slt1_reg_4395 xor ap_const_lv1_1);
    rev3_fu_1770_p2 <= (ult1_fu_1765_p2 xor ap_const_lv1_1);
    rev4_fu_2041_p2 <= (slt2_reg_4445 xor ap_const_lv1_1);
    rev5_fu_2113_p2 <= (slt3_reg_4495 xor ap_const_lv1_1);
    rev_fu_1610_p2 <= (slt_reg_4192 xor ap_const_lv1_1);
    rows_cast1_fu_1079_p1 <= std_logic_vector(resize(unsigned(rows),13));
    rows_cast_fu_1101_p1 <= std_logic_vector(resize(unsigned(rows),14));
    sel_tmp10_fu_1640_p2 <= "1" when (tmp_8_reg_4145 = tmp_22_reg_4207) else "0";
    sel_tmp11_fu_2257_p3 <= 
        reg_1006 when (sel_tmp10_reg_4262(0) = '1') else 
        reg_1001;
    sel_tmp12_fu_1644_p2 <= "1" when (locy_0_0_t_fu_1636_p2 = ap_const_lv2_1) else "0";
    sel_tmp13_fu_1488_p2 <= (tmp_47_0_1_reg_4159 xor ap_const_lv1_1);
    sel_tmp14_fu_1493_p2 <= (tmp_11_reg_3995 and sel_tmp13_fu_1488_p2);
    sel_tmp15_fu_1502_p2 <= (sel_tmp30_demorgan_fu_1498_p2 xor ap_const_lv1_1);
    sel_tmp16_fu_1508_p2 <= (tmp_59_0_1_fu_1469_p2 and sel_tmp15_fu_1502_p2);
    sel_tmp17_demorgan_fu_1298_p2 <= (tmp_17_fu_1262_p2 or tmp_11_reg_3995);
    sel_tmp17_fu_1668_p2 <= "1" when (tmp_8_reg_4145 = tmp_24_fu_1659_p1) else "0";
    sel_tmp18_fu_2272_p3 <= 
        reg_1006 when (sel_tmp17_reg_4276(0) = '1') else 
        reg_1001;
    sel_tmp19_fu_1673_p2 <= "1" when (locy_0_1_t_fu_1663_p2 = ap_const_lv2_1) else "0";
    sel_tmp1_fu_1407_p2 <= (tmp_17_reg_4119 xor ap_const_lv1_1);
    sel_tmp20_fu_1559_p2 <= (tmp_47_0_2_reg_4178 xor ap_const_lv1_1);
    sel_tmp21_fu_1564_p2 <= (tmp_11_reg_3995 and sel_tmp20_fu_1559_p2);
    sel_tmp22_fu_1573_p2 <= (sel_tmp43_demorgan_fu_1569_p2 xor ap_const_lv1_1);
    sel_tmp23_fu_1579_p2 <= (tmp_59_0_2_fu_1540_p2 and sel_tmp22_fu_1573_p2);
    sel_tmp24_fu_2330_p3 <= 
        reg_1015 when (sel_tmp10_reg_4262(0) = '1') else 
        reg_1010;
    sel_tmp25_fu_2345_p3 <= 
        reg_1015 when (sel_tmp17_reg_4276(0) = '1') else 
        reg_1010;
    sel_tmp26_fu_2403_p3 <= 
        reg_1024 when (sel_tmp10_reg_4262(0) = '1') else 
        reg_1019;
    sel_tmp27_fu_2418_p3 <= 
        reg_1024 when (sel_tmp17_reg_4276(0) = '1') else 
        reg_1019;
    sel_tmp2_fu_1412_p2 <= (tmp_11_reg_3995 and sel_tmp1_fu_1407_p2);
    sel_tmp30_demorgan_fu_1498_p2 <= (tmp_47_0_1_reg_4159 or tmp_11_reg_3995);
    sel_tmp3_fu_1818_p2 <= (tmp_4_reg_4318 xor ap_const_lv1_1);
    sel_tmp43_demorgan_fu_1569_p2 <= (tmp_47_0_2_reg_4178 or tmp_11_reg_3995);
    sel_tmp4_fu_1823_p2 <= (tmp_6_reg_3984 and sel_tmp3_fu_1818_p2);
    sel_tmp5_fu_1854_p3 <= 
        ap_const_lv15_0 when (sel_tmp4_reg_4355(0) = '1') else 
        sel_tmp_reg_4350;
    sel_tmp6_fu_1417_p2 <= (sel_tmp17_demorgan_reg_4140 xor ap_const_lv1_1);
    sel_tmp7_fu_1422_p2 <= (tmp_20_reg_4130 and sel_tmp6_fu_1417_p2);
    sel_tmp8_demorgan_fu_1828_p2 <= (tmp_4_reg_4318 or tmp_6_reg_3984);
    sel_tmp8_fu_1832_p2 <= (sel_tmp8_demorgan_fu_1828_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_1838_p2 <= (tmp_7_fu_1792_p2 and sel_tmp8_fu_1832_p2);
    
    ImagLoc_x_reg_4303_temp <= signed(ImagLoc_x_reg_4303);
    sel_tmp_fu_1811_p1 <= std_logic_vector(resize(ImagLoc_x_reg_4303_temp,15));

    sel_tmp_fu_1811_p3 <= 
        sel_tmp_fu_1811_p1 when (tmp_4_reg_4318(0) = '1') else 
        p_assign_3_fu_1806_p2;
    slt1_fu_1872_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    slt1_fu_1872_p2 <= "1" when (signed(slt1_fu_1872_p0) < signed(cols_cast2_reg_3956)) else "0";
    slt2_fu_1906_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    slt2_fu_1906_p2 <= "1" when (signed(slt2_fu_1906_p0) < signed(cols_cast2_reg_3956)) else "0";
    slt3_fu_1940_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    slt3_fu_1940_p2 <= "1" when (signed(slt3_fu_1940_p0) < signed(cols_cast2_reg_3956)) else "0";
    slt_fu_1376_p2 <= "1" when (signed(ImagLoc_y_fu_1231_p2) < signed(ref_reg_3950)) else "0";
    src_kernel_win_0_val_0_0_2_fu_2264_p3 <= 
        k_buf_0_val_1_q1 when (sel_tmp12_reg_4269(0) = '1') else 
        sel_tmp11_fu_2257_p3;
    src_kernel_win_0_val_1_0_2_fu_2279_p3 <= 
        k_buf_0_val_1_q1 when (sel_tmp19_reg_4283(0) = '1') else 
        sel_tmp18_fu_2272_p3;
    src_kernel_win_1_val_0_0_2_fu_2337_p3 <= 
        k_buf_1_val_1_q1 when (sel_tmp12_reg_4269(0) = '1') else 
        sel_tmp24_fu_2330_p3;
    src_kernel_win_1_val_1_0_2_fu_2352_p3 <= 
        k_buf_1_val_1_q1 when (sel_tmp19_reg_4283(0) = '1') else 
        sel_tmp25_fu_2345_p3;
    src_kernel_win_2_val_0_0_2_fu_2410_p3 <= 
        k_buf_2_val_1_q1 when (sel_tmp12_reg_4269(0) = '1') else 
        sel_tmp26_fu_2403_p3;
    src_kernel_win_2_val_1_0_2_fu_2425_p3 <= 
        k_buf_2_val_1_q1 when (sel_tmp19_reg_4283(0) = '1') else 
        sel_tmp27_fu_2418_p3;
    
    tmp47_fu_3264_p2_temp <= signed(tmp47_fu_3264_p2);
    sum_V_1_fu_3274_p0 <= std_logic_vector(resize(tmp47_fu_3264_p2_temp,28));

    
    tmp43_reg_5036_temp <= signed(tmp43_reg_5036);
    sum_V_1_fu_3274_p1 <= std_logic_vector(resize(tmp43_reg_5036_temp,28));

    sum_V_1_fu_3274_p2 <= std_logic_vector(unsigned(sum_V_1_fu_3274_p0) + unsigned(sum_V_1_fu_3274_p1));
    
    tmp58_fu_3311_p2_temp <= signed(tmp58_fu_3311_p2);
    sum_V_2_fu_3321_p0 <= std_logic_vector(resize(tmp58_fu_3311_p2_temp,28));

    
    tmp54_reg_5051_temp <= signed(tmp54_reg_5051);
    sum_V_2_fu_3321_p1 <= std_logic_vector(resize(tmp54_reg_5051_temp,28));

    sum_V_2_fu_3321_p2 <= std_logic_vector(unsigned(sum_V_2_fu_3321_p0) + unsigned(sum_V_2_fu_3321_p1));
    
    tmp34_fu_3217_p2_temp <= signed(tmp34_fu_3217_p2);
    sum_V_fu_3227_p0 <= std_logic_vector(resize(tmp34_fu_3217_p2_temp,28));

    
    tmp30_reg_5021_temp <= signed(tmp30_reg_5021);
    sum_V_fu_3227_p1 <= std_logic_vector(resize(tmp30_reg_5021_temp,28));

    sum_V_fu_3227_p2 <= std_logic_vector(unsigned(sum_V_fu_3227_p0) + unsigned(sum_V_fu_3227_p1));
    tmp15_fu_1776_p2 <= (icmp_fu_1722_p2 or tmp_27_reg_4243);
    tmp16_fu_1781_p2 <= (rev1_reg_4257 or rev3_fu_1770_p2);
    tmp18_cast1_fu_1201_p1 <= std_logic_vector(resize(unsigned(t_V_reg_789),13));
    tmp18_cast_fu_1205_p1 <= std_logic_vector(resize(unsigned(t_V_reg_789),14));
    
    tmp_45_fu_2833_p3_temp <= signed(tmp_45_fu_2833_p3);
    tmp28_fu_2866_p0 <= std_logic_vector(resize(tmp_45_fu_2833_p3_temp,25));

    
    tmp_47_fu_2844_p3_temp <= signed(tmp_47_fu_2844_p3);
    tmp28_fu_2866_p1 <= std_logic_vector(resize(tmp_47_fu_2844_p3_temp,25));

    tmp28_fu_2866_p2 <= std_logic_vector(unsigned(tmp28_fu_2866_p0) + unsigned(tmp28_fu_2866_p1));
    
    tmp_44_fu_2822_p3_temp <= signed(tmp_44_fu_2822_p3);
    tmp29_fu_2876_p0 <= std_logic_vector(resize(tmp_44_fu_2822_p3_temp,25));

    
    tmp_43_fu_2811_p3_temp <= signed(tmp_43_fu_2811_p3);
    tmp29_fu_2876_p1 <= std_logic_vector(resize(tmp_43_fu_2811_p3_temp,25));

    tmp29_fu_2876_p2 <= std_logic_vector(unsigned(tmp29_fu_2876_p0) + unsigned(tmp29_fu_2876_p1));
    
    tmp29_fu_2876_p2_temp <= signed(tmp29_fu_2876_p2);
    tmp30_fu_2886_p0 <= std_logic_vector(resize(tmp29_fu_2876_p2_temp,26));

    
    tmp28_fu_2866_p2_temp <= signed(tmp28_fu_2866_p2);
    tmp30_fu_2886_p1 <= std_logic_vector(resize(tmp28_fu_2866_p2_temp,26));

    tmp30_fu_2886_p2 <= std_logic_vector(unsigned(tmp30_fu_2886_p0) + unsigned(tmp30_fu_2886_p1));
    
    tmp_37_fu_2767_p3_temp <= signed(tmp_37_fu_2767_p3);
    tmp31_fu_2892_p0 <= std_logic_vector(resize(tmp_37_fu_2767_p3_temp,25));

    
    tmp_40_fu_2778_p3_temp <= signed(tmp_40_fu_2778_p3);
    tmp31_fu_2892_p1 <= std_logic_vector(resize(tmp_40_fu_2778_p3_temp,25));

    tmp31_fu_2892_p2 <= std_logic_vector(unsigned(tmp31_fu_2892_p0) + unsigned(tmp31_fu_2892_p1));
    
    tmp_41_fu_2789_p3_temp <= signed(tmp_41_fu_2789_p3);
    tmp32_fu_2898_p0 <= std_logic_vector(resize(tmp_41_fu_2789_p3_temp,25));

    
    tmp_48_fu_2855_p3_temp <= signed(tmp_48_fu_2855_p3);
    tmp32_fu_2898_p1 <= std_logic_vector(resize(tmp_48_fu_2855_p3_temp,25));

    tmp32_fu_2898_p2 <= std_logic_vector(unsigned(tmp32_fu_2898_p0) + unsigned(tmp32_fu_2898_p1));
    
    tmp32_fu_2898_p2_temp <= signed(tmp32_fu_2898_p2);
    tmp33_fu_2908_p0 <= std_logic_vector(resize(tmp32_fu_2898_p2_temp,26));

    
    tmp_42_fu_2800_p3_temp <= signed(tmp_42_fu_2800_p3);
    tmp33_fu_2908_p1 <= std_logic_vector(resize(tmp_42_fu_2800_p3_temp,26));

    tmp33_fu_2908_p2 <= std_logic_vector(unsigned(tmp33_fu_2908_p0) + unsigned(tmp33_fu_2908_p1));
    
    tmp33_reg_5031_temp <= signed(tmp33_reg_5031);
    tmp34_fu_3217_p0 <= std_logic_vector(resize(tmp33_reg_5031_temp,27));

    
    tmp31_reg_5026_temp <= signed(tmp31_reg_5026);
    tmp34_fu_3217_p1 <= std_logic_vector(resize(tmp31_reg_5026_temp,27));

    tmp34_fu_3217_p2 <= std_logic_vector(unsigned(tmp34_fu_3217_p0) + unsigned(tmp34_fu_3217_p1));
    
    tmp_56_fu_2980_p3_temp <= signed(tmp_56_fu_2980_p3);
    tmp41_fu_3013_p0 <= std_logic_vector(resize(tmp_56_fu_2980_p3_temp,25));

    
    tmp_58_fu_2991_p3_temp <= signed(tmp_58_fu_2991_p3);
    tmp41_fu_3013_p1 <= std_logic_vector(resize(tmp_58_fu_2991_p3_temp,25));

    tmp41_fu_3013_p2 <= std_logic_vector(unsigned(tmp41_fu_3013_p0) + unsigned(tmp41_fu_3013_p1));
    
    tmp_55_fu_2969_p3_temp <= signed(tmp_55_fu_2969_p3);
    tmp42_fu_3023_p0 <= std_logic_vector(resize(tmp_55_fu_2969_p3_temp,25));

    
    tmp_54_fu_2958_p3_temp <= signed(tmp_54_fu_2958_p3);
    tmp42_fu_3023_p1 <= std_logic_vector(resize(tmp_54_fu_2958_p3_temp,25));

    tmp42_fu_3023_p2 <= std_logic_vector(unsigned(tmp42_fu_3023_p0) + unsigned(tmp42_fu_3023_p1));
    
    tmp42_fu_3023_p2_temp <= signed(tmp42_fu_3023_p2);
    tmp43_fu_3033_p0 <= std_logic_vector(resize(tmp42_fu_3023_p2_temp,26));

    
    tmp41_fu_3013_p2_temp <= signed(tmp41_fu_3013_p2);
    tmp43_fu_3033_p1 <= std_logic_vector(resize(tmp41_fu_3013_p2_temp,26));

    tmp43_fu_3033_p2 <= std_logic_vector(unsigned(tmp43_fu_3033_p0) + unsigned(tmp43_fu_3033_p1));
    
    tmp_49_fu_2914_p3_temp <= signed(tmp_49_fu_2914_p3);
    tmp44_fu_3039_p0 <= std_logic_vector(resize(tmp_49_fu_2914_p3_temp,25));

    
    tmp_51_fu_2925_p3_temp <= signed(tmp_51_fu_2925_p3);
    tmp44_fu_3039_p1 <= std_logic_vector(resize(tmp_51_fu_2925_p3_temp,25));

    tmp44_fu_3039_p2 <= std_logic_vector(unsigned(tmp44_fu_3039_p0) + unsigned(tmp44_fu_3039_p1));
    
    tmp_52_fu_2936_p3_temp <= signed(tmp_52_fu_2936_p3);
    tmp45_fu_3045_p0 <= std_logic_vector(resize(tmp_52_fu_2936_p3_temp,25));

    
    tmp_60_fu_3002_p3_temp <= signed(tmp_60_fu_3002_p3);
    tmp45_fu_3045_p1 <= std_logic_vector(resize(tmp_60_fu_3002_p3_temp,25));

    tmp45_fu_3045_p2 <= std_logic_vector(unsigned(tmp45_fu_3045_p0) + unsigned(tmp45_fu_3045_p1));
    
    tmp45_fu_3045_p2_temp <= signed(tmp45_fu_3045_p2);
    tmp46_fu_3055_p0 <= std_logic_vector(resize(tmp45_fu_3045_p2_temp,26));

    
    tmp_53_fu_2947_p3_temp <= signed(tmp_53_fu_2947_p3);
    tmp46_fu_3055_p1 <= std_logic_vector(resize(tmp_53_fu_2947_p3_temp,26));

    tmp46_fu_3055_p2 <= std_logic_vector(unsigned(tmp46_fu_3055_p0) + unsigned(tmp46_fu_3055_p1));
    
    tmp46_reg_5046_temp <= signed(tmp46_reg_5046);
    tmp47_fu_3264_p0 <= std_logic_vector(resize(tmp46_reg_5046_temp,27));

    
    tmp44_reg_5041_temp <= signed(tmp44_reg_5041);
    tmp47_fu_3264_p1 <= std_logic_vector(resize(tmp44_reg_5041_temp,27));

    tmp47_fu_3264_p2 <= std_logic_vector(unsigned(tmp47_fu_3264_p0) + unsigned(tmp47_fu_3264_p1));
    
    tmp_68_fu_3127_p3_temp <= signed(tmp_68_fu_3127_p3);
    tmp52_fu_3160_p0 <= std_logic_vector(resize(tmp_68_fu_3127_p3_temp,25));

    
    tmp_69_fu_3138_p3_temp <= signed(tmp_69_fu_3138_p3);
    tmp52_fu_3160_p1 <= std_logic_vector(resize(tmp_69_fu_3138_p3_temp,25));

    tmp52_fu_3160_p2 <= std_logic_vector(unsigned(tmp52_fu_3160_p0) + unsigned(tmp52_fu_3160_p1));
    
    tmp_67_fu_3116_p3_temp <= signed(tmp_67_fu_3116_p3);
    tmp53_fu_3170_p0 <= std_logic_vector(resize(tmp_67_fu_3116_p3_temp,25));

    
    tmp_66_fu_3105_p3_temp <= signed(tmp_66_fu_3105_p3);
    tmp53_fu_3170_p1 <= std_logic_vector(resize(tmp_66_fu_3105_p3_temp,25));

    tmp53_fu_3170_p2 <= std_logic_vector(unsigned(tmp53_fu_3170_p0) + unsigned(tmp53_fu_3170_p1));
    
    tmp53_fu_3170_p2_temp <= signed(tmp53_fu_3170_p2);
    tmp54_fu_3180_p0 <= std_logic_vector(resize(tmp53_fu_3170_p2_temp,26));

    
    tmp52_fu_3160_p2_temp <= signed(tmp52_fu_3160_p2);
    tmp54_fu_3180_p1 <= std_logic_vector(resize(tmp52_fu_3160_p2_temp,26));

    tmp54_fu_3180_p2 <= std_logic_vector(unsigned(tmp54_fu_3180_p0) + unsigned(tmp54_fu_3180_p1));
    
    tmp_62_fu_3061_p3_temp <= signed(tmp_62_fu_3061_p3);
    tmp55_fu_3186_p0 <= std_logic_vector(resize(tmp_62_fu_3061_p3_temp,25));

    
    tmp_63_fu_3072_p3_temp <= signed(tmp_63_fu_3072_p3);
    tmp55_fu_3186_p1 <= std_logic_vector(resize(tmp_63_fu_3072_p3_temp,25));

    tmp55_fu_3186_p2 <= std_logic_vector(unsigned(tmp55_fu_3186_p0) + unsigned(tmp55_fu_3186_p1));
    
    tmp_64_fu_3083_p3_temp <= signed(tmp_64_fu_3083_p3);
    tmp56_fu_3192_p0 <= std_logic_vector(resize(tmp_64_fu_3083_p3_temp,25));

    
    tmp_70_fu_3149_p3_temp <= signed(tmp_70_fu_3149_p3);
    tmp56_fu_3192_p1 <= std_logic_vector(resize(tmp_70_fu_3149_p3_temp,25));

    tmp56_fu_3192_p2 <= std_logic_vector(unsigned(tmp56_fu_3192_p0) + unsigned(tmp56_fu_3192_p1));
    
    tmp56_fu_3192_p2_temp <= signed(tmp56_fu_3192_p2);
    tmp57_fu_3202_p0 <= std_logic_vector(resize(tmp56_fu_3192_p2_temp,26));

    
    tmp_65_fu_3094_p3_temp <= signed(tmp_65_fu_3094_p3);
    tmp57_fu_3202_p1 <= std_logic_vector(resize(tmp_65_fu_3094_p3_temp,26));

    tmp57_fu_3202_p2 <= std_logic_vector(unsigned(tmp57_fu_3202_p0) + unsigned(tmp57_fu_3202_p1));
    
    tmp57_reg_5061_temp <= signed(tmp57_reg_5061);
    tmp58_fu_3311_p0 <= std_logic_vector(resize(tmp57_reg_5061_temp,27));

    
    tmp55_reg_5056_temp <= signed(tmp55_reg_5056);
    tmp58_fu_3311_p1 <= std_logic_vector(resize(tmp55_reg_5056_temp,27));

    tmp58_fu_3311_p2 <= std_logic_vector(unsigned(tmp58_fu_3311_p0) + unsigned(tmp58_fu_3311_p1));
    
    kernel_val_1_2_V_read_temp <= signed(kernel_val_1_2_V_read);
    tmp_101_cast_fu_1183_p1 <= std_logic_vector(resize(kernel_val_1_2_V_read_temp,16));

    
    kernel_val_2_0_V_read_temp <= signed(kernel_val_2_0_V_read);
    tmp_103_cast_fu_1186_p1 <= std_logic_vector(resize(kernel_val_2_0_V_read_temp,16));

    
    kernel_val_2_1_V_read_temp <= signed(kernel_val_2_1_V_read);
    tmp_105_cast_fu_1189_p1 <= std_logic_vector(resize(kernel_val_2_1_V_read_temp,16));

    
    kernel_val_2_2_V_read_temp <= signed(kernel_val_2_2_V_read);
    tmp_107_cast_fu_1192_p1 <= std_logic_vector(resize(kernel_val_2_2_V_read_temp,16));

    tmp_10_fu_1137_p3 <= (cols & ap_const_lv1_0);
    tmp_11_fu_1148_p2 <= "1" when (rows = ap_const_lv12_1) else "0";
    tmp_12_fu_1153_p3 <= (rows & ap_const_lv1_0);
    tmp_13_fu_1164_p1 <= ref_fu_1104_p2(2 - 1 downto 0);
    tmp_14_fu_1195_p2 <= (tmp_9_fu_1123_p1 xor ap_const_lv2_3);
    tmp_15_fu_1257_p2 <= "1" when (signed(ImagLoc_y_fu_1231_p2) < signed(ref_reg_3950)) else "0";
    tmp_16_fu_1797_p2 <= (p_assign_2_reg_4329 xor ap_const_lv13_1FFF);
    tmp_17_fu_1262_p2 <= "1" when (unsigned(ImagLoc_y_fu_1231_p2) < unsigned(rows_cast1_reg_3918)) else "0";
    
    x_fu_1860_p3_temp <= signed(x_fu_1860_p3);
    tmp_18_fu_1895_p1 <= std_logic_vector(resize(x_fu_1860_p3_temp,64));

    tmp_19_fu_1267_p3 <= ImagLoc_y_fu_1231_p2(12 downto 12);
    
    p_assign_5_fu_1275_p3_temp <= signed(p_assign_5_fu_1275_p3);
    tmp_20_fu_1287_p0 <= std_logic_vector(resize(p_assign_5_fu_1275_p3_temp,14));

    tmp_20_fu_1287_p2 <= "1" when (signed(tmp_20_fu_1287_p0) < signed(rows_cast_reg_3943)) else "0";
    tmp_21_fu_1292_p2 <= (p_assign_5_fu_1275_p3 xor ap_const_lv13_1FFF);
    tmp_22_fu_1459_p1 <= newSel2_fu_1451_p3(2 - 1 downto 0);
    tmp_23_fu_1327_p3 <= ImagLoc_y_1_fu_1316_p2(12 downto 12);
    tmp_24_fu_1659_p1 <= newSel5_fu_1653_p3(2 - 1 downto 0);
    tmp_25_fu_1360_p3 <= ImagLoc_y_2_fu_1349_p2(12 downto 12);
    tmp_26_fu_1688_p1 <= newSel8_fu_1682_p3(2 - 1 downto 0);
    tmp_27_fu_1605_p2 <= "1" when (signed(ImagLoc_y_reg_4106) < signed(ap_const_lv13_1)) else "0";
    tmp_28_fu_1867_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    tmp_28_fu_1867_p2 <= "1" when (signed(tmp_28_fu_1867_p0) < signed(cols_cast2_reg_3956)) else "0";
    tmp_29_cast_cast_fu_1144_p1 <= std_logic_vector(resize(unsigned(tmp_10_fu_1137_p3),15));
    
    ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp <= signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
    tmp_29_fu_1877_p1 <= std_logic_vector(resize(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp,64));

    tmp_2_fu_1126_p2 <= std_logic_vector(unsigned(cols_cast1_fu_1092_p1) + unsigned(ap_const_lv13_1FFD));
    tmp_30_fu_1883_p2 <= "1" when (signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < signed(tmp_2_reg_3977)) else "0";
    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_31_fu_2030_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    tmp_32_fu_1974_p2 <= "1" when (tmp_cast_cast_cast_reg_3967 = x_reg_4369) else "0";
    tmp_33_fu_1984_p2 <= "1" when (signed(tmp_cast_cast_cast_reg_3967) > signed(x_reg_4369)) else "0";
    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_34_fu_1994_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    tmp_35_fu_1745_p3 <= ImagLoc_x_fu_1728_p2(12 downto 12);
    tmp_35_not_fu_1389_p2 <= "1" when (signed(ImagLoc_y_reg_4106) > signed(ap_const_lv13_1FFE)) else "0";
    tmp_37_fu_2767_p3 <= (tmp_36_reg_4886 & ap_const_lv8_0);
    tmp_38_fu_3358_p2 <= "1" when (tmp_61_reg_5076 = ap_const_lv8_0) else "0";
    tmp_39_fu_1887_p1 <= ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1(2 - 1 downto 0);
    tmp_3_fu_1215_p2 <= "1" when (unsigned(tmp18_cast_fu_1205_p1) < unsigned(heightloop_cast77_cast_reg_3925)) else "0";
    tmp_3_i2_fu_3527_p3 <= 
        ap_const_lv8_0 when (tmp_81_reg_5131(0) = '1') else 
        tmp_82_reg_5136;
    tmp_3_i3_fu_3547_p3 <= 
        ap_const_lv8_0 when (tmp_90_reg_5146(0) = '1') else 
        tmp_91_reg_5151;
    tmp_3_i_fu_3507_p3 <= 
        ap_const_lv8_0 when (tmp_72_reg_5116(0) = '1') else 
        tmp_73_reg_5121;
    tmp_40_fu_2778_p3 <= (tmp_9640_0_0_1_reg_4891 & ap_const_lv8_0);
    
    ImagLoc_y_fu_1231_p2_temp <= signed(ImagLoc_y_fu_1231_p2);
    tmp_41_2_fu_1381_p0 <= std_logic_vector(resize(ImagLoc_y_fu_1231_p2_temp,14));

    tmp_41_2_fu_1381_p2 <= "1" when (signed(tmp_41_2_fu_1381_p0) < signed(heightloop_cast77_cast_reg_3925)) else "0";
    tmp_41_fu_2789_p3 <= (tmp_9640_0_0_2_reg_4896 & ap_const_lv8_0);
    
    x_fu_1860_p3_temp <= signed(x_fu_1860_p3);
    tmp_42_1_fu_1929_p1 <= std_logic_vector(resize(x_fu_1860_p3_temp,64));

    
    x_fu_1860_p3_temp <= signed(x_fu_1860_p3);
    tmp_42_2_fu_1963_p1 <= std_logic_vector(resize(x_fu_1860_p3_temp,64));

    tmp_42_fu_2800_p3 <= (tmp_9640_0_1_reg_4901 & ap_const_lv8_0);
    tmp_43_fu_2811_p3 <= (tmp_9640_0_1_1_reg_4906 & ap_const_lv8_0);
    tmp_44_fu_2822_p3 <= (tmp_9640_0_1_2_reg_4911 & ap_const_lv8_0);
    tmp_45_fu_2833_p3 <= (tmp_9640_0_2_reg_4916 & ap_const_lv8_0);
    tmp_46_fu_2007_p1 <= x_reg_4369(2 - 1 downto 0);
    tmp_47_0_1_fu_1322_p2 <= "1" when (unsigned(ImagLoc_y_1_fu_1316_p2) < unsigned(rows_cast1_reg_3918)) else "0";
    tmp_47_0_2_fu_1355_p2 <= "1" when (unsigned(ImagLoc_y_2_fu_1349_p2) < unsigned(rows_cast1_reg_3918)) else "0";
    tmp_47_fu_2844_p3 <= (tmp_9640_0_2_1_reg_4921 & ap_const_lv8_0);
    tmp_48_1_fu_1901_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    tmp_48_1_fu_1901_p2 <= "1" when (signed(tmp_48_1_fu_1901_p0) < signed(cols_cast2_reg_3956)) else "0";
    tmp_48_2_fu_1935_p0 <= ImagLoc_x_cast_cast_fu_1848_p1;
    tmp_48_2_fu_1935_p2 <= "1" when (signed(tmp_48_2_fu_1935_p0) < signed(cols_cast2_reg_3956)) else "0";
    tmp_48_fu_2855_p3 <= (tmp_9640_0_2_2_reg_4926 & ap_const_lv8_0);
    
    ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp <= signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
    tmp_49_1_fu_1911_p1 <= std_logic_vector(resize(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp,64));

    
    ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp <= signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
    tmp_49_2_fu_1945_p1 <= std_logic_vector(resize(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1_temp,64));

    tmp_49_fu_2914_p3 <= (tmp_9640_1_reg_4931 & ap_const_lv8_0);
    tmp_4_cast1_fu_1697_p1 <= std_logic_vector(resize(unsigned(t_V_1_reg_800),13));
    tmp_4_fu_1734_p2 <= "1" when (unsigned(ImagLoc_x_fu_1728_p2) < unsigned(cols_cast1_reg_3932)) else "0";
    tmp_50_1_fu_1917_p2 <= "1" when (signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < signed(tmp_2_reg_3977)) else "0";
    tmp_50_2_fu_1951_p2 <= "1" when (signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < signed(tmp_2_reg_3977)) else "0";
    tmp_50_fu_1999_p1 <= x_reg_4369(2 - 1 downto 0);
    tmp_51_fu_2925_p3 <= (tmp_9640_1_0_1_reg_4936 & ap_const_lv8_0);
    tmp_52_0_t_fu_1890_p2 <= std_logic_vector(unsigned(tmp_39_fu_1887_p1) + unsigned(tmp_14_reg_4080));
    tmp_52_1_t_fu_1924_p2 <= std_logic_vector(unsigned(tmp_74_fu_1921_p1) + unsigned(tmp_14_reg_4080));
    tmp_52_2_t_fu_1958_p2 <= std_logic_vector(unsigned(tmp_83_fu_1955_p1) + unsigned(tmp_14_reg_4080));
    tmp_52_fu_2936_p3 <= (tmp_9640_1_0_2_reg_4941 & ap_const_lv8_0);
    tmp_53_fu_2947_p3 <= (tmp_9640_1_1_reg_4946 & ap_const_lv8_0);
    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_54_1_fu_2102_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_54_2_fu_2174_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    tmp_54_fu_2958_p3 <= (tmp_9640_1_1_1_reg_4951 & ap_const_lv8_0);
    tmp_55_1_fu_2046_p2 <= "1" when (tmp_cast_cast_cast_reg_3967 = x_reg_4369) else "0";
    tmp_55_2_fu_2118_p2 <= "1" when (tmp_cast_cast_cast_reg_3967 = x_reg_4369) else "0";
    tmp_55_fu_2969_p3 <= (tmp_9640_1_1_2_reg_4956 & ap_const_lv8_0);
    tmp_56_fu_2980_p3 <= (tmp_9640_1_2_reg_4961 & ap_const_lv8_0);
    tmp_57_1_fu_2056_p2 <= "1" when (signed(tmp_cast_cast_cast_reg_3967) > signed(x_reg_4369)) else "0";
    tmp_57_2_fu_2128_p2 <= "1" when (signed(tmp_cast_cast_cast_reg_3967) > signed(x_reg_4369)) else "0";
    tmp_58_fu_2991_p3 <= (tmp_9640_1_2_1_reg_4966 & ap_const_lv8_0);
    
    p_assign_8_reg_4166_temp <= signed(p_assign_8_reg_4166);
    tmp_59_0_1_fu_1469_p0 <= std_logic_vector(resize(p_assign_8_reg_4166_temp,14));

    tmp_59_0_1_fu_1469_p2 <= "1" when (signed(tmp_59_0_1_fu_1469_p0) < signed(rows_cast_reg_3943)) else "0";
    
    p_assign_10_reg_4185_temp <= signed(p_assign_10_reg_4185);
    tmp_59_0_2_fu_1540_p0 <= std_logic_vector(resize(p_assign_10_reg_4185_temp,14));

    tmp_59_0_2_fu_1540_p2 <= "1" when (signed(tmp_59_0_2_fu_1540_p0) < signed(rows_cast_reg_3943)) else "0";
    tmp_5_fu_1701_p2 <= "1" when (unsigned(tmp_4_cast1_fu_1697_p1) < unsigned(widthloop_reg_3937)) else "0";
    tmp_60_fu_3002_p3 <= (tmp_9640_1_2_2_reg_4971 & ap_const_lv8_0);
    tmp_61_fu_3251_p1 <= sum_V_fu_3227_p2(8 - 1 downto 0);
    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_62_1_fu_2066_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    
    x_reg_4369_temp <= signed(x_reg_4369);
    tmp_62_2_fu_2138_p1 <= std_logic_vector(resize(x_reg_4369_temp,64));

    tmp_62_fu_3061_p3 <= (tmp_9640_2_reg_4976 & ap_const_lv8_0);
    tmp_63_0_cast_cast_cast_fu_1160_p1 <= std_logic_vector(resize(unsigned(tmp_12_fu_1153_p3),14));
    tmp_63_fu_3072_p3 <= (tmp_9640_2_0_1_reg_4981 & ap_const_lv8_0);
    tmp_64_0_1_cast265_cast_fu_1479_p1 <= std_logic_vector(resize(unsigned(tmp_64_0_1_fu_1474_p2),14));
    tmp_64_0_1_fu_1474_p2 <= (p_assign_8_reg_4166 xor ap_const_lv13_3);
    tmp_64_0_2_cast266_cast_fu_1550_p1 <= std_logic_vector(resize(unsigned(tmp_64_0_2_fu_1545_p2),14));
    tmp_64_0_2_fu_1545_p2 <= (p_assign_10_reg_4185 xor ap_const_lv13_3);
    tmp_64_0_cast_cast264_cast_fu_1399_p1 <= std_logic_vector(resize(unsigned(tmp_21_reg_4135),14));
    tmp_64_fu_3083_p3 <= (tmp_9640_2_0_2_reg_4986 & ap_const_lv8_0);
    tmp_65_fu_3094_p3 <= (tmp_9640_2_1_reg_4991 & ap_const_lv8_0);
    tmp_66_fu_3105_p3 <= (tmp_9640_2_1_1_reg_4996 & ap_const_lv8_0);
    tmp_67_fu_3116_p3 <= (tmp_9640_2_1_2_reg_5001 & ap_const_lv8_0);
    tmp_68_fu_3127_p3 <= (tmp_9640_2_2_reg_5006 & ap_const_lv8_0);
    tmp_69_fu_3138_p3 <= (tmp_9640_2_2_1_reg_5011 & ap_const_lv8_0);
    tmp_6_fu_1132_p2 <= "1" when (cols = ap_const_lv12_1) else "0";
    tmp_70_fu_3149_p3 <= (tmp_9640_2_2_2_reg_5016 & ap_const_lv8_0);
    tmp_72_0_t_fu_2010_p2 <= std_logic_vector(unsigned(tmp_46_fu_2007_p1) + unsigned(tmp_14_reg_4080));
    tmp_72_1_t_fu_2082_p2 <= std_logic_vector(unsigned(tmp_75_fu_2079_p1) + unsigned(tmp_14_reg_4080));
    tmp_72_2_t_fu_2154_p2 <= std_logic_vector(unsigned(tmp_84_fu_2151_p1) + unsigned(tmp_14_reg_4080));
    tmp_73_fu_3396_p1 <= ret_V_2_fu_3371_p3(8 - 1 downto 0);
    tmp_74_fu_1921_p1 <= ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1(2 - 1 downto 0);
    tmp_75_fu_2079_p1 <= x_reg_4369(2 - 1 downto 0);
    tmp_77_0_t_fu_2002_p2 <= std_logic_vector(unsigned(tmp_50_fu_1999_p1) + unsigned(tmp_14_reg_4080));
    tmp_77_1_t_fu_2074_p2 <= std_logic_vector(unsigned(tmp_77_fu_2071_p1) + unsigned(tmp_14_reg_4080));
    tmp_77_2_t_fu_2146_p2 <= std_logic_vector(unsigned(tmp_86_fu_2143_p1) + unsigned(tmp_14_reg_4080));
    tmp_77_fu_2071_p1 <= x_reg_4369(2 - 1 downto 0);
    
    p_assign_2_reg_4329_temp <= signed(p_assign_2_reg_4329);
    tmp_7_fu_1792_p0 <= std_logic_vector(resize(p_assign_2_reg_4329_temp,14));

    tmp_7_fu_1792_p2 <= "1" when (signed(tmp_7_fu_1792_p0) < signed(cols_cast2_reg_3956)) else "0";
    tmp_80_fu_3298_p1 <= sum_V_1_fu_3274_p2(8 - 1 downto 0);
    tmp_82_fu_3447_p1 <= ret_V_5_fu_3422_p3(8 - 1 downto 0);
    tmp_83_fu_1955_p1 <= ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1(2 - 1 downto 0);
    tmp_84_fu_2151_p1 <= x_reg_4369(2 - 1 downto 0);
    tmp_86_fu_2143_p1 <= x_reg_4369(2 - 1 downto 0);
    tmp_89_fu_3345_p1 <= sum_V_2_fu_3321_p2(8 - 1 downto 0);
    tmp_8_fu_1303_p3 <= 
        ap_const_lv2_2 when (tmp_15_fu_1257_p2(0) = '1') else 
        tmp_13_reg_4012;
    tmp_90_1_fu_3409_p2 <= "1" when (tmp_80_reg_5091 = ap_const_lv8_0) else "0";
    tmp_90_2_fu_3460_p2 <= "1" when (tmp_89_reg_5106 = ap_const_lv8_0) else "0";
    
    kernel_val_0_0_V_read_temp <= signed(kernel_val_0_0_V_read);
    tmp_91_cast_fu_1168_p1 <= std_logic_vector(resize(kernel_val_0_0_V_read_temp,16));

    tmp_91_fu_3498_p1 <= ret_V_8_fu_3473_p3(8 - 1 downto 0);
    
    kernel_val_0_1_V_read_temp <= signed(kernel_val_0_1_V_read);
    tmp_93_cast_fu_1171_p1 <= std_logic_vector(resize(kernel_val_0_1_V_read_temp,16));

    
    kernel_val_0_2_V_read_temp <= signed(kernel_val_0_2_V_read);
    tmp_95_cast_fu_1174_p1 <= std_logic_vector(resize(kernel_val_0_2_V_read_temp,16));

    
    kernel_val_1_0_V_read_temp <= signed(kernel_val_1_0_V_read);
    tmp_97_cast_fu_1177_p1 <= std_logic_vector(resize(kernel_val_1_0_V_read_temp,16));

    
    kernel_val_1_1_V_read_temp <= signed(kernel_val_1_1_V_read);
    tmp_99_cast_fu_1180_p1 <= std_logic_vector(resize(kernel_val_1_1_V_read_temp,16));

    tmp_9_fu_1123_p1 <= cols(2 - 1 downto 0);
    
    tmp_s_fu_1113_p2_temp <= signed(tmp_s_fu_1113_p2);
    tmp_cast_cast_cast_fu_1119_p1 <= std_logic_vector(resize(tmp_s_fu_1113_p2_temp,15));

    tmp_s_fu_1113_p2 <= std_logic_vector(unsigned(cols_cast1_fu_1092_p1) + unsigned(ap_const_lv13_1FFF));
    tr1_fu_1241_p4 <= ImagLoc_y_fu_1231_p2(12 downto 1);
    tr_fu_1712_p4 <= t_V_1_reg_800(11 downto 1);
    ult1_fu_1765_p2 <= "1" when (unsigned(tmp_4_cast1_fu_1697_p1) < unsigned(widthloop_reg_3937)) else "0";
    ult_fu_1226_p2 <= "1" when (unsigned(tmp18_cast_fu_1205_p1) < unsigned(heightloop_cast77_cast_reg_3925)) else "0";
    widthloop_fu_1095_p2 <= std_logic_vector(unsigned(cols_cast1_fu_1092_p1) + unsigned(ap_const_lv13_2));
    
    ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1_temp <= signed(ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1);
    x_fu_1860_p1 <= std_logic_vector(resize(ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1_temp,15));

    x_fu_1860_p3 <= 
        x_fu_1860_p1 when (sel_tmp9_reg_4360(0) = '1') else 
        sel_tmp5_fu_1854_p3;
end behav;
