<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>sys_Apb3Periph_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">SAPB_PERIPH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">sys_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>io_interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_INTERRUPT.PortWidth">16</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SAPB_PERIPH</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="SAPB_PERIPH"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PSLVERROR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PENABLE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PWRITE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PRDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PWDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_apb_PSEL</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAPB_PERIPH.ASSOCIATED_BUSIF">SAPB_PERIPH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>GPIO</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_gpio_write</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_gpio_readEnable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_gpio_read</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>SAPB_PERIPH</spirit:name>
      <spirit:addressBlock>
        <spirit:name>REG</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>Apb3Periph</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 12 14:47:27 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:82edb0fd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_Apb3Periph_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 12 14:47:27 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:82edb0fd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>Apb3Periph</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 12 14:47:27 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4c5ec979</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_Apb3Periph_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 12 14:47:27 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4c5ec979</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 12 14:49:14 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:82edb0fd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>io_apb_PADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PSEL</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PENABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PWRITE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PWDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PRDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_apb_PSLVERROR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_gpio_read</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_gpio_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_gpio_readEnable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/77dc/Apb3Periph.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/sys_Apb3Periph_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/77dc/Apb3Periph.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/sys_Apb3Periph_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sys_Apb3Periph_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_Apb3Periph_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_Apb3Periph_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_Apb3Periph_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_Apb3Periph_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Apb3Periph_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sys_Apb3Periph_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Apb3Periph_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae4acb3_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262c9361_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2718890b_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3536da49_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4752efd1_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc4260a_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6463e142_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5fef6e_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28636c3c_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30dc6b7f_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f165549_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9dafc8_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f1739b_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcc6008_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30651bab_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa8fc77_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c2b157_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b66c8d4_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec15502_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47478986_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd6e7fe_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a87a679_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cda286a_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3488b759_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493ef369_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c61a8de_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a1f746_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8674870_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3077def1_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e72458_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d462738_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c15d058_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1238ef40_ARCHIVE_LOCATION">g:/vm/share/openperiph/test/project/zynq7020-bx71/packagedip/apb3periph/apb3periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a08795_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e09f1ce_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc88e43_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37102511_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c55fff_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdd9853_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fe160b_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76554aa1_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98fc3c6_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a3d082_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce004eb_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789fdf9f_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0714ea_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc09610_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbd3082_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744de8d3_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292bcb1e_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0d83a7_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2ebac9_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faf67f9_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58471299_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beaca5b_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffce4eb_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332e387_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d10a299_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa9b16f_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aefa34_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e763da_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c28afcf_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a09dccd_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe84842_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339b652d_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fac043b_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec5f3fd_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f3d75e_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ec1bad_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60199089_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c49a7cd_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0daa4_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7721df76_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b74c8e_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2d6ced_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201001fb_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524450b6_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332d45fb_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf22fcf_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e45e06_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c05839_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25deefba_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efb50_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef6fb52_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e16195_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e07cdb5_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ba9ee_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74437a3_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67972c57_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb28c24_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57161f10_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748a1f29_ARCHIVE_LOCATION">g:/VM/share/OpenPeriph/test/project/Zynq7020-BX71/PackagedIP/Apb3Periph/Apb3Periph.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SAPB_PERIPH.ASSOCIATED_BUSIF" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c28e5af9"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="7a6dfa9a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f4605423"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7ea1a676"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4d665574"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
