ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	__NVIC_SetPriority, %function
  25              	__NVIC_SetPriority:
  26              	.LFB111:
  27              		.file 1 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 2


  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 3


  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 4


 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 5


 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 6


 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 7


 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 8


 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 9


 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 10


 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 11


 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 12


 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 13


 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 14


 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 15


 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 16


 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 17


 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 18


 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 19


1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 20


1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 21


1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 22


1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 23


1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 24


1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 25


1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 26


1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 27


1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 28


1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 29


1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 30


1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 31


1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 32


1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 33


1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
  28              		.loc 1 1806 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 3960     		str	r1, [r7]
  42 000a FB80     		strh	r3, [r7, #6]	@ movhi
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  43              		.loc 1 1807 0
  44 000c B7F90630 		ldrsh	r3, [r7, #6]
  45 0010 002B     		cmp	r3, #0
  46 0012 0ADB     		blt	.L2
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  47              		.loc 1 1809 0
  48 0014 0D49     		ldr	r1, .L5
  49 0016 B7F90630 		ldrsh	r3, [r7, #6]
  50 001a 3A68     		ldr	r2, [r7]
  51 001c D2B2     		uxtb	r2, r2
  52 001e 5201     		lsls	r2, r2, #5
  53 0020 D2B2     		uxtb	r2, r2
  54 0022 0B44     		add	r3, r3, r1
  55 0024 83F80023 		strb	r2, [r3, #768]
1810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
  56              		.loc 1 1815 0
  57 0028 0AE0     		b	.L4
  58              	.L2:
1813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
  59              		.loc 1 1813 0
  60 002a 0949     		ldr	r1, .L5+4
  61 002c FB88     		ldrh	r3, [r7, #6]
  62 002e 03F00F03 		and	r3, r3, #15
  63 0032 043B     		subs	r3, r3, #4
  64 0034 3A68     		ldr	r2, [r7]
  65 0036 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 34


  66 0038 5201     		lsls	r2, r2, #5
  67 003a D2B2     		uxtb	r2, r2
  68 003c 0B44     		add	r3, r3, r1
  69 003e 1A76     		strb	r2, [r3, #24]
  70              	.L4:
  71              		.loc 1 1815 0
  72 0040 00BF     		nop
  73 0042 0C37     		adds	r7, r7, #12
  74              		.cfi_def_cfa_offset 4
  75 0044 BD46     		mov	sp, r7
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 0046 5DF8047B 		ldr	r7, [sp], #4
  79              		.cfi_restore 7
  80              		.cfi_def_cfa_offset 0
  81 004a 7047     		bx	lr
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 004c 00E100E0 		.word	-536813312
  86 0050 00ED00E0 		.word	-536810240
  87              		.cfi_endproc
  88              	.LFE111:
  89              		.size	__NVIC_SetPriority, .-__NVIC_SetPriority
  90              		.section	.rodata
  91              		.align	2
  92              	.LC0:
  93 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
  93      72617465 
  93      645F536F 
  93      75726365 
  93      5C50536F 
  94 002e 73797369 		.ascii	"sysint\\cy_sysint.c\000"
  94      6E745C63 
  94      795F7379 
  94      73696E74 
  94      2E6300
  95              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  96              		.align	2
  97              		.global	Cy_SysInt_Init
  98              		.thumb
  99              		.thumb_func
 100              		.type	Cy_SysInt_Init, %function
 101              	Cy_SysInt_Init:
 102              	.LFB135:
 103              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 35


  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector.
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note The interrupt vector will be relocated only if the vector table was
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_Init
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 104              		.loc 2 45 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 16
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108 0000 80B5     		push	{r7, lr}
 109              		.cfi_def_cfa_offset 8
 110              		.cfi_offset 7, -8
 111              		.cfi_offset 14, -4
 112 0002 84B0     		sub	sp, sp, #16
 113              		.cfi_def_cfa_offset 24
 114 0004 00AF     		add	r7, sp, #0
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
 117 0008 3960     		str	r1, [r7]
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
 118              		.loc 2 46 0
 119 000a 0023     		movs	r3, #0
 120 000c FB60     		str	r3, [r7, #12]
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
 121              		.loc 2 48 0
 122 000e 7B68     		ldr	r3, [r7, #4]
 123 0010 002B     		cmp	r3, #0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 36


 124 0012 1DD0     		beq	.L8
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
 125              		.loc 2 50 0
 126 0014 7B68     		ldr	r3, [r7, #4]
 127 0016 5B68     		ldr	r3, [r3, #4]
 128 0018 072B     		cmp	r3, #7
 129 001a 03D9     		bls	.L9
 130              		.loc 2 50 0 is_stmt 0 discriminator 1
 131 001c 3221     		movs	r1, #50
 132 001e 1048     		ldr	r0, .L13
 133 0020 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 134              	.L9:
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetInterruptSource(config->intrSrc, config->cm0pSrc);
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 status = CY_SYSINT_BAD_PARAM;
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
 135              		.loc 2 63 0 is_stmt 1
 136 0024 7B68     		ldr	r3, [r7, #4]
 137 0026 B3F90020 		ldrsh	r2, [r3]
 138 002a 7B68     		ldr	r3, [r7, #4]
 139 002c 5B68     		ldr	r3, [r3, #4]
 140 002e 1946     		mov	r1, r3
 141 0030 1046     		mov	r0, r2
 142 0032 FFF7FEFF 		bl	__NVIC_SetPriority
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Set the new vector only if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
 143              		.loc 2 66 0
 144 0036 0B4B     		ldr	r3, .L13+4
 145 0038 9B68     		ldr	r3, [r3, #8]
 146 003a 0B4A     		ldr	r2, .L13+8
 147 003c 9342     		cmp	r3, r2
 148 003e 09D1     		bne	.L11
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
 149              		.loc 2 68 0
 150 0040 7B68     		ldr	r3, [r7, #4]
 151 0042 B3F90030 		ldrsh	r3, [r3]
 152 0046 3968     		ldr	r1, [r7]
 153 0048 1846     		mov	r0, r3
 154 004a FFF7FEFF 		bl	Cy_SysInt_SetVector
 155 004e 01E0     		b	.L11
 156              	.L8:
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 37


  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
 157              		.loc 2 73 0
 158 0050 064B     		ldr	r3, .L13+12
 159 0052 FB60     		str	r3, [r7, #12]
 160              	.L11:
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
 161              		.loc 2 76 0
 162 0054 FB68     		ldr	r3, [r7, #12]
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 163              		.loc 2 77 0
 164 0056 1846     		mov	r0, r3
 165 0058 1037     		adds	r7, r7, #16
 166              		.cfi_def_cfa_offset 8
 167 005a BD46     		mov	sp, r7
 168              		.cfi_def_cfa_register 13
 169              		@ sp needed
 170 005c 80BD     		pop	{r7, pc}
 171              	.L14:
 172 005e 00BF     		.align	2
 173              	.L13:
 174 0060 00000000 		.word	.LC0
 175 0064 00ED00E0 		.word	-536810240
 176 0068 00000000 		.word	__ramVectors
 177 006c 01005600 		.word	5636097
 178              		.cfi_endproc
 179              	.LFE135:
 180              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 181              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
 182              		.align	2
 183              		.global	Cy_SysInt_SetVector
 184              		.thumb
 185              		.thumb_func
 186              		.type	Cy_SysInt_SetVector, %function
 187              	Cy_SysInt_SetVector:
 188              	.LFB136:
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetInterruptSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt selection for the specified NVIC channel.
  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * To disconnect the interrupt source from the NVIC channel
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * use the \ref Cy_SysInt_DisconnectInterruptSource.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC channel.
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 38


  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {    
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos = (uint32_t)((uint32_t)IRQn - (uint32_t)(regPos << CY_SYSINT_CM0P
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_REG32_CLR_SET(CPUSS_CM0_INT_CTL[regPos], bitfield, devIntrSrc);
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_CPUSS_DISCONNECTED_IRQN != devIntrSrc); /* Disconnection feature doesn't wo
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] = _VAL2FLD(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, IR
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                                                       | CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_M
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_DisconnectInterruptSource
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Disconnect the interrupt source from the specified NVIC channel.
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver2.
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt routed to the NVIC channel.
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver1.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_DisconnectInterruptSource
 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_DisconnectInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         Cy_SysInt_SetInterruptSource(IRQn, CY_CPUSS_DISCONNECTED_IRQN);
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] &= (uint32_t)~ CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VAL
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 39


 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptSource
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of the NVIC channel.
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that the interrupt source is disconnected.  
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver1. For all
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * other devices, use the Cy_SysInt_GetNvicConnection() function.
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptSource(IRQn_Type IRQn)
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos  = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos  = ((uint32_t)IRQn - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  C
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = _FLD2VAL(bitfield, CPUSS_CM0_INT_CTL[regPos]);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((cy_en_intr_t)tempReg);
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetNvicConnection
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the NVIC channel to which the interrupt source is connected.
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt that is potentially connected to the NVIC channel.
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core. A returned value of
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 40


 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "unconnected_IRQn" indicates that the interrupt source is disabled.
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** IRQn_Type Cy_SysInt_GetNvicConnection(cy_en_intr_t devIntrSrc)
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID, 
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, CPUSS_CM0_SYSTEM_INT_CTL[devInt
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((IRQn_Type)tempReg);
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptActive
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the highest priority active interrupt for the selected NVIC channel.
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * The priority of the interrupt in a given channel is determined by the index
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * value of the interrupt in the cy_en_intr_t enum. The lower the index, the 
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * higher the priority. E.g. Consider a case where an interrupt source with value
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * 29 and an interrupt source with value 46 both source the same NVIC channel. If
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * both are active (triggered) at the same time, calling Cy_SysInt_GetInterruptActive()
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * will return 29 as the active interrupt.
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that there are no active (pending) interrupts 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * on this NVIC channel.  
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_GetInterruptActive
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptActive(IRQn_Type IRQn)
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t locIdx = (uint32_t)IRQn & CY_SYSINT_INT_STATUS_MSK;
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID, 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 41


 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX, CPUSS_CM0_INT_STATUS[locIdx]);
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (cy_en_intr_t)tempReg;
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the interrupt.
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function sets the interrupt vector for the interrupt
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 189              		.loc 2 305 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 16
 192              		@ frame_needed = 1, uses_anonymous_args = 0
 193 0000 80B5     		push	{r7, lr}
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 7, -8
 196              		.cfi_offset 14, -4
 197 0002 84B0     		sub	sp, sp, #16
 198              		.cfi_def_cfa_offset 24
 199 0004 00AF     		add	r7, sp, #0
 200              		.cfi_def_cfa_register 7
 201 0006 0346     		mov	r3, r0
 202 0008 3960     		str	r1, [r7]
 203 000a FB80     		strh	r3, [r7, #6]	@ movhi
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Set the new vector only if it was moved to __ramVectors */
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 204              		.loc 2 309 0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 42


 205 000c 134B     		ldr	r3, .L20
 206 000e 9B68     		ldr	r3, [r3, #8]
 207 0010 134A     		ldr	r2, .L20+4
 208 0012 9342     		cmp	r3, r2
 209 0014 16D1     		bne	.L16
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
 210              		.loc 2 311 0
 211 0016 3B68     		ldr	r3, [r7]
 212 0018 002B     		cmp	r3, #0
 213 001a 04D1     		bne	.L17
 214              		.loc 2 311 0 is_stmt 0 discriminator 1
 215 001c 40F23711 		movw	r1, #311
 216 0020 1048     		ldr	r0, .L20+8
 217 0022 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 218              	.L17:
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 219              		.loc 2 313 0 is_stmt 1
 220 0026 B7F90630 		ldrsh	r3, [r7, #6]
 221 002a 1033     		adds	r3, r3, #16
 222 002c 0C4A     		ldr	r2, .L20+4
 223 002e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 224 0032 FB60     		str	r3, [r7, #12]
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
 225              		.loc 2 314 0
 226 0034 B7F90630 		ldrsh	r3, [r7, #6]
 227 0038 1033     		adds	r3, r3, #16
 228 003a 0949     		ldr	r1, .L20+4
 229 003c 3A68     		ldr	r2, [r7]
 230 003e 41F82320 		str	r2, [r1, r3, lsl #2]
 231 0042 06E0     		b	.L18
 232              	.L16:
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 233              		.loc 2 318 0
 234 0044 B7F90630 		ldrsh	r3, [r7, #6]
 235 0048 1033     		adds	r3, r3, #16
 236 004a 074A     		ldr	r2, .L20+12
 237 004c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 238 0050 FB60     		str	r3, [r7, #12]
 239              	.L18:
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 240              		.loc 2 321 0
 241 0052 FB68     		ldr	r3, [r7, #12]
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 242              		.loc 2 322 0
 243 0054 1846     		mov	r0, r3
 244 0056 1037     		adds	r7, r7, #16
 245              		.cfi_def_cfa_offset 8
 246 0058 BD46     		mov	sp, r7
 247              		.cfi_def_cfa_register 13
 248              		@ sp needed
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 43


 249 005a 80BD     		pop	{r7, pc}
 250              	.L21:
 251              		.align	2
 252              	.L20:
 253 005c 00ED00E0 		.word	-536810240
 254 0060 00000000 		.word	__ramVectors
 255 0064 00000000 		.word	.LC0
 256 0068 00000000 		.word	__Vectors
 257              		.cfi_endproc
 258              	.LFE136:
 259              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
 260              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 261              		.align	2
 262              		.global	Cy_SysInt_GetVector
 263              		.thumb
 264              		.thumb_func
 265              		.type	Cy_SysInt_GetVector, %function
 266              	Cy_SysInt_GetVector:
 267              	.LFB137:
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the interrupt.
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function returns the interrupt vector for the interrupt 
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type IRQn)
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 268              		.loc 2 349 0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 16
 271              		@ frame_needed = 1, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 273 0000 80B4     		push	{r7}
 274              		.cfi_def_cfa_offset 4
 275              		.cfi_offset 7, -4
 276 0002 85B0     		sub	sp, sp, #20
 277              		.cfi_def_cfa_offset 24
 278 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 44


 279              		.cfi_def_cfa_register 7
 280 0006 0346     		mov	r3, r0
 281 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Return the SRAM ISR address only if it was moved to __ramVectors */
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 282              		.loc 2 353 0
 283 000a 0D4B     		ldr	r3, .L26
 284 000c 9B68     		ldr	r3, [r3, #8]
 285 000e 0D4A     		ldr	r2, .L26+4
 286 0010 9342     		cmp	r3, r2
 287 0012 07D1     		bne	.L23
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 288              		.loc 2 355 0
 289 0014 B7F90630 		ldrsh	r3, [r7, #6]
 290 0018 1033     		adds	r3, r3, #16
 291 001a 0A4A     		ldr	r2, .L26+4
 292 001c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 293 0020 FB60     		str	r3, [r7, #12]
 294 0022 06E0     		b	.L24
 295              	.L23:
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 296              		.loc 2 359 0
 297 0024 B7F90630 		ldrsh	r3, [r7, #6]
 298 0028 1033     		adds	r3, r3, #16
 299 002a 074A     		ldr	r2, .L26+8
 300 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 301 0030 FB60     		str	r3, [r7, #12]
 302              	.L24:
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 303              		.loc 2 362 0
 304 0032 FB68     		ldr	r3, [r7, #12]
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 305              		.loc 2 363 0
 306 0034 1846     		mov	r0, r3
 307 0036 1437     		adds	r7, r7, #20
 308              		.cfi_def_cfa_offset 4
 309 0038 BD46     		mov	sp, r7
 310              		.cfi_def_cfa_register 13
 311              		@ sp needed
 312 003a 5DF8047B 		ldr	r7, [sp], #4
 313              		.cfi_restore 7
 314              		.cfi_def_cfa_offset 0
 315 003e 7047     		bx	lr
 316              	.L27:
 317              		.align	2
 318              	.L26:
 319 0040 00ED00E0 		.word	-536810240
 320 0044 00000000 		.word	__ramVectors
 321 0048 00000000 		.word	__Vectors
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 45


 322              		.cfi_endproc
 323              	.LFE137:
 324              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 325              		.text
 326              	.Letext0:
 327              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.3\\psoc creator\\import\\gnu\\arm\\5.4.
 328              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.3\\psoc creator\\import\\gnu\\arm\\5.4.
 329              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 330              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 331              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 332              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 333              		.section	.debug_info,"",%progbits
 334              	.Ldebug_info0:
 335 0000 9B0D0000 		.4byte	0xd9b
 336 0004 0400     		.2byte	0x4
 337 0006 00000000 		.4byte	.Ldebug_abbrev0
 338 000a 04       		.byte	0x4
 339 000b 01       		.uleb128 0x1
 340 000c 4A180000 		.4byte	.LASF320
 341 0010 0C       		.byte	0xc
 342 0011 4E030000 		.4byte	.LASF321
 343 0015 AC040000 		.4byte	.LASF322
 344 0019 00000000 		.4byte	.Ldebug_ranges0+0
 345 001d 00000000 		.4byte	0
 346 0021 00000000 		.4byte	.Ldebug_line0
 347 0025 02       		.uleb128 0x2
 348 0026 04       		.byte	0x4
 349 0027 05       		.byte	0x5
 350 0028 696E7400 		.ascii	"int\000"
 351 002c 03       		.uleb128 0x3
 352 002d 04       		.byte	0x4
 353 002e 07       		.byte	0x7
 354 002f C9010000 		.4byte	.LASF0
 355 0033 03       		.uleb128 0x3
 356 0034 08       		.byte	0x8
 357 0035 05       		.byte	0x5
 358 0036 CA0C0000 		.4byte	.LASF1
 359 003a 03       		.uleb128 0x3
 360 003b 08       		.byte	0x8
 361 003c 04       		.byte	0x4
 362 003d D20F0000 		.4byte	.LASF2
 363 0041 03       		.uleb128 0x3
 364 0042 01       		.byte	0x1
 365 0043 06       		.byte	0x6
 366 0044 CF160000 		.4byte	.LASF3
 367 0048 04       		.uleb128 0x4
 368 0049 4A160000 		.4byte	.LASF5
 369 004d 03       		.byte	0x3
 370 004e 1D       		.byte	0x1d
 371 004f 53000000 		.4byte	0x53
 372 0053 03       		.uleb128 0x3
 373 0054 01       		.byte	0x1
 374 0055 08       		.byte	0x8
 375 0056 7F150000 		.4byte	.LASF4
 376 005a 04       		.uleb128 0x4
 377 005b 720D0000 		.4byte	.LASF6
 378 005f 03       		.byte	0x3
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 46


 379 0060 29       		.byte	0x29
 380 0061 65000000 		.4byte	0x65
 381 0065 03       		.uleb128 0x3
 382 0066 02       		.byte	0x2
 383 0067 05       		.byte	0x5
 384 0068 E7020000 		.4byte	.LASF7
 385 006c 04       		.uleb128 0x4
 386 006d 70070000 		.4byte	.LASF8
 387 0071 03       		.byte	0x3
 388 0072 2B       		.byte	0x2b
 389 0073 77000000 		.4byte	0x77
 390 0077 03       		.uleb128 0x3
 391 0078 02       		.byte	0x2
 392 0079 07       		.byte	0x7
 393 007a BF0F0000 		.4byte	.LASF9
 394 007e 04       		.uleb128 0x4
 395 007f 36020000 		.4byte	.LASF10
 396 0083 03       		.byte	0x3
 397 0084 3F       		.byte	0x3f
 398 0085 89000000 		.4byte	0x89
 399 0089 03       		.uleb128 0x3
 400 008a 04       		.byte	0x4
 401 008b 05       		.byte	0x5
 402 008c 4B110000 		.4byte	.LASF11
 403 0090 04       		.uleb128 0x4
 404 0091 8D150000 		.4byte	.LASF12
 405 0095 03       		.byte	0x3
 406 0096 41       		.byte	0x41
 407 0097 9B000000 		.4byte	0x9b
 408 009b 03       		.uleb128 0x3
 409 009c 04       		.byte	0x4
 410 009d 07       		.byte	0x7
 411 009e 59140000 		.4byte	.LASF13
 412 00a2 03       		.uleb128 0x3
 413 00a3 08       		.byte	0x8
 414 00a4 07       		.byte	0x7
 415 00a5 D1060000 		.4byte	.LASF14
 416 00a9 04       		.uleb128 0x4
 417 00aa 2A0C0000 		.4byte	.LASF15
 418 00ae 04       		.byte	0x4
 419 00af 18       		.byte	0x18
 420 00b0 48000000 		.4byte	0x48
 421 00b4 04       		.uleb128 0x4
 422 00b5 38040000 		.4byte	.LASF16
 423 00b9 04       		.byte	0x4
 424 00ba 20       		.byte	0x20
 425 00bb 5A000000 		.4byte	0x5a
 426 00bf 04       		.uleb128 0x4
 427 00c0 DE0F0000 		.4byte	.LASF17
 428 00c4 04       		.byte	0x4
 429 00c5 24       		.byte	0x24
 430 00c6 6C000000 		.4byte	0x6c
 431 00ca 04       		.uleb128 0x4
 432 00cb AD140000 		.4byte	.LASF18
 433 00cf 04       		.byte	0x4
 434 00d0 2C       		.byte	0x2c
 435 00d1 7E000000 		.4byte	0x7e
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 47


 436 00d5 04       		.uleb128 0x4
 437 00d6 7A050000 		.4byte	.LASF19
 438 00da 04       		.byte	0x4
 439 00db 30       		.byte	0x30
 440 00dc 90000000 		.4byte	0x90
 441 00e0 05       		.uleb128 0x5
 442 00e1 D5000000 		.4byte	0xd5
 443 00e5 06       		.uleb128 0x6
 444 00e6 E0000000 		.4byte	0xe0
 445 00ea 03       		.uleb128 0x3
 446 00eb 04       		.byte	0x4
 447 00ec 07       		.byte	0x7
 448 00ed B7100000 		.4byte	.LASF20
 449 00f1 07       		.uleb128 0x7
 450 00f2 E5000000 		.4byte	0xe5
 451 00f6 01010000 		.4byte	0x101
 452 00fa 08       		.uleb128 0x8
 453 00fb EA000000 		.4byte	0xea
 454 00ff 03       		.byte	0x3
 455 0100 00       		.byte	0
 456 0101 07       		.uleb128 0x7
 457 0102 E5000000 		.4byte	0xe5
 458 0106 11010000 		.4byte	0x111
 459 010a 08       		.uleb128 0x8
 460 010b EA000000 		.4byte	0xea
 461 010f 04       		.byte	0x4
 462 0110 00       		.byte	0
 463 0111 07       		.uleb128 0x7
 464 0112 E0000000 		.4byte	0xe0
 465 0116 21010000 		.4byte	0x121
 466 011a 08       		.uleb128 0x8
 467 011b EA000000 		.4byte	0xea
 468 011f 07       		.byte	0x7
 469 0120 00       		.byte	0
 470 0121 07       		.uleb128 0x7
 471 0122 E5000000 		.4byte	0xe5
 472 0126 31010000 		.4byte	0x131
 473 012a 08       		.uleb128 0x8
 474 012b EA000000 		.4byte	0xea
 475 012f 01       		.byte	0x1
 476 0130 00       		.byte	0
 477 0131 05       		.uleb128 0x5
 478 0132 A9000000 		.4byte	0xa9
 479 0136 09       		.uleb128 0x9
 480 0137 B8       		.byte	0xb8
 481 0138 05       		.byte	0x5
 482 0139 34       		.byte	0x34
 483 013a 47050000 		.4byte	0x547
 484 013e 0A       		.uleb128 0xa
 485 013f 68020000 		.4byte	.LASF21
 486 0143 05       		.byte	0x5
 487 0144 37       		.byte	0x37
 488 0145 D5000000 		.4byte	0xd5
 489 0149 00       		.byte	0
 490 014a 0A       		.uleb128 0xa
 491 014b 53060000 		.4byte	.LASF22
 492 014f 05       		.byte	0x5
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 48


 493 0150 38       		.byte	0x38
 494 0151 D5000000 		.4byte	0xd5
 495 0155 04       		.byte	0x4
 496 0156 0A       		.uleb128 0xa
 497 0157 81010000 		.4byte	.LASF23
 498 015b 05       		.byte	0x5
 499 015c 39       		.byte	0x39
 500 015d D5000000 		.4byte	0xd5
 501 0161 08       		.byte	0x8
 502 0162 0A       		.uleb128 0xa
 503 0163 F5140000 		.4byte	.LASF24
 504 0167 05       		.byte	0x5
 505 0168 3A       		.byte	0x3a
 506 0169 D5000000 		.4byte	0xd5
 507 016d 0C       		.byte	0xc
 508 016e 0A       		.uleb128 0xa
 509 016f E6110000 		.4byte	.LASF25
 510 0173 05       		.byte	0x5
 511 0174 3B       		.byte	0x3b
 512 0175 D5000000 		.4byte	0xd5
 513 0179 10       		.byte	0x10
 514 017a 0A       		.uleb128 0xa
 515 017b 880D0000 		.4byte	.LASF26
 516 017f 05       		.byte	0x5
 517 0180 3C       		.byte	0x3c
 518 0181 D5000000 		.4byte	0xd5
 519 0185 14       		.byte	0x14
 520 0186 0A       		.uleb128 0xa
 521 0187 36090000 		.4byte	.LASF27
 522 018b 05       		.byte	0x5
 523 018c 3D       		.byte	0x3d
 524 018d D5000000 		.4byte	0xd5
 525 0191 18       		.byte	0x18
 526 0192 0A       		.uleb128 0xa
 527 0193 AA170000 		.4byte	.LASF28
 528 0197 05       		.byte	0x5
 529 0198 3E       		.byte	0x3e
 530 0199 D5000000 		.4byte	0xd5
 531 019d 1C       		.byte	0x1c
 532 019e 0A       		.uleb128 0xa
 533 019f D80C0000 		.4byte	.LASF29
 534 01a3 05       		.byte	0x5
 535 01a4 3F       		.byte	0x3f
 536 01a5 D5000000 		.4byte	0xd5
 537 01a9 20       		.byte	0x20
 538 01aa 0A       		.uleb128 0xa
 539 01ab EF0C0000 		.4byte	.LASF30
 540 01af 05       		.byte	0x5
 541 01b0 40       		.byte	0x40
 542 01b1 D5000000 		.4byte	0xd5
 543 01b5 24       		.byte	0x24
 544 01b6 0A       		.uleb128 0xa
 545 01b7 71110000 		.4byte	.LASF31
 546 01bb 05       		.byte	0x5
 547 01bc 43       		.byte	0x43
 548 01bd A9000000 		.4byte	0xa9
 549 01c1 28       		.byte	0x28
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 49


 550 01c2 0A       		.uleb128 0xa
 551 01c3 15060000 		.4byte	.LASF32
 552 01c7 05       		.byte	0x5
 553 01c8 44       		.byte	0x44
 554 01c9 A9000000 		.4byte	0xa9
 555 01cd 29       		.byte	0x29
 556 01ce 0A       		.uleb128 0xa
 557 01cf 69100000 		.4byte	.LASF33
 558 01d3 05       		.byte	0x5
 559 01d4 45       		.byte	0x45
 560 01d5 A9000000 		.4byte	0xa9
 561 01d9 2A       		.byte	0x2a
 562 01da 0A       		.uleb128 0xa
 563 01db C6110000 		.4byte	.LASF34
 564 01df 05       		.byte	0x5
 565 01e0 46       		.byte	0x46
 566 01e1 A9000000 		.4byte	0xa9
 567 01e5 2B       		.byte	0x2b
 568 01e6 0A       		.uleb128 0xa
 569 01e7 8B110000 		.4byte	.LASF35
 570 01eb 05       		.byte	0x5
 571 01ec 47       		.byte	0x47
 572 01ed A9000000 		.4byte	0xa9
 573 01f1 2C       		.byte	0x2c
 574 01f2 0A       		.uleb128 0xa
 575 01f3 1D140000 		.4byte	.LASF36
 576 01f7 05       		.byte	0x5
 577 01f8 48       		.byte	0x48
 578 01f9 A9000000 		.4byte	0xa9
 579 01fd 2D       		.byte	0x2d
 580 01fe 0A       		.uleb128 0xa
 581 01ff 33190000 		.4byte	.LASF37
 582 0203 05       		.byte	0x5
 583 0204 49       		.byte	0x49
 584 0205 A9000000 		.4byte	0xa9
 585 0209 2E       		.byte	0x2e
 586 020a 0A       		.uleb128 0xa
 587 020b 79170000 		.4byte	.LASF38
 588 020f 05       		.byte	0x5
 589 0210 4A       		.byte	0x4a
 590 0211 A9000000 		.4byte	0xa9
 591 0215 2F       		.byte	0x2f
 592 0216 0A       		.uleb128 0xa
 593 0217 77130000 		.4byte	.LASF39
 594 021b 05       		.byte	0x5
 595 021c 4B       		.byte	0x4b
 596 021d A9000000 		.4byte	0xa9
 597 0221 30       		.byte	0x30
 598 0222 0A       		.uleb128 0xa
 599 0223 520E0000 		.4byte	.LASF40
 600 0227 05       		.byte	0x5
 601 0228 4E       		.byte	0x4e
 602 0229 A9000000 		.4byte	0xa9
 603 022d 31       		.byte	0x31
 604 022e 0A       		.uleb128 0xa
 605 022f 09170000 		.4byte	.LASF41
 606 0233 05       		.byte	0x5
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 50


 607 0234 4F       		.byte	0x4f
 608 0235 A9000000 		.4byte	0xa9
 609 0239 32       		.byte	0x32
 610 023a 0A       		.uleb128 0xa
 611 023b DC0D0000 		.4byte	.LASF42
 612 023f 05       		.byte	0x5
 613 0240 50       		.byte	0x50
 614 0241 A9000000 		.4byte	0xa9
 615 0245 33       		.byte	0x33
 616 0246 0A       		.uleb128 0xa
 617 0247 B40A0000 		.4byte	.LASF43
 618 024b 05       		.byte	0x5
 619 024c 51       		.byte	0x51
 620 024d A9000000 		.4byte	0xa9
 621 0251 34       		.byte	0x34
 622 0252 0A       		.uleb128 0xa
 623 0253 2E070000 		.4byte	.LASF44
 624 0257 05       		.byte	0x5
 625 0258 52       		.byte	0x52
 626 0259 B4000000 		.4byte	0xb4
 627 025d 36       		.byte	0x36
 628 025e 0A       		.uleb128 0xa
 629 025f 72020000 		.4byte	.LASF45
 630 0263 05       		.byte	0x5
 631 0264 53       		.byte	0x53
 632 0265 B4000000 		.4byte	0xb4
 633 0269 38       		.byte	0x38
 634 026a 0A       		.uleb128 0xa
 635 026b B5020000 		.4byte	.LASF46
 636 026f 05       		.byte	0x5
 637 0270 54       		.byte	0x54
 638 0271 B4000000 		.4byte	0xb4
 639 0275 3A       		.byte	0x3a
 640 0276 0A       		.uleb128 0xa
 641 0277 59020000 		.4byte	.LASF47
 642 027b 05       		.byte	0x5
 643 027c 55       		.byte	0x55
 644 027d A9000000 		.4byte	0xa9
 645 0281 3C       		.byte	0x3c
 646 0282 0A       		.uleb128 0xa
 647 0283 5D080000 		.4byte	.LASF48
 648 0287 05       		.byte	0x5
 649 0288 56       		.byte	0x56
 650 0289 A9000000 		.4byte	0xa9
 651 028d 3D       		.byte	0x3d
 652 028e 0A       		.uleb128 0xa
 653 028f F9080000 		.4byte	.LASF49
 654 0293 05       		.byte	0x5
 655 0294 57       		.byte	0x57
 656 0295 A9000000 		.4byte	0xa9
 657 0299 3E       		.byte	0x3e
 658 029a 0A       		.uleb128 0xa
 659 029b 7C0D0000 		.4byte	.LASF50
 660 029f 05       		.byte	0x5
 661 02a0 58       		.byte	0x58
 662 02a1 A9000000 		.4byte	0xa9
 663 02a5 3F       		.byte	0x3f
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 51


 664 02a6 0A       		.uleb128 0xa
 665 02a7 F3010000 		.4byte	.LASF51
 666 02ab 05       		.byte	0x5
 667 02ac 59       		.byte	0x59
 668 02ad A9000000 		.4byte	0xa9
 669 02b1 40       		.byte	0x40
 670 02b2 0A       		.uleb128 0xa
 671 02b3 62130000 		.4byte	.LASF52
 672 02b7 05       		.byte	0x5
 673 02b8 5A       		.byte	0x5a
 674 02b9 A9000000 		.4byte	0xa9
 675 02bd 41       		.byte	0x41
 676 02be 0A       		.uleb128 0xa
 677 02bf 98160000 		.4byte	.LASF53
 678 02c3 05       		.byte	0x5
 679 02c4 5B       		.byte	0x5b
 680 02c5 A9000000 		.4byte	0xa9
 681 02c9 42       		.byte	0x42
 682 02ca 0A       		.uleb128 0xa
 683 02cb 0D0A0000 		.4byte	.LASF54
 684 02cf 05       		.byte	0x5
 685 02d0 5C       		.byte	0x5c
 686 02d1 A9000000 		.4byte	0xa9
 687 02d5 43       		.byte	0x43
 688 02d6 0A       		.uleb128 0xa
 689 02d7 5C0B0000 		.4byte	.LASF55
 690 02db 05       		.byte	0x5
 691 02dc 5D       		.byte	0x5d
 692 02dd A9000000 		.4byte	0xa9
 693 02e1 44       		.byte	0x44
 694 02e2 0A       		.uleb128 0xa
 695 02e3 D4110000 		.4byte	.LASF56
 696 02e7 05       		.byte	0x5
 697 02e8 5E       		.byte	0x5e
 698 02e9 D5000000 		.4byte	0xd5
 699 02ed 48       		.byte	0x48
 700 02ee 0A       		.uleb128 0xa
 701 02ef A5030000 		.4byte	.LASF57
 702 02f3 05       		.byte	0x5
 703 02f4 5F       		.byte	0x5f
 704 02f5 D5000000 		.4byte	0xd5
 705 02f9 4C       		.byte	0x4c
 706 02fa 0A       		.uleb128 0xa
 707 02fb 76160000 		.4byte	.LASF58
 708 02ff 05       		.byte	0x5
 709 0300 60       		.byte	0x60
 710 0301 A9000000 		.4byte	0xa9
 711 0305 50       		.byte	0x50
 712 0306 0A       		.uleb128 0xa
 713 0307 D1080000 		.4byte	.LASF59
 714 030b 05       		.byte	0x5
 715 030c 61       		.byte	0x61
 716 030d A9000000 		.4byte	0xa9
 717 0311 51       		.byte	0x51
 718 0312 0A       		.uleb128 0xa
 719 0313 C1060000 		.4byte	.LASF60
 720 0317 05       		.byte	0x5
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 52


 721 0318 62       		.byte	0x62
 722 0319 A9000000 		.4byte	0xa9
 723 031d 52       		.byte	0x52
 724 031e 0A       		.uleb128 0xa
 725 031f 23060000 		.4byte	.LASF61
 726 0323 05       		.byte	0x5
 727 0324 63       		.byte	0x63
 728 0325 A9000000 		.4byte	0xa9
 729 0329 53       		.byte	0x53
 730 032a 0A       		.uleb128 0xa
 731 032b DD150000 		.4byte	.LASF62
 732 032f 05       		.byte	0x5
 733 0330 64       		.byte	0x64
 734 0331 A9000000 		.4byte	0xa9
 735 0335 54       		.byte	0x54
 736 0336 0A       		.uleb128 0xa
 737 0337 07090000 		.4byte	.LASF63
 738 033b 05       		.byte	0x5
 739 033c 65       		.byte	0x65
 740 033d A9000000 		.4byte	0xa9
 741 0341 55       		.byte	0x55
 742 0342 0A       		.uleb128 0xa
 743 0343 00000000 		.4byte	.LASF64
 744 0347 05       		.byte	0x5
 745 0348 66       		.byte	0x66
 746 0349 A9000000 		.4byte	0xa9
 747 034d 56       		.byte	0x56
 748 034e 0A       		.uleb128 0xa
 749 034f B3170000 		.4byte	.LASF65
 750 0353 05       		.byte	0x5
 751 0354 67       		.byte	0x67
 752 0355 A9000000 		.4byte	0xa9
 753 0359 57       		.byte	0x57
 754 035a 0A       		.uleb128 0xa
 755 035b 3F080000 		.4byte	.LASF66
 756 035f 05       		.byte	0x5
 757 0360 68       		.byte	0x68
 758 0361 A9000000 		.4byte	0xa9
 759 0365 58       		.byte	0x58
 760 0366 0A       		.uleb128 0xa
 761 0367 00180000 		.4byte	.LASF67
 762 036b 05       		.byte	0x5
 763 036c 69       		.byte	0x69
 764 036d A9000000 		.4byte	0xa9
 765 0371 59       		.byte	0x59
 766 0372 0A       		.uleb128 0xa
 767 0373 09160000 		.4byte	.LASF68
 768 0377 05       		.byte	0x5
 769 0378 6E       		.byte	0x6e
 770 0379 BF000000 		.4byte	0xbf
 771 037d 5A       		.byte	0x5a
 772 037e 0A       		.uleb128 0xa
 773 037f AE010000 		.4byte	.LASF69
 774 0383 05       		.byte	0x5
 775 0384 6F       		.byte	0x6f
 776 0385 BF000000 		.4byte	0xbf
 777 0389 5C       		.byte	0x5c
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 53


 778 038a 0A       		.uleb128 0xa
 779 038b E00C0000 		.4byte	.LASF70
 780 038f 05       		.byte	0x5
 781 0390 70       		.byte	0x70
 782 0391 A9000000 		.4byte	0xa9
 783 0395 5E       		.byte	0x5e
 784 0396 0A       		.uleb128 0xa
 785 0397 53100000 		.4byte	.LASF71
 786 039b 05       		.byte	0x5
 787 039c 71       		.byte	0x71
 788 039d A9000000 		.4byte	0xa9
 789 03a1 5F       		.byte	0x5f
 790 03a2 0A       		.uleb128 0xa
 791 03a3 180A0000 		.4byte	.LASF72
 792 03a7 05       		.byte	0x5
 793 03a8 72       		.byte	0x72
 794 03a9 A9000000 		.4byte	0xa9
 795 03ad 60       		.byte	0x60
 796 03ae 0A       		.uleb128 0xa
 797 03af 020C0000 		.4byte	.LASF73
 798 03b3 05       		.byte	0x5
 799 03b4 73       		.byte	0x73
 800 03b5 D5000000 		.4byte	0xd5
 801 03b9 64       		.byte	0x64
 802 03ba 0A       		.uleb128 0xa
 803 03bb E3080000 		.4byte	.LASF74
 804 03bf 05       		.byte	0x5
 805 03c0 76       		.byte	0x76
 806 03c1 BF000000 		.4byte	0xbf
 807 03c5 68       		.byte	0x68
 808 03c6 0A       		.uleb128 0xa
 809 03c7 EC0F0000 		.4byte	.LASF75
 810 03cb 05       		.byte	0x5
 811 03cc 77       		.byte	0x77
 812 03cd BF000000 		.4byte	0xbf
 813 03d1 6A       		.byte	0x6a
 814 03d2 0A       		.uleb128 0xa
 815 03d3 B70D0000 		.4byte	.LASF76
 816 03d7 05       		.byte	0x5
 817 03d8 78       		.byte	0x78
 818 03d9 BF000000 		.4byte	0xbf
 819 03dd 6C       		.byte	0x6c
 820 03de 0A       		.uleb128 0xa
 821 03df 27030000 		.4byte	.LASF77
 822 03e3 05       		.byte	0x5
 823 03e4 79       		.byte	0x79
 824 03e5 BF000000 		.4byte	0xbf
 825 03e9 6E       		.byte	0x6e
 826 03ea 0A       		.uleb128 0xa
 827 03eb 5C0C0000 		.4byte	.LASF78
 828 03ef 05       		.byte	0x5
 829 03f0 7B       		.byte	0x7b
 830 03f1 A9000000 		.4byte	0xa9
 831 03f5 70       		.byte	0x70
 832 03f6 0A       		.uleb128 0xa
 833 03f7 40040000 		.4byte	.LASF79
 834 03fb 05       		.byte	0x5
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 54


 835 03fc 7C       		.byte	0x7c
 836 03fd A9000000 		.4byte	0xa9
 837 0401 71       		.byte	0x71
 838 0402 0A       		.uleb128 0xa
 839 0403 8F030000 		.4byte	.LASF80
 840 0407 05       		.byte	0x5
 841 0408 7D       		.byte	0x7d
 842 0409 A9000000 		.4byte	0xa9
 843 040d 72       		.byte	0x72
 844 040e 0A       		.uleb128 0xa
 845 040f 00020000 		.4byte	.LASF81
 846 0413 05       		.byte	0x5
 847 0414 7E       		.byte	0x7e
 848 0415 A9000000 		.4byte	0xa9
 849 0419 73       		.byte	0x73
 850 041a 0A       		.uleb128 0xa
 851 041b DF100000 		.4byte	.LASF82
 852 041f 05       		.byte	0x5
 853 0420 80       		.byte	0x80
 854 0421 BF000000 		.4byte	0xbf
 855 0425 74       		.byte	0x74
 856 0426 0A       		.uleb128 0xa
 857 0427 920F0000 		.4byte	.LASF83
 858 042b 05       		.byte	0x5
 859 042c 81       		.byte	0x81
 860 042d BF000000 		.4byte	0xbf
 861 0431 76       		.byte	0x76
 862 0432 0A       		.uleb128 0xa
 863 0433 1A0B0000 		.4byte	.LASF84
 864 0437 05       		.byte	0x5
 865 0438 82       		.byte	0x82
 866 0439 BF000000 		.4byte	0xbf
 867 043d 78       		.byte	0x78
 868 043e 0A       		.uleb128 0xa
 869 043f E8060000 		.4byte	.LASF85
 870 0443 05       		.byte	0x5
 871 0444 83       		.byte	0x83
 872 0445 BF000000 		.4byte	0xbf
 873 0449 7A       		.byte	0x7a
 874 044a 0A       		.uleb128 0xa
 875 044b 910C0000 		.4byte	.LASF86
 876 044f 05       		.byte	0x5
 877 0450 86       		.byte	0x86
 878 0451 A9000000 		.4byte	0xa9
 879 0455 7C       		.byte	0x7c
 880 0456 0A       		.uleb128 0xa
 881 0457 87160000 		.4byte	.LASF87
 882 045b 05       		.byte	0x5
 883 045c 87       		.byte	0x87
 884 045d A9000000 		.4byte	0xa9
 885 0461 7D       		.byte	0x7d
 886 0462 0A       		.uleb128 0xa
 887 0463 7A060000 		.4byte	.LASF88
 888 0467 05       		.byte	0x5
 889 0468 88       		.byte	0x88
 890 0469 A9000000 		.4byte	0xa9
 891 046d 7E       		.byte	0x7e
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 55


 892 046e 0A       		.uleb128 0xa
 893 046f D6050000 		.4byte	.LASF89
 894 0473 05       		.byte	0x5
 895 0474 89       		.byte	0x89
 896 0475 A9000000 		.4byte	0xa9
 897 0479 7F       		.byte	0x7f
 898 047a 0A       		.uleb128 0xa
 899 047b FD060000 		.4byte	.LASF90
 900 047f 05       		.byte	0x5
 901 0480 8A       		.byte	0x8a
 902 0481 A9000000 		.4byte	0xa9
 903 0485 80       		.byte	0x80
 904 0486 0A       		.uleb128 0xa
 905 0487 AF000000 		.4byte	.LASF91
 906 048b 05       		.byte	0x5
 907 048c 8D       		.byte	0x8d
 908 048d D5000000 		.4byte	0xd5
 909 0491 84       		.byte	0x84
 910 0492 0A       		.uleb128 0xa
 911 0493 A00D0000 		.4byte	.LASF92
 912 0497 05       		.byte	0x5
 913 0498 8E       		.byte	0x8e
 914 0499 D5000000 		.4byte	0xd5
 915 049d 88       		.byte	0x88
 916 049e 0A       		.uleb128 0xa
 917 049f 5D0E0000 		.4byte	.LASF93
 918 04a3 05       		.byte	0x5
 919 04a4 8F       		.byte	0x8f
 920 04a5 D5000000 		.4byte	0xd5
 921 04a9 8C       		.byte	0x8c
 922 04aa 0A       		.uleb128 0xa
 923 04ab FD140000 		.4byte	.LASF94
 924 04af 05       		.byte	0x5
 925 04b0 90       		.byte	0x90
 926 04b1 D5000000 		.4byte	0xd5
 927 04b5 90       		.byte	0x90
 928 04b6 0A       		.uleb128 0xa
 929 04b7 D3120000 		.4byte	.LASF95
 930 04bb 05       		.byte	0x5
 931 04bc 91       		.byte	0x91
 932 04bd D5000000 		.4byte	0xd5
 933 04c1 94       		.byte	0x94
 934 04c2 0A       		.uleb128 0xa
 935 04c3 55040000 		.4byte	.LASF96
 936 04c7 05       		.byte	0x5
 937 04c8 92       		.byte	0x92
 938 04c9 D5000000 		.4byte	0xd5
 939 04cd 98       		.byte	0x98
 940 04ce 0A       		.uleb128 0xa
 941 04cf D6130000 		.4byte	.LASF97
 942 04d3 05       		.byte	0x5
 943 04d4 93       		.byte	0x93
 944 04d5 D5000000 		.4byte	0xd5
 945 04d9 9C       		.byte	0x9c
 946 04da 0A       		.uleb128 0xa
 947 04db F7090000 		.4byte	.LASF98
 948 04df 05       		.byte	0x5
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 56


 949 04e0 94       		.byte	0x94
 950 04e1 D5000000 		.4byte	0xd5
 951 04e5 A0       		.byte	0xa0
 952 04e6 0A       		.uleb128 0xa
 953 04e7 99010000 		.4byte	.LASF99
 954 04eb 05       		.byte	0x5
 955 04ec 95       		.byte	0x95
 956 04ed BF000000 		.4byte	0xbf
 957 04f1 A4       		.byte	0xa4
 958 04f2 0A       		.uleb128 0xa
 959 04f3 C0100000 		.4byte	.LASF100
 960 04f7 05       		.byte	0x5
 961 04f8 96       		.byte	0x96
 962 04f9 BF000000 		.4byte	0xbf
 963 04fd A6       		.byte	0xa6
 964 04fe 0A       		.uleb128 0xa
 965 04ff 85140000 		.4byte	.LASF101
 966 0503 05       		.byte	0x5
 967 0504 97       		.byte	0x97
 968 0505 BF000000 		.4byte	0xbf
 969 0509 A8       		.byte	0xa8
 970 050a 0A       		.uleb128 0xa
 971 050b BC0C0000 		.4byte	.LASF102
 972 050f 05       		.byte	0x5
 973 0510 98       		.byte	0x98
 974 0511 BF000000 		.4byte	0xbf
 975 0515 AA       		.byte	0xaa
 976 0516 0A       		.uleb128 0xa
 977 0517 B3030000 		.4byte	.LASF103
 978 051b 05       		.byte	0x5
 979 051c 99       		.byte	0x99
 980 051d BF000000 		.4byte	0xbf
 981 0521 AC       		.byte	0xac
 982 0522 0A       		.uleb128 0xa
 983 0523 E60E0000 		.4byte	.LASF104
 984 0527 05       		.byte	0x5
 985 0528 9A       		.byte	0x9a
 986 0529 BF000000 		.4byte	0xbf
 987 052d AE       		.byte	0xae
 988 052e 0A       		.uleb128 0xa
 989 052f 4B140000 		.4byte	.LASF105
 990 0533 05       		.byte	0x5
 991 0534 9D       		.byte	0x9d
 992 0535 BF000000 		.4byte	0xbf
 993 0539 B0       		.byte	0xb0
 994 053a 0A       		.uleb128 0xa
 995 053b 74000000 		.4byte	.LASF106
 996 053f 05       		.byte	0x5
 997 0540 9E       		.byte	0x9e
 998 0541 D5000000 		.4byte	0xd5
 999 0545 B4       		.byte	0xb4
 1000 0546 00       		.byte	0
 1001 0547 04       		.uleb128 0x4
 1002 0548 B5140000 		.4byte	.LASF107
 1003 054c 05       		.byte	0x5
 1004 054d 9F       		.byte	0x9f
 1005 054e 36010000 		.4byte	0x136
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 57


 1006 0552 0B       		.uleb128 0xb
 1007 0553 02       		.byte	0x2
 1008 0554 65000000 		.4byte	0x65
 1009 0558 06       		.byte	0x6
 1010 0559 24       		.byte	0x24
 1011 055a 13090000 		.4byte	0x913
 1012 055e 0C       		.uleb128 0xc
 1013 055f 160D0000 		.4byte	.LASF108
 1014 0563 71       		.sleb128 -15
 1015 0564 0C       		.uleb128 0xc
 1016 0565 97110000 		.4byte	.LASF109
 1017 0569 72       		.sleb128 -14
 1018 056a 0C       		.uleb128 0xc
 1019 056b C0160000 		.4byte	.LASF110
 1020 056f 73       		.sleb128 -13
 1021 0570 0C       		.uleb128 0xc
 1022 0571 96040000 		.4byte	.LASF111
 1023 0575 74       		.sleb128 -12
 1024 0576 0C       		.uleb128 0xc
 1025 0577 920D0000 		.4byte	.LASF112
 1026 057b 75       		.sleb128 -11
 1027 057c 0C       		.uleb128 0xc
 1028 057d 3F150000 		.4byte	.LASF113
 1029 0581 76       		.sleb128 -10
 1030 0582 0C       		.uleb128 0xc
 1031 0583 7B070000 		.4byte	.LASF114
 1032 0587 7B       		.sleb128 -5
 1033 0588 0C       		.uleb128 0xc
 1034 0589 2D150000 		.4byte	.LASF115
 1035 058d 7C       		.sleb128 -4
 1036 058e 0C       		.uleb128 0xc
 1037 058f 16040000 		.4byte	.LASF116
 1038 0593 7E       		.sleb128 -2
 1039 0594 0C       		.uleb128 0xc
 1040 0595 10140000 		.4byte	.LASF117
 1041 0599 7F       		.sleb128 -1
 1042 059a 0D       		.uleb128 0xd
 1043 059b C7170000 		.4byte	.LASF118
 1044 059f 00       		.byte	0
 1045 05a0 0D       		.uleb128 0xd
 1046 05a1 F40E0000 		.4byte	.LASF119
 1047 05a5 01       		.byte	0x1
 1048 05a6 0D       		.uleb128 0xd
 1049 05a7 99020000 		.4byte	.LASF120
 1050 05ab 02       		.byte	0x2
 1051 05ac 0D       		.uleb128 0xd
 1052 05ad 29130000 		.4byte	.LASF121
 1053 05b1 03       		.byte	0x3
 1054 05b2 0D       		.uleb128 0xd
 1055 05b3 450A0000 		.4byte	.LASF122
 1056 05b7 04       		.byte	0x4
 1057 05b8 0D       		.uleb128 0xd
 1058 05b9 3C170000 		.4byte	.LASF123
 1059 05bd 05       		.byte	0x5
 1060 05be 0D       		.uleb128 0xd
 1061 05bf 360E0000 		.4byte	.LASF124
 1062 05c3 06       		.byte	0x6
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 58


 1063 05c4 0D       		.uleb128 0xd
 1064 05c5 9E050000 		.4byte	.LASF125
 1065 05c9 07       		.byte	0x7
 1066 05ca 0D       		.uleb128 0xd
 1067 05cb 9B120000 		.4byte	.LASF126
 1068 05cf 08       		.byte	0x8
 1069 05d0 0D       		.uleb128 0xd
 1070 05d1 DB090000 		.4byte	.LASF127
 1071 05d5 09       		.byte	0x9
 1072 05d6 0D       		.uleb128 0xd
 1073 05d7 610A0000 		.4byte	.LASF128
 1074 05db 0A       		.byte	0xa
 1075 05dc 0D       		.uleb128 0xd
 1076 05dd E8070000 		.4byte	.LASF129
 1077 05e1 0B       		.byte	0xb
 1078 05e2 0D       		.uleb128 0xd
 1079 05e3 19110000 		.4byte	.LASF130
 1080 05e7 0C       		.byte	0xc
 1081 05e8 0D       		.uleb128 0xd
 1082 05e9 2B010000 		.4byte	.LASF131
 1083 05ed 0D       		.byte	0xd
 1084 05ee 0D       		.uleb128 0xd
 1085 05ef 45120000 		.4byte	.LASF132
 1086 05f3 0E       		.byte	0xe
 1087 05f4 0D       		.uleb128 0xd
 1088 05f5 40000000 		.4byte	.LASF133
 1089 05f9 0F       		.byte	0xf
 1090 05fa 0D       		.uleb128 0xd
 1091 05fb 32160000 		.4byte	.LASF134
 1092 05ff 10       		.byte	0x10
 1093 0600 0D       		.uleb128 0xd
 1094 0601 A60C0000 		.4byte	.LASF135
 1095 0605 11       		.byte	0x11
 1096 0606 0D       		.uleb128 0xd
 1097 0607 81040000 		.4byte	.LASF136
 1098 060b 12       		.byte	0x12
 1099 060c 0D       		.uleb128 0xd
 1100 060d 700C0000 		.4byte	.LASF137
 1101 0611 13       		.byte	0x13
 1102 0612 0D       		.uleb128 0xd
 1103 0613 7D020000 		.4byte	.LASF138
 1104 0617 14       		.byte	0x14
 1105 0618 0D       		.uleb128 0xd
 1106 0619 3B070000 		.4byte	.LASF139
 1107 061d 15       		.byte	0x15
 1108 061e 0D       		.uleb128 0xd
 1109 061f A00A0000 		.4byte	.LASF140
 1110 0623 16       		.byte	0x16
 1111 0624 0D       		.uleb128 0xd
 1112 0625 40020000 		.4byte	.LASF141
 1113 0629 17       		.byte	0x17
 1114 062a 0D       		.uleb128 0xd
 1115 062b 36110000 		.4byte	.LASF142
 1116 062f 18       		.byte	0x18
 1117 0630 0D       		.uleb128 0xd
 1118 0631 FA0C0000 		.4byte	.LASF143
 1119 0635 19       		.byte	0x19
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 59


 1120 0636 0D       		.uleb128 0xd
 1121 0637 FA000000 		.4byte	.LASF144
 1122 063b 1A       		.byte	0x1a
 1123 063c 0D       		.uleb128 0xd
 1124 063d 7F080000 		.4byte	.LASF145
 1125 0641 1B       		.byte	0x1b
 1126 0642 0D       		.uleb128 0xd
 1127 0643 3E190000 		.4byte	.LASF146
 1128 0647 1C       		.byte	0x1c
 1129 0648 0D       		.uleb128 0xd
 1130 0649 C1150000 		.4byte	.LASF147
 1131 064d 1D       		.byte	0x1d
 1132 064e 0D       		.uleb128 0xd
 1133 064f B7120000 		.4byte	.LASF148
 1134 0653 1E       		.byte	0x1e
 1135 0654 0D       		.uleb128 0xd
 1136 0655 62120000 		.4byte	.LASF149
 1137 0659 1F       		.byte	0x1f
 1138 065a 0D       		.uleb128 0xd
 1139 065b 94100000 		.4byte	.LASF150
 1140 065f 20       		.byte	0x20
 1141 0660 0D       		.uleb128 0xd
 1142 0661 05080000 		.4byte	.LASF151
 1143 0665 21       		.byte	0x21
 1144 0666 0D       		.uleb128 0xd
 1145 0667 58170000 		.4byte	.LASF152
 1146 066b 22       		.byte	0x22
 1147 066c 0D       		.uleb128 0xd
 1148 066d 9D0B0000 		.4byte	.LASF153
 1149 0671 23       		.byte	0x23
 1150 0672 0D       		.uleb128 0xd
 1151 0673 D6010000 		.4byte	.LASF154
 1152 0677 24       		.byte	0x24
 1153 0678 0D       		.uleb128 0xd
 1154 0679 28120000 		.4byte	.LASF155
 1155 067d 25       		.byte	0x25
 1156 067e 0D       		.uleb128 0xd
 1157 067f 11070000 		.4byte	.LASF156
 1158 0683 26       		.byte	0x26
 1159 0684 0D       		.uleb128 0xd
 1160 0685 54160000 		.4byte	.LASF157
 1161 0689 27       		.byte	0x27
 1162 068a 0D       		.uleb128 0xd
 1163 068b 550D0000 		.4byte	.LASF158
 1164 068f 28       		.byte	0x28
 1165 0690 0D       		.uleb128 0xd
 1166 0691 87070000 		.4byte	.LASF159
 1167 0695 29       		.byte	0x29
 1168 0696 0D       		.uleb128 0xd
 1169 0697 060E0000 		.4byte	.LASF160
 1170 069b 2A       		.byte	0x2a
 1171 069c 0D       		.uleb128 0xd
 1172 069d FC120000 		.4byte	.LASF161
 1173 06a1 2B       		.byte	0x2b
 1174 06a2 0D       		.uleb128 0xd
 1175 06a3 16010000 		.4byte	.LASF162
 1176 06a7 2C       		.byte	0x2c
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 60


 1177 06a8 0D       		.uleb128 0xd
 1178 06a9 35060000 		.4byte	.LASF163
 1179 06ad 2D       		.byte	0x2d
 1180 06ae 0D       		.uleb128 0xd
 1181 06af 400D0000 		.4byte	.LASF164
 1182 06b3 2E       		.byte	0x2e
 1183 06b4 0D       		.uleb128 0xd
 1184 06b5 EF110000 		.4byte	.LASF165
 1185 06b9 2F       		.byte	0x2f
 1186 06ba 0D       		.uleb128 0xd
 1187 06bb 5A190000 		.4byte	.LASF166
 1188 06bf 30       		.byte	0x30
 1189 06c0 0D       		.uleb128 0xd
 1190 06c1 B6070000 		.4byte	.LASF167
 1191 06c5 31       		.byte	0x31
 1192 06c6 0D       		.uleb128 0xd
 1193 06c7 BA130000 		.4byte	.LASF168
 1194 06cb 32       		.byte	0x32
 1195 06cc 0D       		.uleb128 0xd
 1196 06cd FE0A0000 		.4byte	.LASF169
 1197 06d1 33       		.byte	0x33
 1198 06d2 0D       		.uleb128 0xd
 1199 06d3 14000000 		.4byte	.LASF170
 1200 06d7 34       		.byte	0x34
 1201 06d8 0D       		.uleb128 0xd
 1202 06d9 CA0E0000 		.4byte	.LASF171
 1203 06dd 35       		.byte	0x35
 1204 06de 0D       		.uleb128 0xd
 1205 06df 91140000 		.4byte	.LASF172
 1206 06e3 36       		.byte	0x36
 1207 06e4 0D       		.uleb128 0xd
 1208 06e5 ED150000 		.4byte	.LASF173
 1209 06e9 37       		.byte	0x37
 1210 06ea 0D       		.uleb128 0xd
 1211 06eb 290A0000 		.4byte	.LASF174
 1212 06ef 38       		.byte	0x38
 1213 06f0 0D       		.uleb128 0xd
 1214 06f1 C6000000 		.4byte	.LASF175
 1215 06f5 39       		.byte	0x39
 1216 06f6 0D       		.uleb128 0xd
 1217 06f7 A4160000 		.4byte	.LASF176
 1218 06fb 3A       		.byte	0x3a
 1219 06fc 0D       		.uleb128 0xd
 1220 06fd AE0E0000 		.4byte	.LASF177
 1221 0701 3B       		.byte	0x3b
 1222 0702 0D       		.uleb128 0xd
 1223 0703 A3090000 		.4byte	.LASF178
 1224 0707 3C       		.byte	0x3c
 1225 0708 0D       		.uleb128 0xd
 1226 0709 E3170000 		.4byte	.LASF179
 1227 070d 3D       		.byte	0x3d
 1228 070e 0D       		.uleb128 0xd
 1229 070f 1D0F0000 		.4byte	.LASF180
 1230 0713 3E       		.byte	0x3e
 1231 0714 0D       		.uleb128 0xd
 1232 0715 CA020000 		.4byte	.LASF181
 1233 0719 3F       		.byte	0x3f
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 61


 1234 071a 0D       		.uleb128 0xd
 1235 071b 45130000 		.4byte	.LASF182
 1236 071f 40       		.byte	0x40
 1237 0720 0D       		.uleb128 0xd
 1238 0721 830A0000 		.4byte	.LASF183
 1239 0725 41       		.byte	0x41
 1240 0726 0D       		.uleb128 0xd
 1241 0727 C1030000 		.4byte	.LASF184
 1242 072b 42       		.byte	0x42
 1243 072c 0D       		.uleb128 0xd
 1244 072d 2F140000 		.4byte	.LASF185
 1245 0731 43       		.byte	0x43
 1246 0732 0D       		.uleb128 0xd
 1247 0733 400B0000 		.4byte	.LASF186
 1248 0737 44       		.byte	0x44
 1249 0738 0D       		.uleb128 0xd
 1250 0739 14180000 		.4byte	.LASF187
 1251 073d 45       		.byte	0x45
 1252 073e 0D       		.uleb128 0xd
 1253 073f 3F0F0000 		.4byte	.LASF188
 1254 0743 46       		.byte	0x46
 1255 0744 0D       		.uleb128 0xd
 1256 0745 5E060000 		.4byte	.LASF189
 1257 0749 47       		.byte	0x47
 1258 074a 0D       		.uleb128 0xd
 1259 074b 83130000 		.4byte	.LASF190
 1260 074f 48       		.byte	0x48
 1261 0750 0D       		.uleb128 0xd
 1262 0751 C50A0000 		.4byte	.LASF191
 1263 0755 49       		.byte	0x49
 1264 0756 0D       		.uleb128 0xd
 1265 0757 48010000 		.4byte	.LASF192
 1266 075b 4A       		.byte	0x4a
 1267 075c 0D       		.uleb128 0xd
 1268 075d 920E0000 		.4byte	.LASF193
 1269 0761 4B       		.byte	0x4b
 1270 0762 0D       		.uleb128 0xd
 1271 0763 5B0F0000 		.4byte	.LASF194
 1272 0767 4C       		.byte	0x4c
 1273 0768 0D       		.uleb128 0xd
 1274 0769 8D060000 		.4byte	.LASF195
 1275 076d 4D       		.byte	0x4d
 1276 076e 0D       		.uleb128 0xd
 1277 076f 7E120000 		.4byte	.LASF196
 1278 0773 4E       		.byte	0x4e
 1279 0774 0D       		.uleb128 0xd
 1280 0775 E10A0000 		.4byte	.LASF197
 1281 0779 4F       		.byte	0x4f
 1282 077a 0D       		.uleb128 0xd
 1283 077b 64010000 		.4byte	.LASF198
 1284 077f 50       		.byte	0x50
 1285 0780 0D       		.uleb128 0xd
 1286 0781 54110000 		.4byte	.LASF199
 1287 0785 51       		.byte	0x51
 1288 0786 0D       		.uleb128 0xd
 1289 0787 21080000 		.4byte	.LASF200
 1290 078b 52       		.byte	0x52
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 62


 1291 078c 0D       		.uleb128 0xd
 1292 078d 85170000 		.4byte	.LASF201
 1293 0791 53       		.byte	0x53
 1294 0792 0D       		.uleb128 0xd
 1295 0793 FD180000 		.4byte	.LASF202
 1296 0797 54       		.byte	0x54
 1297 0798 0D       		.uleb128 0xd
 1298 0799 BA0B0000 		.4byte	.LASF203
 1299 079d 55       		.byte	0x55
 1300 079e 0D       		.uleb128 0xd
 1301 079f 720E0000 		.4byte	.LASF204
 1302 07a3 56       		.byte	0x56
 1303 07a4 0D       		.uleb128 0xd
 1304 07a5 EF050000 		.4byte	.LASF205
 1305 07a9 57       		.byte	0x57
 1306 07aa 0D       		.uleb128 0xd
 1307 07ab 6F190000 		.4byte	.LASF206
 1308 07af 58       		.byte	0x58
 1309 07b0 0D       		.uleb128 0xd
 1310 07b1 FE0F0000 		.4byte	.LASF207
 1311 07b5 59       		.byte	0x59
 1312 07b6 0D       		.uleb128 0xd
 1313 07b7 19190000 		.4byte	.LASF208
 1314 07bb 5A       		.byte	0x5a
 1315 07bc 0D       		.uleb128 0xd
 1316 07bd 210D0000 		.4byte	.LASF209
 1317 07c1 5B       		.byte	0x5b
 1318 07c2 0D       		.uleb128 0xd
 1319 07c3 FC030000 		.4byte	.LASF210
 1320 07c7 5C       		.byte	0x5c
 1321 07c8 0D       		.uleb128 0xd
 1322 07c9 6B140000 		.4byte	.LASF211
 1323 07cd 5D       		.byte	0x5d
 1324 07ce 0D       		.uleb128 0xd
 1325 07cf B1080000 		.4byte	.LASF212
 1326 07d3 5E       		.byte	0x5e
 1327 07d4 0D       		.uleb128 0xd
 1328 07d5 30180000 		.4byte	.LASF213
 1329 07d9 5F       		.byte	0x5f
 1330 07da 0D       		.uleb128 0xd
 1331 07db 780F0000 		.4byte	.LASF214
 1332 07df 60       		.byte	0x60
 1333 07e0 0D       		.uleb128 0xd
 1334 07e1 34030000 		.4byte	.LASF215
 1335 07e5 61       		.byte	0x61
 1336 07e6 0D       		.uleb128 0xd
 1337 07e7 4F150000 		.4byte	.LASF216
 1338 07eb 62       		.byte	0x62
 1339 07ec 0D       		.uleb128 0xd
 1340 07ed 58090000 		.4byte	.LASF217
 1341 07f1 63       		.byte	0x63
 1342 07f2 0D       		.uleb128 0xd
 1343 07f3 8F190000 		.4byte	.LASF218
 1344 07f7 64       		.byte	0x64
 1345 07f8 0D       		.uleb128 0xd
 1346 07f9 1E100000 		.4byte	.LASF219
 1347 07fd 65       		.byte	0x65
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 63


 1348 07fe 0D       		.uleb128 0xd
 1349 07ff 9C070000 		.4byte	.LASF220
 1350 0803 66       		.byte	0x66
 1351 0804 0D       		.uleb128 0xd
 1352 0805 C5140000 		.4byte	.LASF221
 1353 0809 67       		.byte	0x67
 1354 080a 0D       		.uleb128 0xd
 1355 080b D20B0000 		.4byte	.LASF222
 1356 080f 68       		.byte	0x68
 1357 0810 0D       		.uleb128 0xd
 1358 0811 17020000 		.4byte	.LASF223
 1359 0815 69       		.byte	0x69
 1360 0816 0D       		.uleb128 0xd
 1361 0817 A50F0000 		.4byte	.LASF224
 1362 081b 6A       		.byte	0x6a
 1363 081c 0D       		.uleb128 0xd
 1364 081d 56070000 		.4byte	.LASF225
 1365 0821 6B       		.byte	0x6b
 1366 0822 0D       		.uleb128 0xd
 1367 0823 21170000 		.4byte	.LASF226
 1368 0827 6C       		.byte	0x6c
 1369 0828 0D       		.uleb128 0xd
 1370 0829 1B0E0000 		.4byte	.LASF227
 1371 082d 6D       		.byte	0x6d
 1372 082e 0D       		.uleb128 0xd
 1373 082f 83050000 		.4byte	.LASF228
 1374 0833 6E       		.byte	0x6e
 1375 0834 0D       		.uleb128 0xd
 1376 0835 A6150000 		.4byte	.LASF229
 1377 0839 6F       		.byte	0x6f
 1378 083a 0D       		.uleb128 0xd
 1379 083b C0090000 		.4byte	.LASF230
 1380 083f 70       		.byte	0x70
 1381 0840 0D       		.uleb128 0xd
 1382 0841 59000000 		.4byte	.LASF231
 1383 0845 71       		.byte	0x71
 1384 0846 0D       		.uleb128 0xd
 1385 0847 73100000 		.4byte	.LASF232
 1386 084b 72       		.byte	0x72
 1387 084c 0D       		.uleb128 0xd
 1388 084d 49050000 		.4byte	.LASF233
 1389 0851 73       		.byte	0x73
 1390 0852 0D       		.uleb128 0xd
 1391 0853 12150000 		.4byte	.LASF234
 1392 0857 74       		.byte	0x74
 1393 0858 0D       		.uleb128 0xd
 1394 0859 390C0000 		.4byte	.LASF235
 1395 085d 75       		.byte	0x75
 1396 085e 0D       		.uleb128 0xd
 1397 085f AB110000 		.4byte	.LASF236
 1398 0863 76       		.byte	0x76
 1399 0864 0D       		.uleb128 0xd
 1400 0865 0C030000 		.4byte	.LASF237
 1401 0869 77       		.byte	0x77
 1402 086a 0D       		.uleb128 0xd
 1403 086b 9F130000 		.4byte	.LASF238
 1404 086f 78       		.byte	0x78
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 64


 1405 0870 0D       		.uleb128 0xd
 1406 0871 F1020000 		.4byte	.LASF239
 1407 0875 79       		.byte	0x79
 1408 0876 0D       		.uleb128 0xd
 1409 0877 F3160000 		.4byte	.LASF240
 1410 087b 7A       		.byte	0x7a
 1411 087c 0D       		.uleb128 0xd
 1412 087d C60D0000 		.4byte	.LASF241
 1413 0881 7B       		.byte	0x7b
 1414 0882 0D       		.uleb128 0xd
 1415 0883 64050000 		.4byte	.LASF242
 1416 0887 7C       		.byte	0x7c
 1417 0888 0D       		.uleb128 0xd
 1418 0889 69150000 		.4byte	.LASF243
 1419 088d 7D       		.byte	0x7d
 1420 088e 0D       		.uleb128 0xd
 1421 088f 72090000 		.4byte	.LASF244
 1422 0893 7E       		.byte	0x7e
 1423 0894 0D       		.uleb128 0xd
 1424 0895 9B080000 		.4byte	.LASF245
 1425 0899 7F       		.byte	0x7f
 1426 089a 0D       		.uleb128 0xd
 1427 089b 38100000 		.4byte	.LASF246
 1428 089f 80       		.byte	0x80
 1429 08a0 0D       		.uleb128 0xd
 1430 08a1 6B040000 		.4byte	.LASF247
 1431 08a5 81       		.byte	0x81
 1432 08a6 0D       		.uleb128 0xd
 1433 08a7 DF140000 		.4byte	.LASF248
 1434 08ab 82       		.byte	0x82
 1435 08ac 0D       		.uleb128 0xd
 1436 08ad EC0B0000 		.4byte	.LASF249
 1437 08b1 83       		.byte	0x83
 1438 08b2 0D       		.uleb128 0xd
 1439 08b3 98000000 		.4byte	.LASF250
 1440 08b7 84       		.byte	0x84
 1441 08b8 0D       		.uleb128 0xd
 1442 08b9 68080000 		.4byte	.LASF251
 1443 08bd 85       		.byte	0x85
 1444 08be 0D       		.uleb128 0xd
 1445 08bf F9130000 		.4byte	.LASF252
 1446 08c3 86       		.byte	0x86
 1447 08c4 0D       		.uleb128 0xd
 1448 08c5 130C0000 		.4byte	.LASF253
 1449 08c9 87       		.byte	0x87
 1450 08ca 0D       		.uleb128 0xd
 1451 08cb DD030000 		.4byte	.LASF254
 1452 08cf 88       		.byte	0x88
 1453 08d0 0D       		.uleb128 0xd
 1454 08d1 BF050000 		.4byte	.LASF255
 1455 08d5 89       		.byte	0x89
 1456 08d6 0D       		.uleb128 0xd
 1457 08d7 DB160000 		.4byte	.LASF256
 1458 08db 8A       		.byte	0x8a
 1459 08dc 0D       		.uleb128 0xd
 1460 08dd 1B090000 		.4byte	.LASF257
 1461 08e1 8B       		.byte	0x8b
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 65


 1462 08e2 0D       		.uleb128 0xd
 1463 08e3 88090000 		.4byte	.LASF258
 1464 08e7 8C       		.byte	0x8c
 1465 08e8 0D       		.uleb128 0xd
 1466 08e9 C9070000 		.4byte	.LASF259
 1467 08ed 8D       		.byte	0x8d
 1468 08ee 0D       		.uleb128 0xd
 1469 08ef E8120000 		.4byte	.LASF260
 1470 08f3 8E       		.byte	0x8e
 1471 08f4 0D       		.uleb128 0xd
 1472 08f5 E80D0000 		.4byte	.LASF261
 1473 08f9 8F       		.byte	0x8f
 1474 08fa 0D       		.uleb128 0xd
 1475 08fb AA060000 		.4byte	.LASF262
 1476 08ff 90       		.byte	0x90
 1477 0900 0D       		.uleb128 0xd
 1478 0901 810B0000 		.4byte	.LASF263
 1479 0905 91       		.byte	0x91
 1480 0906 0D       		.uleb128 0xd
 1481 0907 3F090000 		.4byte	.LASF264
 1482 090b 92       		.byte	0x92
 1483 090c 0D       		.uleb128 0xd
 1484 090d 2F0B0000 		.4byte	.LASF265
 1485 0911 F0       		.byte	0xf0
 1486 0912 00       		.byte	0
 1487 0913 04       		.uleb128 0x4
 1488 0914 53080000 		.4byte	.LASF266
 1489 0918 06       		.byte	0x6
 1490 0919 F4       		.byte	0xf4
 1491 091a 52050000 		.4byte	0x552
 1492 091e 0E       		.uleb128 0xe
 1493 091f 040E     		.2byte	0xe04
 1494 0921 01       		.byte	0x1
 1495 0922 9601     		.2byte	0x196
 1496 0924 DA090000 		.4byte	0x9da
 1497 0928 0F       		.uleb128 0xf
 1498 0929 EA050000 		.4byte	.LASF267
 1499 092d 01       		.byte	0x1
 1500 092e 9801     		.2byte	0x198
 1501 0930 DA090000 		.4byte	0x9da
 1502 0934 00       		.byte	0
 1503 0935 0F       		.uleb128 0xf
 1504 0936 D5100000 		.4byte	.LASF268
 1505 093a 01       		.byte	0x1
 1506 093b 9901     		.2byte	0x199
 1507 093d DF090000 		.4byte	0x9df
 1508 0941 20       		.byte	0x20
 1509 0942 0F       		.uleb128 0xf
 1510 0943 14160000 		.4byte	.LASF269
 1511 0947 01       		.byte	0x1
 1512 0948 9A01     		.2byte	0x19a
 1513 094a EF090000 		.4byte	0x9ef
 1514 094e 80       		.byte	0x80
 1515 094f 0F       		.uleb128 0xf
 1516 0950 4A060000 		.4byte	.LASF270
 1517 0954 01       		.byte	0x1
 1518 0955 9B01     		.2byte	0x19b
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 66


 1519 0957 DF090000 		.4byte	0x9df
 1520 095b A0       		.byte	0xa0
 1521 095c 10       		.uleb128 0x10
 1522 095d 74170000 		.4byte	.LASF271
 1523 0961 01       		.byte	0x1
 1524 0962 9C01     		.2byte	0x19c
 1525 0964 F4090000 		.4byte	0x9f4
 1526 0968 0001     		.2byte	0x100
 1527 096a 10       		.uleb128 0x10
 1528 096b F1100000 		.4byte	.LASF272
 1529 096f 01       		.byte	0x1
 1530 0970 9D01     		.2byte	0x19d
 1531 0972 DF090000 		.4byte	0x9df
 1532 0976 2001     		.2byte	0x120
 1533 0978 10       		.uleb128 0x10
 1534 0979 8C0C0000 		.4byte	.LASF273
 1535 097d 01       		.byte	0x1
 1536 097e 9E01     		.2byte	0x19e
 1537 0980 F9090000 		.4byte	0x9f9
 1538 0984 8001     		.2byte	0x180
 1539 0986 10       		.uleb128 0x10
 1540 0987 FB100000 		.4byte	.LASF274
 1541 098b 01       		.byte	0x1
 1542 098c 9F01     		.2byte	0x19f
 1543 098e DF090000 		.4byte	0x9df
 1544 0992 A001     		.2byte	0x1a0
 1545 0994 10       		.uleb128 0x10
 1546 0995 19160000 		.4byte	.LASF275
 1547 0999 01       		.byte	0x1
 1548 099a A001     		.2byte	0x1a0
 1549 099c FE090000 		.4byte	0x9fe
 1550 09a0 0002     		.2byte	0x200
 1551 09a2 10       		.uleb128 0x10
 1552 09a3 05110000 		.4byte	.LASF276
 1553 09a7 01       		.byte	0x1
 1554 09a8 A101     		.2byte	0x1a1
 1555 09aa 030A0000 		.4byte	0xa03
 1556 09ae 2002     		.2byte	0x220
 1557 09b0 11       		.uleb128 0x11
 1558 09b1 495000   		.ascii	"IP\000"
 1559 09b4 01       		.byte	0x1
 1560 09b5 A201     		.2byte	0x1a2
 1561 09b7 230A0000 		.4byte	0xa23
 1562 09bb 0003     		.2byte	0x300
 1563 09bd 10       		.uleb128 0x10
 1564 09be 0F110000 		.4byte	.LASF277
 1565 09c2 01       		.byte	0x1
 1566 09c3 A301     		.2byte	0x1a3
 1567 09c5 280A0000 		.4byte	0xa28
 1568 09c9 F003     		.2byte	0x3f0
 1569 09cb 10       		.uleb128 0x10
 1570 09cc 4E100000 		.4byte	.LASF278
 1571 09d0 01       		.byte	0x1
 1572 09d1 A401     		.2byte	0x1a4
 1573 09d3 E0000000 		.4byte	0xe0
 1574 09d7 000E     		.2byte	0xe00
 1575 09d9 00       		.byte	0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 67


 1576 09da 05       		.uleb128 0x5
 1577 09db 11010000 		.4byte	0x111
 1578 09df 07       		.uleb128 0x7
 1579 09e0 D5000000 		.4byte	0xd5
 1580 09e4 EF090000 		.4byte	0x9ef
 1581 09e8 08       		.uleb128 0x8
 1582 09e9 EA000000 		.4byte	0xea
 1583 09ed 17       		.byte	0x17
 1584 09ee 00       		.byte	0
 1585 09ef 05       		.uleb128 0x5
 1586 09f0 11010000 		.4byte	0x111
 1587 09f4 05       		.uleb128 0x5
 1588 09f5 11010000 		.4byte	0x111
 1589 09f9 05       		.uleb128 0x5
 1590 09fa 11010000 		.4byte	0x111
 1591 09fe 05       		.uleb128 0x5
 1592 09ff 11010000 		.4byte	0x111
 1593 0a03 07       		.uleb128 0x7
 1594 0a04 D5000000 		.4byte	0xd5
 1595 0a08 130A0000 		.4byte	0xa13
 1596 0a0c 08       		.uleb128 0x8
 1597 0a0d EA000000 		.4byte	0xea
 1598 0a11 37       		.byte	0x37
 1599 0a12 00       		.byte	0
 1600 0a13 07       		.uleb128 0x7
 1601 0a14 31010000 		.4byte	0x131
 1602 0a18 230A0000 		.4byte	0xa23
 1603 0a1c 08       		.uleb128 0x8
 1604 0a1d EA000000 		.4byte	0xea
 1605 0a21 EF       		.byte	0xef
 1606 0a22 00       		.byte	0
 1607 0a23 05       		.uleb128 0x5
 1608 0a24 130A0000 		.4byte	0xa13
 1609 0a28 07       		.uleb128 0x7
 1610 0a29 D5000000 		.4byte	0xd5
 1611 0a2d 390A0000 		.4byte	0xa39
 1612 0a31 12       		.uleb128 0x12
 1613 0a32 EA000000 		.4byte	0xea
 1614 0a36 8302     		.2byte	0x283
 1615 0a38 00       		.byte	0
 1616 0a39 13       		.uleb128 0x13
 1617 0a3a 11130000 		.4byte	.LASF279
 1618 0a3e 01       		.byte	0x1
 1619 0a3f A501     		.2byte	0x1a5
 1620 0a41 1E090000 		.4byte	0x91e
 1621 0a45 14       		.uleb128 0x14
 1622 0a46 8C       		.byte	0x8c
 1623 0a47 01       		.byte	0x1
 1624 0a48 B801     		.2byte	0x1b8
 1625 0a4a 600B0000 		.4byte	0xb60
 1626 0a4e 0F       		.uleb128 0xf
 1627 0a4f F3080000 		.4byte	.LASF280
 1628 0a53 01       		.byte	0x1
 1629 0a54 BA01     		.2byte	0x1ba
 1630 0a56 E5000000 		.4byte	0xe5
 1631 0a5a 00       		.byte	0
 1632 0a5b 0F       		.uleb128 0xf
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 68


 1633 0a5c 2A140000 		.4byte	.LASF281
 1634 0a60 01       		.byte	0x1
 1635 0a61 BB01     		.2byte	0x1bb
 1636 0a63 E0000000 		.4byte	0xe0
 1637 0a67 04       		.byte	0x4
 1638 0a68 0F       		.uleb128 0xf
 1639 0a69 72130000 		.4byte	.LASF282
 1640 0a6d 01       		.byte	0x1
 1641 0a6e BC01     		.2byte	0x1bc
 1642 0a70 E0000000 		.4byte	0xe0
 1643 0a74 08       		.byte	0x8
 1644 0a75 0F       		.uleb128 0xf
 1645 0a76 970B0000 		.4byte	.LASF283
 1646 0a7a 01       		.byte	0x1
 1647 0a7b BD01     		.2byte	0x1bd
 1648 0a7d E0000000 		.4byte	0xe0
 1649 0a81 0C       		.byte	0xc
 1650 0a82 15       		.uleb128 0x15
 1651 0a83 53435200 		.ascii	"SCR\000"
 1652 0a87 01       		.byte	0x1
 1653 0a88 BE01     		.2byte	0x1be
 1654 0a8a E0000000 		.4byte	0xe0
 1655 0a8e 10       		.byte	0x10
 1656 0a8f 15       		.uleb128 0x15
 1657 0a90 43435200 		.ascii	"CCR\000"
 1658 0a94 01       		.byte	0x1
 1659 0a95 BF01     		.2byte	0x1bf
 1660 0a97 E0000000 		.4byte	0xe0
 1661 0a9b 14       		.byte	0x14
 1662 0a9c 15       		.uleb128 0x15
 1663 0a9d 53485000 		.ascii	"SHP\000"
 1664 0aa1 01       		.byte	0x1
 1665 0aa2 C001     		.2byte	0x1c0
 1666 0aa4 700B0000 		.4byte	0xb70
 1667 0aa8 18       		.byte	0x18
 1668 0aa9 0F       		.uleb128 0xf
 1669 0aaa CB080000 		.4byte	.LASF284
 1670 0aae 01       		.byte	0x1
 1671 0aaf C101     		.2byte	0x1c1
 1672 0ab1 E0000000 		.4byte	0xe0
 1673 0ab5 24       		.byte	0x24
 1674 0ab6 0F       		.uleb128 0xf
 1675 0ab7 3B0D0000 		.4byte	.LASF285
 1676 0abb 01       		.byte	0x1
 1677 0abc C201     		.2byte	0x1c2
 1678 0abe E0000000 		.4byte	0xe0
 1679 0ac2 28       		.byte	0x28
 1680 0ac3 0F       		.uleb128 0xf
 1681 0ac4 7E0A0000 		.4byte	.LASF286
 1682 0ac8 01       		.byte	0x1
 1683 0ac9 C301     		.2byte	0x1c3
 1684 0acb E0000000 		.4byte	0xe0
 1685 0acf 2C       		.byte	0x2c
 1686 0ad0 0F       		.uleb128 0xf
 1687 0ad1 31020000 		.4byte	.LASF287
 1688 0ad5 01       		.byte	0x1
 1689 0ad6 C401     		.2byte	0x1c4
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 69


 1690 0ad8 E0000000 		.4byte	0xe0
 1691 0adc 30       		.byte	0x30
 1692 0add 0F       		.uleb128 0xf
 1693 0ade 8E100000 		.4byte	.LASF288
 1694 0ae2 01       		.byte	0x1
 1695 0ae3 C501     		.2byte	0x1c5
 1696 0ae5 E0000000 		.4byte	0xe0
 1697 0ae9 34       		.byte	0x34
 1698 0aea 0F       		.uleb128 0xf
 1699 0aeb 24130000 		.4byte	.LASF289
 1700 0aef 01       		.byte	0x1
 1701 0af0 C601     		.2byte	0x1c6
 1702 0af2 E0000000 		.4byte	0xe0
 1703 0af6 38       		.byte	0x38
 1704 0af7 0F       		.uleb128 0xf
 1705 0af8 3A0F0000 		.4byte	.LASF290
 1706 0afc 01       		.byte	0x1
 1707 0afd C701     		.2byte	0x1c7
 1708 0aff E0000000 		.4byte	0xe0
 1709 0b03 3C       		.byte	0x3c
 1710 0b04 15       		.uleb128 0x15
 1711 0b05 50465200 		.ascii	"PFR\000"
 1712 0b09 01       		.byte	0x1
 1713 0b0a C801     		.2byte	0x1c8
 1714 0b0c 7A0B0000 		.4byte	0xb7a
 1715 0b10 40       		.byte	0x40
 1716 0b11 15       		.uleb128 0x15
 1717 0b12 44465200 		.ascii	"DFR\000"
 1718 0b16 01       		.byte	0x1
 1719 0b17 C901     		.2byte	0x1c9
 1720 0b19 E5000000 		.4byte	0xe5
 1721 0b1d 48       		.byte	0x48
 1722 0b1e 15       		.uleb128 0x15
 1723 0b1f 41445200 		.ascii	"ADR\000"
 1724 0b23 01       		.byte	0x1
 1725 0b24 CA01     		.2byte	0x1ca
 1726 0b26 E5000000 		.4byte	0xe5
 1727 0b2a 4C       		.byte	0x4c
 1728 0b2b 0F       		.uleb128 0xf
 1729 0b2c BA050000 		.4byte	.LASF291
 1730 0b30 01       		.byte	0x1
 1731 0b31 CB01     		.2byte	0x1cb
 1732 0b33 840B0000 		.4byte	0xb84
 1733 0b37 50       		.byte	0x50
 1734 0b38 0F       		.uleb128 0xf
 1735 0b39 71160000 		.4byte	.LASF292
 1736 0b3d 01       		.byte	0x1
 1737 0b3e CC01     		.2byte	0x1cc
 1738 0b40 8E0B0000 		.4byte	0xb8e
 1739 0b44 60       		.byte	0x60
 1740 0b45 0F       		.uleb128 0xf
 1741 0b46 D5100000 		.4byte	.LASF268
 1742 0b4a 01       		.byte	0x1
 1743 0b4b CD01     		.2byte	0x1cd
 1744 0b4d 930B0000 		.4byte	0xb93
 1745 0b51 74       		.byte	0x74
 1746 0b52 0F       		.uleb128 0xf
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 70


 1747 0b53 88000000 		.4byte	.LASF293
 1748 0b57 01       		.byte	0x1
 1749 0b58 CE01     		.2byte	0x1ce
 1750 0b5a E0000000 		.4byte	0xe0
 1751 0b5e 88       		.byte	0x88
 1752 0b5f 00       		.byte	0
 1753 0b60 07       		.uleb128 0x7
 1754 0b61 31010000 		.4byte	0x131
 1755 0b65 700B0000 		.4byte	0xb70
 1756 0b69 08       		.uleb128 0x8
 1757 0b6a EA000000 		.4byte	0xea
 1758 0b6e 0B       		.byte	0xb
 1759 0b6f 00       		.byte	0
 1760 0b70 05       		.uleb128 0x5
 1761 0b71 600B0000 		.4byte	0xb60
 1762 0b75 05       		.uleb128 0x5
 1763 0b76 21010000 		.4byte	0x121
 1764 0b7a 06       		.uleb128 0x6
 1765 0b7b 750B0000 		.4byte	0xb75
 1766 0b7f 05       		.uleb128 0x5
 1767 0b80 F1000000 		.4byte	0xf1
 1768 0b84 06       		.uleb128 0x6
 1769 0b85 7F0B0000 		.4byte	0xb7f
 1770 0b89 05       		.uleb128 0x5
 1771 0b8a 01010000 		.4byte	0x101
 1772 0b8e 06       		.uleb128 0x6
 1773 0b8f 890B0000 		.4byte	0xb89
 1774 0b93 07       		.uleb128 0x7
 1775 0b94 D5000000 		.4byte	0xd5
 1776 0b98 A30B0000 		.4byte	0xba3
 1777 0b9c 08       		.uleb128 0x8
 1778 0b9d EA000000 		.4byte	0xea
 1779 0ba1 04       		.byte	0x4
 1780 0ba2 00       		.byte	0
 1781 0ba3 13       		.uleb128 0x13
 1782 0ba4 1B130000 		.4byte	.LASF294
 1783 0ba8 01       		.byte	0x1
 1784 0ba9 CF01     		.2byte	0x1cf
 1785 0bab 450A0000 		.4byte	0xa45
 1786 0baf 13       		.uleb128 0x13
 1787 0bb0 98150000 		.4byte	.LASF295
 1788 0bb4 07       		.byte	0x7
 1789 0bb5 EE01     		.2byte	0x1ee
 1790 0bb7 BB0B0000 		.4byte	0xbbb
 1791 0bbb 16       		.uleb128 0x16
 1792 0bbc 04       		.byte	0x4
 1793 0bbd C10B0000 		.4byte	0xbc1
 1794 0bc1 17       		.uleb128 0x17
 1795 0bc2 13       		.uleb128 0x13
 1796 0bc3 21120000 		.4byte	.LASF296
 1797 0bc7 07       		.byte	0x7
 1798 0bc8 F601     		.2byte	0x1f6
 1799 0bca CE0B0000 		.4byte	0xbce
 1800 0bce 03       		.uleb128 0x3
 1801 0bcf 01       		.byte	0x1
 1802 0bd0 08       		.byte	0x8
 1803 0bd1 E2000000 		.4byte	.LASF297
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 71


 1804 0bd5 03       		.uleb128 0x3
 1805 0bd6 04       		.byte	0x4
 1806 0bd7 04       		.byte	0x4
 1807 0bd8 0F060000 		.4byte	.LASF298
 1808 0bdc 03       		.uleb128 0x3
 1809 0bdd 08       		.byte	0x8
 1810 0bde 04       		.byte	0x4
 1811 0bdf A3170000 		.4byte	.LASF299
 1812 0be3 18       		.uleb128 0x18
 1813 0be4 04       		.byte	0x4
 1814 0be5 2C000000 		.4byte	0x2c
 1815 0be9 08       		.byte	0x8
 1816 0bea 1001     		.2byte	0x110
 1817 0bec 000C0000 		.4byte	0xc00
 1818 0bf0 0D       		.uleb128 0xd
 1819 0bf1 B7010000 		.4byte	.LASF300
 1820 0bf5 00       		.byte	0
 1821 0bf6 19       		.uleb128 0x19
 1822 0bf7 04120000 		.4byte	.LASF301
 1823 0bfb 01005600 		.4byte	0x560001
 1824 0bff 00       		.byte	0
 1825 0c00 13       		.uleb128 0x13
 1826 0c01 22040000 		.4byte	.LASF302
 1827 0c05 08       		.byte	0x8
 1828 0c06 1301     		.2byte	0x113
 1829 0c08 E30B0000 		.4byte	0xbe3
 1830 0c0c 14       		.uleb128 0x14
 1831 0c0d 08       		.byte	0x8
 1832 0c0e 08       		.byte	0x8
 1833 0c0f 2D01     		.2byte	0x12d
 1834 0c11 300C0000 		.4byte	0xc30
 1835 0c15 0F       		.uleb128 0xf
 1836 0c16 540C0000 		.4byte	.LASF303
 1837 0c1a 08       		.byte	0x8
 1838 0c1b 2E01     		.2byte	0x12e
 1839 0c1d 13090000 		.4byte	0x913
 1840 0c21 00       		.byte	0
 1841 0c22 0F       		.uleb128 0xf
 1842 0c23 EC130000 		.4byte	.LASF304
 1843 0c27 08       		.byte	0x8
 1844 0c28 3201     		.2byte	0x132
 1845 0c2a D5000000 		.4byte	0xd5
 1846 0c2e 04       		.byte	0x4
 1847 0c2f 00       		.byte	0
 1848 0c30 13       		.uleb128 0x13
 1849 0c31 30000000 		.4byte	.LASF305
 1850 0c35 08       		.byte	0x8
 1851 0c36 3301     		.2byte	0x133
 1852 0c38 0C0C0000 		.4byte	0xc0c
 1853 0c3c 1A       		.uleb128 0x1a
 1854 0c3d E7000000 		.4byte	.LASF323
 1855 0c41 01       		.byte	0x1
 1856 0c42 0D07     		.2byte	0x70d
 1857 0c44 00000000 		.4byte	.LFB111
 1858 0c48 54000000 		.4byte	.LFE111-.LFB111
 1859 0c4c 01       		.uleb128 0x1
 1860 0c4d 9C       		.byte	0x9c
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 72


 1861 0c4e 710C0000 		.4byte	0xc71
 1862 0c52 1B       		.uleb128 0x1b
 1863 0c53 E70F0000 		.4byte	.LASF306
 1864 0c57 01       		.byte	0x1
 1865 0c58 0D07     		.2byte	0x70d
 1866 0c5a 13090000 		.4byte	0x913
 1867 0c5e 02       		.uleb128 0x2
 1868 0c5f 91       		.byte	0x91
 1869 0c60 76       		.sleb128 -10
 1870 0c61 1B       		.uleb128 0x1b
 1871 0c62 18120000 		.4byte	.LASF307
 1872 0c66 01       		.byte	0x1
 1873 0c67 0D07     		.2byte	0x70d
 1874 0c69 D5000000 		.4byte	0xd5
 1875 0c6d 02       		.uleb128 0x2
 1876 0c6e 91       		.byte	0x91
 1877 0c6f 70       		.sleb128 -16
 1878 0c70 00       		.byte	0
 1879 0c71 1C       		.uleb128 0x1c
 1880 0c72 8A010000 		.4byte	.LASF310
 1881 0c76 02       		.byte	0x2
 1882 0c77 2C       		.byte	0x2c
 1883 0c78 000C0000 		.4byte	0xc00
 1884 0c7c 00000000 		.4byte	.LFB135
 1885 0c80 70000000 		.4byte	.LFE135-.LFB135
 1886 0c84 01       		.uleb128 0x1
 1887 0c85 9C       		.byte	0x9c
 1888 0c86 B50C0000 		.4byte	0xcb5
 1889 0c8a 1D       		.uleb128 0x1d
 1890 0c8b B0100000 		.4byte	.LASF308
 1891 0c8f 02       		.byte	0x2
 1892 0c90 2C       		.byte	0x2c
 1893 0c91 B50C0000 		.4byte	0xcb5
 1894 0c95 02       		.uleb128 0x2
 1895 0c96 91       		.byte	0x91
 1896 0c97 6C       		.sleb128 -20
 1897 0c98 1D       		.uleb128 0x1d
 1898 0c99 FE0D0000 		.4byte	.LASF309
 1899 0c9d 02       		.byte	0x2
 1900 0c9e 2C       		.byte	0x2c
 1901 0c9f AF0B0000 		.4byte	0xbaf
 1902 0ca3 02       		.uleb128 0x2
 1903 0ca4 91       		.byte	0x91
 1904 0ca5 68       		.sleb128 -24
 1905 0ca6 1E       		.uleb128 0x1e
 1906 0ca7 320C0000 		.4byte	.LASF312
 1907 0cab 02       		.byte	0x2
 1908 0cac 2E       		.byte	0x2e
 1909 0cad 000C0000 		.4byte	0xc00
 1910 0cb1 02       		.uleb128 0x2
 1911 0cb2 91       		.byte	0x91
 1912 0cb3 74       		.sleb128 -12
 1913 0cb4 00       		.byte	0
 1914 0cb5 16       		.uleb128 0x16
 1915 0cb6 04       		.byte	0x4
 1916 0cb7 BB0C0000 		.4byte	0xcbb
 1917 0cbb 06       		.uleb128 0x6
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 73


 1918 0cbc 300C0000 		.4byte	0xc30
 1919 0cc0 1F       		.uleb128 0x1f
 1920 0cc1 1E160000 		.4byte	.LASF311
 1921 0cc5 02       		.byte	0x2
 1922 0cc6 3001     		.2byte	0x130
 1923 0cc8 AF0B0000 		.4byte	0xbaf
 1924 0ccc 00000000 		.4byte	.LFB136
 1925 0cd0 6C000000 		.4byte	.LFE136-.LFB136
 1926 0cd4 01       		.uleb128 0x1
 1927 0cd5 9C       		.byte	0x9c
 1928 0cd6 080D0000 		.4byte	0xd08
 1929 0cda 1B       		.uleb128 0x1b
 1930 0cdb E70F0000 		.4byte	.LASF306
 1931 0cdf 02       		.byte	0x2
 1932 0ce0 3001     		.2byte	0x130
 1933 0ce2 13090000 		.4byte	0x913
 1934 0ce6 02       		.uleb128 0x2
 1935 0ce7 91       		.byte	0x91
 1936 0ce8 6E       		.sleb128 -18
 1937 0ce9 1B       		.uleb128 0x1b
 1938 0cea FE0D0000 		.4byte	.LASF309
 1939 0cee 02       		.byte	0x2
 1940 0cef 3001     		.2byte	0x130
 1941 0cf1 AF0B0000 		.4byte	0xbaf
 1942 0cf5 02       		.uleb128 0x2
 1943 0cf6 91       		.byte	0x91
 1944 0cf7 68       		.sleb128 -24
 1945 0cf8 20       		.uleb128 0x20
 1946 0cf9 E0070000 		.4byte	.LASF313
 1947 0cfd 02       		.byte	0x2
 1948 0cfe 3201     		.2byte	0x132
 1949 0d00 AF0B0000 		.4byte	0xbaf
 1950 0d04 02       		.uleb128 0x2
 1951 0d05 91       		.byte	0x91
 1952 0d06 74       		.sleb128 -12
 1953 0d07 00       		.byte	0
 1954 0d08 21       		.uleb128 0x21
 1955 0d09 6D0B0000 		.4byte	.LASF314
 1956 0d0d 02       		.byte	0x2
 1957 0d0e 5C01     		.2byte	0x15c
 1958 0d10 AF0B0000 		.4byte	0xbaf
 1959 0d14 00000000 		.4byte	.LFB137
 1960 0d18 4C000000 		.4byte	.LFE137-.LFB137
 1961 0d1c 01       		.uleb128 0x1
 1962 0d1d 9C       		.byte	0x9c
 1963 0d1e 410D0000 		.4byte	0xd41
 1964 0d22 1B       		.uleb128 0x1b
 1965 0d23 E70F0000 		.4byte	.LASF306
 1966 0d27 02       		.byte	0x2
 1967 0d28 5C01     		.2byte	0x15c
 1968 0d2a 13090000 		.4byte	0x913
 1969 0d2e 02       		.uleb128 0x2
 1970 0d2f 91       		.byte	0x91
 1971 0d30 6E       		.sleb128 -18
 1972 0d31 20       		.uleb128 0x20
 1973 0d32 F4030000 		.4byte	.LASF315
 1974 0d36 02       		.byte	0x2
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 74


 1975 0d37 5E01     		.2byte	0x15e
 1976 0d39 AF0B0000 		.4byte	0xbaf
 1977 0d3d 02       		.uleb128 0x2
 1978 0d3e 91       		.byte	0x91
 1979 0d3f 74       		.sleb128 -12
 1980 0d40 00       		.byte	0
 1981 0d41 22       		.uleb128 0x22
 1982 0d42 8E000000 		.4byte	.LASF316
 1983 0d46 05       		.byte	0x5
 1984 0d47 A7       		.byte	0xa7
 1985 0d48 4C0D0000 		.4byte	0xd4c
 1986 0d4c 16       		.uleb128 0x16
 1987 0d4d 04       		.byte	0x4
 1988 0d4e 520D0000 		.4byte	0xd52
 1989 0d52 06       		.uleb128 0x6
 1990 0d53 47050000 		.4byte	0x547
 1991 0d57 23       		.uleb128 0x23
 1992 0d58 7E110000 		.4byte	.LASF317
 1993 0d5c 01       		.byte	0x1
 1994 0d5d F907     		.2byte	0x7f9
 1995 0d5f 630D0000 		.4byte	0xd63
 1996 0d63 05       		.uleb128 0x5
 1997 0d64 CA000000 		.4byte	0xca
 1998 0d68 07       		.uleb128 0x7
 1999 0d69 730D0000 		.4byte	0xd73
 2000 0d6d 730D0000 		.4byte	0xd73
 2001 0d71 24       		.uleb128 0x24
 2002 0d72 00       		.byte	0
 2003 0d73 06       		.uleb128 0x6
 2004 0d74 AF0B0000 		.4byte	0xbaf
 2005 0d78 22       		.uleb128 0x22
 2006 0d79 17170000 		.4byte	.LASF318
 2007 0d7d 08       		.byte	0x8
 2008 0d7e E8       		.byte	0xe8
 2009 0d7f 830D0000 		.4byte	0xd83
 2010 0d83 06       		.uleb128 0x6
 2011 0d84 680D0000 		.4byte	0xd68
 2012 0d88 07       		.uleb128 0x7
 2013 0d89 AF0B0000 		.4byte	0xbaf
 2014 0d8d 930D0000 		.4byte	0xd93
 2015 0d91 24       		.uleb128 0x24
 2016 0d92 00       		.byte	0
 2017 0d93 22       		.uleb128 0x22
 2018 0d94 100F0000 		.4byte	.LASF319
 2019 0d98 08       		.byte	0x8
 2020 0d99 E9       		.byte	0xe9
 2021 0d9a 880D0000 		.4byte	0xd88
 2022 0d9e 00       		.byte	0
 2023              		.section	.debug_abbrev,"",%progbits
 2024              	.Ldebug_abbrev0:
 2025 0000 01       		.uleb128 0x1
 2026 0001 11       		.uleb128 0x11
 2027 0002 01       		.byte	0x1
 2028 0003 25       		.uleb128 0x25
 2029 0004 0E       		.uleb128 0xe
 2030 0005 13       		.uleb128 0x13
 2031 0006 0B       		.uleb128 0xb
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 75


 2032 0007 03       		.uleb128 0x3
 2033 0008 0E       		.uleb128 0xe
 2034 0009 1B       		.uleb128 0x1b
 2035 000a 0E       		.uleb128 0xe
 2036 000b 55       		.uleb128 0x55
 2037 000c 17       		.uleb128 0x17
 2038 000d 11       		.uleb128 0x11
 2039 000e 01       		.uleb128 0x1
 2040 000f 10       		.uleb128 0x10
 2041 0010 17       		.uleb128 0x17
 2042 0011 00       		.byte	0
 2043 0012 00       		.byte	0
 2044 0013 02       		.uleb128 0x2
 2045 0014 24       		.uleb128 0x24
 2046 0015 00       		.byte	0
 2047 0016 0B       		.uleb128 0xb
 2048 0017 0B       		.uleb128 0xb
 2049 0018 3E       		.uleb128 0x3e
 2050 0019 0B       		.uleb128 0xb
 2051 001a 03       		.uleb128 0x3
 2052 001b 08       		.uleb128 0x8
 2053 001c 00       		.byte	0
 2054 001d 00       		.byte	0
 2055 001e 03       		.uleb128 0x3
 2056 001f 24       		.uleb128 0x24
 2057 0020 00       		.byte	0
 2058 0021 0B       		.uleb128 0xb
 2059 0022 0B       		.uleb128 0xb
 2060 0023 3E       		.uleb128 0x3e
 2061 0024 0B       		.uleb128 0xb
 2062 0025 03       		.uleb128 0x3
 2063 0026 0E       		.uleb128 0xe
 2064 0027 00       		.byte	0
 2065 0028 00       		.byte	0
 2066 0029 04       		.uleb128 0x4
 2067 002a 16       		.uleb128 0x16
 2068 002b 00       		.byte	0
 2069 002c 03       		.uleb128 0x3
 2070 002d 0E       		.uleb128 0xe
 2071 002e 3A       		.uleb128 0x3a
 2072 002f 0B       		.uleb128 0xb
 2073 0030 3B       		.uleb128 0x3b
 2074 0031 0B       		.uleb128 0xb
 2075 0032 49       		.uleb128 0x49
 2076 0033 13       		.uleb128 0x13
 2077 0034 00       		.byte	0
 2078 0035 00       		.byte	0
 2079 0036 05       		.uleb128 0x5
 2080 0037 35       		.uleb128 0x35
 2081 0038 00       		.byte	0
 2082 0039 49       		.uleb128 0x49
 2083 003a 13       		.uleb128 0x13
 2084 003b 00       		.byte	0
 2085 003c 00       		.byte	0
 2086 003d 06       		.uleb128 0x6
 2087 003e 26       		.uleb128 0x26
 2088 003f 00       		.byte	0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 76


 2089 0040 49       		.uleb128 0x49
 2090 0041 13       		.uleb128 0x13
 2091 0042 00       		.byte	0
 2092 0043 00       		.byte	0
 2093 0044 07       		.uleb128 0x7
 2094 0045 01       		.uleb128 0x1
 2095 0046 01       		.byte	0x1
 2096 0047 49       		.uleb128 0x49
 2097 0048 13       		.uleb128 0x13
 2098 0049 01       		.uleb128 0x1
 2099 004a 13       		.uleb128 0x13
 2100 004b 00       		.byte	0
 2101 004c 00       		.byte	0
 2102 004d 08       		.uleb128 0x8
 2103 004e 21       		.uleb128 0x21
 2104 004f 00       		.byte	0
 2105 0050 49       		.uleb128 0x49
 2106 0051 13       		.uleb128 0x13
 2107 0052 2F       		.uleb128 0x2f
 2108 0053 0B       		.uleb128 0xb
 2109 0054 00       		.byte	0
 2110 0055 00       		.byte	0
 2111 0056 09       		.uleb128 0x9
 2112 0057 13       		.uleb128 0x13
 2113 0058 01       		.byte	0x1
 2114 0059 0B       		.uleb128 0xb
 2115 005a 0B       		.uleb128 0xb
 2116 005b 3A       		.uleb128 0x3a
 2117 005c 0B       		.uleb128 0xb
 2118 005d 3B       		.uleb128 0x3b
 2119 005e 0B       		.uleb128 0xb
 2120 005f 01       		.uleb128 0x1
 2121 0060 13       		.uleb128 0x13
 2122 0061 00       		.byte	0
 2123 0062 00       		.byte	0
 2124 0063 0A       		.uleb128 0xa
 2125 0064 0D       		.uleb128 0xd
 2126 0065 00       		.byte	0
 2127 0066 03       		.uleb128 0x3
 2128 0067 0E       		.uleb128 0xe
 2129 0068 3A       		.uleb128 0x3a
 2130 0069 0B       		.uleb128 0xb
 2131 006a 3B       		.uleb128 0x3b
 2132 006b 0B       		.uleb128 0xb
 2133 006c 49       		.uleb128 0x49
 2134 006d 13       		.uleb128 0x13
 2135 006e 38       		.uleb128 0x38
 2136 006f 0B       		.uleb128 0xb
 2137 0070 00       		.byte	0
 2138 0071 00       		.byte	0
 2139 0072 0B       		.uleb128 0xb
 2140 0073 04       		.uleb128 0x4
 2141 0074 01       		.byte	0x1
 2142 0075 0B       		.uleb128 0xb
 2143 0076 0B       		.uleb128 0xb
 2144 0077 49       		.uleb128 0x49
 2145 0078 13       		.uleb128 0x13
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 77


 2146 0079 3A       		.uleb128 0x3a
 2147 007a 0B       		.uleb128 0xb
 2148 007b 3B       		.uleb128 0x3b
 2149 007c 0B       		.uleb128 0xb
 2150 007d 01       		.uleb128 0x1
 2151 007e 13       		.uleb128 0x13
 2152 007f 00       		.byte	0
 2153 0080 00       		.byte	0
 2154 0081 0C       		.uleb128 0xc
 2155 0082 28       		.uleb128 0x28
 2156 0083 00       		.byte	0
 2157 0084 03       		.uleb128 0x3
 2158 0085 0E       		.uleb128 0xe
 2159 0086 1C       		.uleb128 0x1c
 2160 0087 0D       		.uleb128 0xd
 2161 0088 00       		.byte	0
 2162 0089 00       		.byte	0
 2163 008a 0D       		.uleb128 0xd
 2164 008b 28       		.uleb128 0x28
 2165 008c 00       		.byte	0
 2166 008d 03       		.uleb128 0x3
 2167 008e 0E       		.uleb128 0xe
 2168 008f 1C       		.uleb128 0x1c
 2169 0090 0B       		.uleb128 0xb
 2170 0091 00       		.byte	0
 2171 0092 00       		.byte	0
 2172 0093 0E       		.uleb128 0xe
 2173 0094 13       		.uleb128 0x13
 2174 0095 01       		.byte	0x1
 2175 0096 0B       		.uleb128 0xb
 2176 0097 05       		.uleb128 0x5
 2177 0098 3A       		.uleb128 0x3a
 2178 0099 0B       		.uleb128 0xb
 2179 009a 3B       		.uleb128 0x3b
 2180 009b 05       		.uleb128 0x5
 2181 009c 01       		.uleb128 0x1
 2182 009d 13       		.uleb128 0x13
 2183 009e 00       		.byte	0
 2184 009f 00       		.byte	0
 2185 00a0 0F       		.uleb128 0xf
 2186 00a1 0D       		.uleb128 0xd
 2187 00a2 00       		.byte	0
 2188 00a3 03       		.uleb128 0x3
 2189 00a4 0E       		.uleb128 0xe
 2190 00a5 3A       		.uleb128 0x3a
 2191 00a6 0B       		.uleb128 0xb
 2192 00a7 3B       		.uleb128 0x3b
 2193 00a8 05       		.uleb128 0x5
 2194 00a9 49       		.uleb128 0x49
 2195 00aa 13       		.uleb128 0x13
 2196 00ab 38       		.uleb128 0x38
 2197 00ac 0B       		.uleb128 0xb
 2198 00ad 00       		.byte	0
 2199 00ae 00       		.byte	0
 2200 00af 10       		.uleb128 0x10
 2201 00b0 0D       		.uleb128 0xd
 2202 00b1 00       		.byte	0
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 78


 2203 00b2 03       		.uleb128 0x3
 2204 00b3 0E       		.uleb128 0xe
 2205 00b4 3A       		.uleb128 0x3a
 2206 00b5 0B       		.uleb128 0xb
 2207 00b6 3B       		.uleb128 0x3b
 2208 00b7 05       		.uleb128 0x5
 2209 00b8 49       		.uleb128 0x49
 2210 00b9 13       		.uleb128 0x13
 2211 00ba 38       		.uleb128 0x38
 2212 00bb 05       		.uleb128 0x5
 2213 00bc 00       		.byte	0
 2214 00bd 00       		.byte	0
 2215 00be 11       		.uleb128 0x11
 2216 00bf 0D       		.uleb128 0xd
 2217 00c0 00       		.byte	0
 2218 00c1 03       		.uleb128 0x3
 2219 00c2 08       		.uleb128 0x8
 2220 00c3 3A       		.uleb128 0x3a
 2221 00c4 0B       		.uleb128 0xb
 2222 00c5 3B       		.uleb128 0x3b
 2223 00c6 05       		.uleb128 0x5
 2224 00c7 49       		.uleb128 0x49
 2225 00c8 13       		.uleb128 0x13
 2226 00c9 38       		.uleb128 0x38
 2227 00ca 05       		.uleb128 0x5
 2228 00cb 00       		.byte	0
 2229 00cc 00       		.byte	0
 2230 00cd 12       		.uleb128 0x12
 2231 00ce 21       		.uleb128 0x21
 2232 00cf 00       		.byte	0
 2233 00d0 49       		.uleb128 0x49
 2234 00d1 13       		.uleb128 0x13
 2235 00d2 2F       		.uleb128 0x2f
 2236 00d3 05       		.uleb128 0x5
 2237 00d4 00       		.byte	0
 2238 00d5 00       		.byte	0
 2239 00d6 13       		.uleb128 0x13
 2240 00d7 16       		.uleb128 0x16
 2241 00d8 00       		.byte	0
 2242 00d9 03       		.uleb128 0x3
 2243 00da 0E       		.uleb128 0xe
 2244 00db 3A       		.uleb128 0x3a
 2245 00dc 0B       		.uleb128 0xb
 2246 00dd 3B       		.uleb128 0x3b
 2247 00de 05       		.uleb128 0x5
 2248 00df 49       		.uleb128 0x49
 2249 00e0 13       		.uleb128 0x13
 2250 00e1 00       		.byte	0
 2251 00e2 00       		.byte	0
 2252 00e3 14       		.uleb128 0x14
 2253 00e4 13       		.uleb128 0x13
 2254 00e5 01       		.byte	0x1
 2255 00e6 0B       		.uleb128 0xb
 2256 00e7 0B       		.uleb128 0xb
 2257 00e8 3A       		.uleb128 0x3a
 2258 00e9 0B       		.uleb128 0xb
 2259 00ea 3B       		.uleb128 0x3b
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 79


 2260 00eb 05       		.uleb128 0x5
 2261 00ec 01       		.uleb128 0x1
 2262 00ed 13       		.uleb128 0x13
 2263 00ee 00       		.byte	0
 2264 00ef 00       		.byte	0
 2265 00f0 15       		.uleb128 0x15
 2266 00f1 0D       		.uleb128 0xd
 2267 00f2 00       		.byte	0
 2268 00f3 03       		.uleb128 0x3
 2269 00f4 08       		.uleb128 0x8
 2270 00f5 3A       		.uleb128 0x3a
 2271 00f6 0B       		.uleb128 0xb
 2272 00f7 3B       		.uleb128 0x3b
 2273 00f8 05       		.uleb128 0x5
 2274 00f9 49       		.uleb128 0x49
 2275 00fa 13       		.uleb128 0x13
 2276 00fb 38       		.uleb128 0x38
 2277 00fc 0B       		.uleb128 0xb
 2278 00fd 00       		.byte	0
 2279 00fe 00       		.byte	0
 2280 00ff 16       		.uleb128 0x16
 2281 0100 0F       		.uleb128 0xf
 2282 0101 00       		.byte	0
 2283 0102 0B       		.uleb128 0xb
 2284 0103 0B       		.uleb128 0xb
 2285 0104 49       		.uleb128 0x49
 2286 0105 13       		.uleb128 0x13
 2287 0106 00       		.byte	0
 2288 0107 00       		.byte	0
 2289 0108 17       		.uleb128 0x17
 2290 0109 15       		.uleb128 0x15
 2291 010a 00       		.byte	0
 2292 010b 27       		.uleb128 0x27
 2293 010c 19       		.uleb128 0x19
 2294 010d 00       		.byte	0
 2295 010e 00       		.byte	0
 2296 010f 18       		.uleb128 0x18
 2297 0110 04       		.uleb128 0x4
 2298 0111 01       		.byte	0x1
 2299 0112 0B       		.uleb128 0xb
 2300 0113 0B       		.uleb128 0xb
 2301 0114 49       		.uleb128 0x49
 2302 0115 13       		.uleb128 0x13
 2303 0116 3A       		.uleb128 0x3a
 2304 0117 0B       		.uleb128 0xb
 2305 0118 3B       		.uleb128 0x3b
 2306 0119 05       		.uleb128 0x5
 2307 011a 01       		.uleb128 0x1
 2308 011b 13       		.uleb128 0x13
 2309 011c 00       		.byte	0
 2310 011d 00       		.byte	0
 2311 011e 19       		.uleb128 0x19
 2312 011f 28       		.uleb128 0x28
 2313 0120 00       		.byte	0
 2314 0121 03       		.uleb128 0x3
 2315 0122 0E       		.uleb128 0xe
 2316 0123 1C       		.uleb128 0x1c
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 80


 2317 0124 06       		.uleb128 0x6
 2318 0125 00       		.byte	0
 2319 0126 00       		.byte	0
 2320 0127 1A       		.uleb128 0x1a
 2321 0128 2E       		.uleb128 0x2e
 2322 0129 01       		.byte	0x1
 2323 012a 03       		.uleb128 0x3
 2324 012b 0E       		.uleb128 0xe
 2325 012c 3A       		.uleb128 0x3a
 2326 012d 0B       		.uleb128 0xb
 2327 012e 3B       		.uleb128 0x3b
 2328 012f 05       		.uleb128 0x5
 2329 0130 27       		.uleb128 0x27
 2330 0131 19       		.uleb128 0x19
 2331 0132 11       		.uleb128 0x11
 2332 0133 01       		.uleb128 0x1
 2333 0134 12       		.uleb128 0x12
 2334 0135 06       		.uleb128 0x6
 2335 0136 40       		.uleb128 0x40
 2336 0137 18       		.uleb128 0x18
 2337 0138 9742     		.uleb128 0x2117
 2338 013a 19       		.uleb128 0x19
 2339 013b 01       		.uleb128 0x1
 2340 013c 13       		.uleb128 0x13
 2341 013d 00       		.byte	0
 2342 013e 00       		.byte	0
 2343 013f 1B       		.uleb128 0x1b
 2344 0140 05       		.uleb128 0x5
 2345 0141 00       		.byte	0
 2346 0142 03       		.uleb128 0x3
 2347 0143 0E       		.uleb128 0xe
 2348 0144 3A       		.uleb128 0x3a
 2349 0145 0B       		.uleb128 0xb
 2350 0146 3B       		.uleb128 0x3b
 2351 0147 05       		.uleb128 0x5
 2352 0148 49       		.uleb128 0x49
 2353 0149 13       		.uleb128 0x13
 2354 014a 02       		.uleb128 0x2
 2355 014b 18       		.uleb128 0x18
 2356 014c 00       		.byte	0
 2357 014d 00       		.byte	0
 2358 014e 1C       		.uleb128 0x1c
 2359 014f 2E       		.uleb128 0x2e
 2360 0150 01       		.byte	0x1
 2361 0151 3F       		.uleb128 0x3f
 2362 0152 19       		.uleb128 0x19
 2363 0153 03       		.uleb128 0x3
 2364 0154 0E       		.uleb128 0xe
 2365 0155 3A       		.uleb128 0x3a
 2366 0156 0B       		.uleb128 0xb
 2367 0157 3B       		.uleb128 0x3b
 2368 0158 0B       		.uleb128 0xb
 2369 0159 27       		.uleb128 0x27
 2370 015a 19       		.uleb128 0x19
 2371 015b 49       		.uleb128 0x49
 2372 015c 13       		.uleb128 0x13
 2373 015d 11       		.uleb128 0x11
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 81


 2374 015e 01       		.uleb128 0x1
 2375 015f 12       		.uleb128 0x12
 2376 0160 06       		.uleb128 0x6
 2377 0161 40       		.uleb128 0x40
 2378 0162 18       		.uleb128 0x18
 2379 0163 9642     		.uleb128 0x2116
 2380 0165 19       		.uleb128 0x19
 2381 0166 01       		.uleb128 0x1
 2382 0167 13       		.uleb128 0x13
 2383 0168 00       		.byte	0
 2384 0169 00       		.byte	0
 2385 016a 1D       		.uleb128 0x1d
 2386 016b 05       		.uleb128 0x5
 2387 016c 00       		.byte	0
 2388 016d 03       		.uleb128 0x3
 2389 016e 0E       		.uleb128 0xe
 2390 016f 3A       		.uleb128 0x3a
 2391 0170 0B       		.uleb128 0xb
 2392 0171 3B       		.uleb128 0x3b
 2393 0172 0B       		.uleb128 0xb
 2394 0173 49       		.uleb128 0x49
 2395 0174 13       		.uleb128 0x13
 2396 0175 02       		.uleb128 0x2
 2397 0176 18       		.uleb128 0x18
 2398 0177 00       		.byte	0
 2399 0178 00       		.byte	0
 2400 0179 1E       		.uleb128 0x1e
 2401 017a 34       		.uleb128 0x34
 2402 017b 00       		.byte	0
 2403 017c 03       		.uleb128 0x3
 2404 017d 0E       		.uleb128 0xe
 2405 017e 3A       		.uleb128 0x3a
 2406 017f 0B       		.uleb128 0xb
 2407 0180 3B       		.uleb128 0x3b
 2408 0181 0B       		.uleb128 0xb
 2409 0182 49       		.uleb128 0x49
 2410 0183 13       		.uleb128 0x13
 2411 0184 02       		.uleb128 0x2
 2412 0185 18       		.uleb128 0x18
 2413 0186 00       		.byte	0
 2414 0187 00       		.byte	0
 2415 0188 1F       		.uleb128 0x1f
 2416 0189 2E       		.uleb128 0x2e
 2417 018a 01       		.byte	0x1
 2418 018b 3F       		.uleb128 0x3f
 2419 018c 19       		.uleb128 0x19
 2420 018d 03       		.uleb128 0x3
 2421 018e 0E       		.uleb128 0xe
 2422 018f 3A       		.uleb128 0x3a
 2423 0190 0B       		.uleb128 0xb
 2424 0191 3B       		.uleb128 0x3b
 2425 0192 05       		.uleb128 0x5
 2426 0193 27       		.uleb128 0x27
 2427 0194 19       		.uleb128 0x19
 2428 0195 49       		.uleb128 0x49
 2429 0196 13       		.uleb128 0x13
 2430 0197 11       		.uleb128 0x11
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 82


 2431 0198 01       		.uleb128 0x1
 2432 0199 12       		.uleb128 0x12
 2433 019a 06       		.uleb128 0x6
 2434 019b 40       		.uleb128 0x40
 2435 019c 18       		.uleb128 0x18
 2436 019d 9642     		.uleb128 0x2116
 2437 019f 19       		.uleb128 0x19
 2438 01a0 01       		.uleb128 0x1
 2439 01a1 13       		.uleb128 0x13
 2440 01a2 00       		.byte	0
 2441 01a3 00       		.byte	0
 2442 01a4 20       		.uleb128 0x20
 2443 01a5 34       		.uleb128 0x34
 2444 01a6 00       		.byte	0
 2445 01a7 03       		.uleb128 0x3
 2446 01a8 0E       		.uleb128 0xe
 2447 01a9 3A       		.uleb128 0x3a
 2448 01aa 0B       		.uleb128 0xb
 2449 01ab 3B       		.uleb128 0x3b
 2450 01ac 05       		.uleb128 0x5
 2451 01ad 49       		.uleb128 0x49
 2452 01ae 13       		.uleb128 0x13
 2453 01af 02       		.uleb128 0x2
 2454 01b0 18       		.uleb128 0x18
 2455 01b1 00       		.byte	0
 2456 01b2 00       		.byte	0
 2457 01b3 21       		.uleb128 0x21
 2458 01b4 2E       		.uleb128 0x2e
 2459 01b5 01       		.byte	0x1
 2460 01b6 3F       		.uleb128 0x3f
 2461 01b7 19       		.uleb128 0x19
 2462 01b8 03       		.uleb128 0x3
 2463 01b9 0E       		.uleb128 0xe
 2464 01ba 3A       		.uleb128 0x3a
 2465 01bb 0B       		.uleb128 0xb
 2466 01bc 3B       		.uleb128 0x3b
 2467 01bd 05       		.uleb128 0x5
 2468 01be 27       		.uleb128 0x27
 2469 01bf 19       		.uleb128 0x19
 2470 01c0 49       		.uleb128 0x49
 2471 01c1 13       		.uleb128 0x13
 2472 01c2 11       		.uleb128 0x11
 2473 01c3 01       		.uleb128 0x1
 2474 01c4 12       		.uleb128 0x12
 2475 01c5 06       		.uleb128 0x6
 2476 01c6 40       		.uleb128 0x40
 2477 01c7 18       		.uleb128 0x18
 2478 01c8 9742     		.uleb128 0x2117
 2479 01ca 19       		.uleb128 0x19
 2480 01cb 01       		.uleb128 0x1
 2481 01cc 13       		.uleb128 0x13
 2482 01cd 00       		.byte	0
 2483 01ce 00       		.byte	0
 2484 01cf 22       		.uleb128 0x22
 2485 01d0 34       		.uleb128 0x34
 2486 01d1 00       		.byte	0
 2487 01d2 03       		.uleb128 0x3
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 83


 2488 01d3 0E       		.uleb128 0xe
 2489 01d4 3A       		.uleb128 0x3a
 2490 01d5 0B       		.uleb128 0xb
 2491 01d6 3B       		.uleb128 0x3b
 2492 01d7 0B       		.uleb128 0xb
 2493 01d8 49       		.uleb128 0x49
 2494 01d9 13       		.uleb128 0x13
 2495 01da 3F       		.uleb128 0x3f
 2496 01db 19       		.uleb128 0x19
 2497 01dc 3C       		.uleb128 0x3c
 2498 01dd 19       		.uleb128 0x19
 2499 01de 00       		.byte	0
 2500 01df 00       		.byte	0
 2501 01e0 23       		.uleb128 0x23
 2502 01e1 34       		.uleb128 0x34
 2503 01e2 00       		.byte	0
 2504 01e3 03       		.uleb128 0x3
 2505 01e4 0E       		.uleb128 0xe
 2506 01e5 3A       		.uleb128 0x3a
 2507 01e6 0B       		.uleb128 0xb
 2508 01e7 3B       		.uleb128 0x3b
 2509 01e8 05       		.uleb128 0x5
 2510 01e9 49       		.uleb128 0x49
 2511 01ea 13       		.uleb128 0x13
 2512 01eb 3F       		.uleb128 0x3f
 2513 01ec 19       		.uleb128 0x19
 2514 01ed 3C       		.uleb128 0x3c
 2515 01ee 19       		.uleb128 0x19
 2516 01ef 00       		.byte	0
 2517 01f0 00       		.byte	0
 2518 01f1 24       		.uleb128 0x24
 2519 01f2 21       		.uleb128 0x21
 2520 01f3 00       		.byte	0
 2521 01f4 00       		.byte	0
 2522 01f5 00       		.byte	0
 2523 01f6 00       		.byte	0
 2524              		.section	.debug_aranges,"",%progbits
 2525 0000 34000000 		.4byte	0x34
 2526 0004 0200     		.2byte	0x2
 2527 0006 00000000 		.4byte	.Ldebug_info0
 2528 000a 04       		.byte	0x4
 2529 000b 00       		.byte	0
 2530 000c 0000     		.2byte	0
 2531 000e 0000     		.2byte	0
 2532 0010 00000000 		.4byte	.LFB111
 2533 0014 54000000 		.4byte	.LFE111-.LFB111
 2534 0018 00000000 		.4byte	.LFB135
 2535 001c 70000000 		.4byte	.LFE135-.LFB135
 2536 0020 00000000 		.4byte	.LFB136
 2537 0024 6C000000 		.4byte	.LFE136-.LFB136
 2538 0028 00000000 		.4byte	.LFB137
 2539 002c 4C000000 		.4byte	.LFE137-.LFB137
 2540 0030 00000000 		.4byte	0
 2541 0034 00000000 		.4byte	0
 2542              		.section	.debug_ranges,"",%progbits
 2543              	.Ldebug_ranges0:
 2544 0000 00000000 		.4byte	.LFB111
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 84


 2545 0004 54000000 		.4byte	.LFE111
 2546 0008 00000000 		.4byte	.LFB135
 2547 000c 70000000 		.4byte	.LFE135
 2548 0010 00000000 		.4byte	.LFB136
 2549 0014 6C000000 		.4byte	.LFE136
 2550 0018 00000000 		.4byte	.LFB137
 2551 001c 4C000000 		.4byte	.LFE137
 2552 0020 00000000 		.4byte	0
 2553 0024 00000000 		.4byte	0
 2554              		.section	.debug_line,"",%progbits
 2555              	.Ldebug_line0:
 2556 0000 DD020000 		.section	.debug_str,"MS",%progbits,1
 2556      02006802 
 2556      00000201 
 2556      FB0E0D00 
 2556      01010101 
 2557              	.LASF64:
 2558 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2558      6843746C 
 2558      4D61696E 
 2558      57733146 
 2558      72657100 
 2559              	.LASF170:
 2560 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2560      735F696E 
 2560      74657272 
 2560      75707473 
 2560      5F647730 
 2561              	.LASF305:
 2562 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2562      74635F73 
 2562      7973696E 
 2562      745F7400 
 2563              	.LASF133:
 2564 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2564      5F696E74 
 2564      65727275 
 2564      70745F67 
 2564      70696F5F 
 2565              	.LASF231:
 2566 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2566      6D5F315F 
 2566      696E7465 
 2566      72727570 
 2566      74735F31 
 2567              	.LASF106:
 2568 0074 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2568      6F636B53 
 2568      74617475 
 2568      734F6666 
 2568      73657400 
 2569              	.LASF293:
 2570 0088 43504143 		.ascii	"CPACR\000"
 2570      5200
 2571              	.LASF316:
 2572 008e 63795F64 		.ascii	"cy_device\000"
 2572      65766963 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 85


 2572      6500
 2573              	.LASF250:
 2574 0098 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2574      696E7465 
 2574      72727570 
 2574      74735F31 
 2574      305F4952 
 2575              	.LASF91:
 2576 00af 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2576      73436D30 
 2576      436C6F63 
 2576      6B43746C 
 2576      4F666673 
 2577              	.LASF175:
 2578 00c6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2578      735F696E 
 2578      74657272 
 2578      75707473 
 2578      5F647730 
 2579              	.LASF297:
 2580 00e2 63686172 		.ascii	"char\000"
 2580      00
 2581              	.LASF323:
 2582 00e7 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2582      49435F53 
 2582      65745072 
 2582      696F7269 
 2582      747900
 2583              	.LASF144:
 2584 00fa 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2584      735F696E 
 2584      74657272 
 2584      75707473 
 2584      5F697063 
 2585              	.LASF162:
 2586 0116 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2586      335F696E 
 2586      74657272 
 2586      7570745F 
 2586      4952516E 
 2587              	.LASF131:
 2588 012b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2588      5F696E74 
 2588      65727275 
 2588      7074735F 
 2588      6770696F 
 2589              	.LASF192:
 2590 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2590      735F696E 
 2590      74657272 
 2590      75707473 
 2590      5F647731 
 2591              	.LASF198:
 2592 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2592      735F696E 
 2592      74657272 
 2592      75707473 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 86


 2592      5F647731 
 2593              	.LASF23:
 2594 0181 70657269 		.ascii	"periBase\000"
 2594      42617365 
 2594      00
 2595              	.LASF310:
 2596 018a 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2596      7973496E 
 2596      745F496E 
 2596      697400
 2597              	.LASF99:
 2598 0199 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2598      73436D30 
 2598      4E6D6943 
 2598      746C4F66 
 2598      66736574 
 2599              	.LASF69:
 2600 01ae 64774368 		.ascii	"dwChSize\000"
 2600      53697A65 
 2600      00
 2601              	.LASF300:
 2602 01b7 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2602      5953494E 
 2602      545F5355 
 2602      43434553 
 2602      5300
 2603              	.LASF0:
 2604 01c9 756E7369 		.ascii	"unsigned int\000"
 2604      676E6564 
 2604      20696E74 
 2604      00
 2605              	.LASF154:
 2606 01d6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2606      735F696E 
 2606      74657272 
 2606      75707473 
 2606      5F697063 
 2607              	.LASF51:
 2608 01f3 736D6966 		.ascii	"smifDeviceNr\000"
 2608      44657669 
 2608      63654E72 
 2608      00
 2609              	.LASF81:
 2610 0200 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2610      44697643 
 2610      6D645061 
 2610      54797065 
 2610      53656C50 
 2611              	.LASF223:
 2612 0217 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2612      6D5F315F 
 2612      696E7465 
 2612      72727570 
 2612      74735F37 
 2613              	.LASF287:
 2614 0231 44465352 		.ascii	"DFSR\000"
 2614      00
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 87


 2615              	.LASF10:
 2616 0236 5F5F696E 		.ascii	"__int32_t\000"
 2616      7433325F 
 2616      7400
 2617              	.LASF141:
 2618 0240 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2618      5F696E74 
 2618      65727275 
 2618      70745F63 
 2618      7462735F 
 2619              	.LASF47:
 2620 0259 73727373 		.ascii	"srssNumClkpath\000"
 2620      4E756D43 
 2620      6C6B7061 
 2620      746800
 2621              	.LASF21:
 2622 0268 63707573 		.ascii	"cpussBase\000"
 2622      73426173 
 2622      6500
 2623              	.LASF45:
 2624 0272 63707573 		.ascii	"cpussFmIrq\000"
 2624      73466D49 
 2624      727100
 2625              	.LASF138:
 2626 027d 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2626      5F696E74 
 2626      65727275 
 2626      70745F6D 
 2626      63776474 
 2627              	.LASF120:
 2628 0299 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2628      5F696E74 
 2628      65727275 
 2628      7074735F 
 2628      6770696F 
 2629              	.LASF46:
 2630 02b5 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2630      734E6F74 
 2630      436F6E6E 
 2630      65637465 
 2630      64497271 
 2631              	.LASF181:
 2632 02ca 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2632      735F696E 
 2632      74657272 
 2632      75707473 
 2632      5F647730 
 2633              	.LASF7:
 2634 02e7 73686F72 		.ascii	"short int\000"
 2634      7420696E 
 2634      7400
 2635              	.LASF239:
 2636 02f1 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2636      6D5F315F 
 2636      696E7465 
 2636      72727570 
 2636      74735F32 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 88


 2637              	.LASF237:
 2638 030c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2638      6D5F315F 
 2638      696E7465 
 2638      72727570 
 2638      74735F32 
 2639              	.LASF77:
 2640 0327 70657269 		.ascii	"periTrGrSize\000"
 2640      54724772 
 2640      53697A65 
 2640      00
 2641              	.LASF215:
 2642 0334 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2642      6D5F305F 
 2642      696E7465 
 2642      72727570 
 2642      74735F37 
 2643              	.LASF321:
 2644 034e 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2644      72617465 
 2644      645F536F 
 2644      75726365 
 2644      5C50536F 
 2645 037c 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2645      6E745C63 
 2645      795F7379 
 2645      73696E74 
 2645      2E6300
 2646              	.LASF80:
 2647 038f 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2647      44697643 
 2647      6D645061 
 2647      44697653 
 2647      656C506F 
 2648              	.LASF57:
 2649 03a5 63727970 		.ascii	"cryptoMemSize\000"
 2649      746F4D65 
 2649      6D53697A 
 2649      6500
 2650              	.LASF103:
 2651 03b3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2651      7352616D 
 2651      3143746C 
 2651      3000
 2652              	.LASF184:
 2653 03c1 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2653      735F696E 
 2653      74657272 
 2653      75707473 
 2653      5F647731 
 2654              	.LASF254:
 2655 03dd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2655      696E7465 
 2655      72727570 
 2655      74735F31 
 2655      345F4952 
 2656              	.LASF315:
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 89


 2657 03f4 63757272 		.ascii	"currIsr\000"
 2657      49737200 
 2658              	.LASF210:
 2659 03fc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2659      6D5F305F 
 2659      696E7465 
 2659      72727570 
 2659      74735F32 
 2660              	.LASF116:
 2661 0416 50656E64 		.ascii	"PendSV_IRQn\000"
 2661      53565F49 
 2661      52516E00 
 2662              	.LASF302:
 2663 0422 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2663      6E5F7379 
 2663      73696E74 
 2663      5F737461 
 2663      7475735F 
 2664              	.LASF16:
 2665 0438 696E7431 		.ascii	"int16_t\000"
 2665      365F7400 
 2666              	.LASF79:
 2667 0440 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2667      44697643 
 2667      6D645479 
 2667      70655365 
 2667      6C506F73 
 2668              	.LASF96:
 2669 0455 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2669      73547269 
 2669      6D52616D 
 2669      43746C4F 
 2669      66667365 
 2670              	.LASF247:
 2671 046b 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2671      696E7465 
 2671      72727570 
 2671      74735F37 
 2671      5F495251 
 2672              	.LASF136:
 2673 0481 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2673      385F696E 
 2673      74657272 
 2673      7570745F 
 2673      4952516E 
 2674              	.LASF111:
 2675 0496 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2675      72794D61 
 2675      6E616765 
 2675      6D656E74 
 2675      5F495251 
 2676              	.LASF322:
 2677 04ac 433A5C55 		.ascii	"C:\\Users\\tmj32\\Documents\\TCNJ\\Senior_Project\\"
 2677      73657273 
 2677      5C746D6A 
 2677      33325C44 
 2677      6F63756D 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 90


 2678 04d9 4F736369 		.ascii	"Oscilloscope_Senior_Project\\tcom_engineering\\embe"
 2678      6C6C6F73 
 2678      636F7065 
 2678      5F53656E 
 2678      696F725F 
 2679 050a 645F7377 		.ascii	"d_sw\\tcom_app\\tcom_app_psoc6_lvgl6\\tcom_displ_te"
 2679      5C74636F 
 2679      6D5F6170 
 2679      705C7463 
 2679      6F6D5F61 
 2680 053a 73745F70 		.ascii	"st_psoc6.cydsn\000"
 2680      736F6336 
 2680      2E637964 
 2680      736E00
 2681              	.LASF233:
 2682 0549 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2682      6D5F315F 
 2682      696E7465 
 2682      72727570 
 2682      74735F31 
 2683              	.LASF242:
 2684 0564 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2684      696E7465 
 2684      72727570 
 2684      74735F32 
 2684      5F495251 
 2685              	.LASF19:
 2686 057a 75696E74 		.ascii	"uint32_t\000"
 2686      33325F74 
 2686      00
 2687              	.LASF228:
 2688 0583 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2688      6D5F315F 
 2688      696E7465 
 2688      72727570 
 2688      74735F31 
 2689              	.LASF125:
 2690 059e 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2690      5F696E74 
 2690      65727275 
 2690      7074735F 
 2690      6770696F 
 2691              	.LASF291:
 2692 05ba 4D4D4652 		.ascii	"MMFR\000"
 2692      00
 2693              	.LASF255:
 2694 05bf 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2694      696E7465 
 2694      72727570 
 2694      74735F31 
 2694      355F4952 
 2695              	.LASF89:
 2696 05d6 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2696      50727443 
 2696      66674F75 
 2696      744F6666 
 2696      73657400 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 91


 2697              	.LASF267:
 2698 05ea 49534552 		.ascii	"ISER\000"
 2698      00
 2699              	.LASF205:
 2700 05ef 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2700      735F696E 
 2700      74657272 
 2700      75707473 
 2700      5F636D30 
 2701              	.LASF298:
 2702 060f 666C6F61 		.ascii	"float\000"
 2702      7400
 2703              	.LASF32:
 2704 0615 63727970 		.ascii	"cryptoVersion\000"
 2704      746F5665 
 2704      7273696F 
 2704      6E00
 2705              	.LASF61:
 2706 0623 666C6173 		.ascii	"flashProgramDelay\000"
 2706      6850726F 
 2706      6772616D 
 2706      44656C61 
 2706      7900
 2707              	.LASF163:
 2708 0635 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2708      345F696E 
 2708      74657272 
 2708      7570745F 
 2708      4952516E 
 2709              	.LASF270:
 2710 064a 52534552 		.ascii	"RSERVED1\000"
 2710      56454431 
 2710      00
 2711              	.LASF22:
 2712 0653 666C6173 		.ascii	"flashcBase\000"
 2712      68634261 
 2712      736500
 2713              	.LASF189:
 2714 065e 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2714      735F696E 
 2714      74657272 
 2714      75707473 
 2714      5F647731 
 2715              	.LASF88:
 2716 067a 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2716      50727443 
 2716      6667496E 
 2716      4F666673 
 2716      657400
 2717              	.LASF195:
 2718 068d 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2718      735F696E 
 2718      74657272 
 2718      75707473 
 2718      5F647731 
 2719              	.LASF262:
 2720 06aa 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 92


 2720      696E7465 
 2720      72727570 
 2720      745F6D65 
 2720      645F4952 
 2721              	.LASF60:
 2722 06c1 666C6173 		.ascii	"flashWriteDelay\000"
 2722      68577269 
 2722      74654465 
 2722      6C617900 
 2723              	.LASF14:
 2724 06d1 6C6F6E67 		.ascii	"long long unsigned int\000"
 2724      206C6F6E 
 2724      6720756E 
 2724      7369676E 
 2724      65642069 
 2725              	.LASF85:
 2726 06e8 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2726      44697632 
 2726      345F3543 
 2726      746C4F66 
 2726      66736574 
 2727              	.LASF90:
 2728 06fd 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2728      50727443 
 2728      66675369 
 2728      6F4F6666 
 2728      73657400 
 2729              	.LASF156:
 2730 0711 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2730      735F696E 
 2730      74657272 
 2730      75707473 
 2730      5F697063 
 2731              	.LASF44:
 2732 072e 63707573 		.ascii	"cpussIpc0Irq\000"
 2732      73497063 
 2732      30497271 
 2732      00
 2733              	.LASF139:
 2734 073b 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2734      5F696E74 
 2734      65727275 
 2734      70745F62 
 2734      61636B75 
 2735              	.LASF225:
 2736 0756 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2736      6D5F315F 
 2736      696E7465 
 2736      72727570 
 2736      74735F39 
 2737              	.LASF8:
 2738 0770 5F5F7569 		.ascii	"__uint16_t\000"
 2738      6E743136 
 2738      5F7400
 2739              	.LASF114:
 2740 077b 53564361 		.ascii	"SVCall_IRQn\000"
 2740      6C6C5F49 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 93


 2740      52516E00 
 2741              	.LASF159:
 2742 0787 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2742      305F696E 
 2742      74657272 
 2742      7570745F 
 2742      4952516E 
 2743              	.LASF220:
 2744 079c 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2744      6D5F315F 
 2744      696E7465 
 2744      72727570 
 2744      74735F34 
 2745              	.LASF167:
 2746 07b6 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2746      696E7465 
 2746      72727570 
 2746      745F4952 
 2746      516E00
 2747              	.LASF259:
 2748 07c9 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2748      696C655F 
 2748      696E7465 
 2748      72727570 
 2748      745F4952 
 2749              	.LASF313:
 2750 07e0 70726576 		.ascii	"prevIsr\000"
 2750      49737200 
 2751              	.LASF129:
 2752 07e8 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2752      5F696E74 
 2752      65727275 
 2752      7074735F 
 2752      6770696F 
 2753              	.LASF151:
 2754 0805 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2754      735F696E 
 2754      74657272 
 2754      75707473 
 2754      5F697063 
 2755              	.LASF200:
 2756 0821 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2756      735F696E 
 2756      74657272 
 2756      75707473 
 2756      5F666175 
 2757              	.LASF66:
 2758 083f 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2758      6843746C 
 2758      4D61696E 
 2758      57733346 
 2758      72657100 
 2759              	.LASF266:
 2760 0853 4952516E 		.ascii	"IRQn_Type\000"
 2760      5F547970 
 2760      6500
 2761              	.LASF48:
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 94


 2762 085d 73727373 		.ascii	"srssNumPll\000"
 2762      4E756D50 
 2762      6C6C00
 2763              	.LASF251:
 2764 0868 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2764      696E7465 
 2764      72727570 
 2764      74735F31 
 2764      315F4952 
 2765              	.LASF145:
 2766 087f 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2766      735F696E 
 2766      74657272 
 2766      75707473 
 2766      5F697063 
 2767              	.LASF245:
 2768 089b 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2768      696E7465 
 2768      72727570 
 2768      74735F35 
 2768      5F495251 
 2769              	.LASF212:
 2770 08b1 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2770      6D5F305F 
 2770      696E7465 
 2770      72727570 
 2770      74735F34 
 2771              	.LASF284:
 2772 08cb 53484353 		.ascii	"SHCSR\000"
 2772      5200
 2773              	.LASF59:
 2774 08d1 666C6173 		.ascii	"flashPipeRequired\000"
 2774      68506970 
 2774      65526571 
 2774      75697265 
 2774      6400
 2775              	.LASF74:
 2776 08e3 70657269 		.ascii	"periTrCmdOffset\000"
 2776      5472436D 
 2776      644F6666 
 2776      73657400 
 2777              	.LASF280:
 2778 08f3 43505549 		.ascii	"CPUID\000"
 2778      4400
 2779              	.LASF49:
 2780 08f9 73727373 		.ascii	"srssNumHfroot\000"
 2780      4E756D48 
 2780      66726F6F 
 2780      7400
 2781              	.LASF63:
 2782 0907 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2782      6843746C 
 2782      4D61696E 
 2782      57733046 
 2782      72657100 
 2783              	.LASF257:
 2784 091b 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 95


 2784      6F73735F 
 2784      696E7465 
 2784      72727570 
 2784      745F6932 
 2785              	.LASF27:
 2786 0936 6770696F 		.ascii	"gpioBase\000"
 2786      42617365 
 2786      00
 2787              	.LASF264:
 2788 093f 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2788      5F696E74 
 2788      65727275 
 2788      70745F64 
 2788      6163735F 
 2789              	.LASF217:
 2790 0958 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2790      6D5F315F 
 2790      696E7465 
 2790      72727570 
 2790      74735F31 
 2791              	.LASF244:
 2792 0972 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2792      696E7465 
 2792      72727570 
 2792      74735F34 
 2792      5F495251 
 2793              	.LASF258:
 2794 0988 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2794      6F73735F 
 2794      696E7465 
 2794      72727570 
 2794      745F7064 
 2795              	.LASF178:
 2796 09a3 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2796      735F696E 
 2796      74657272 
 2796      75707473 
 2796      5F647730 
 2797              	.LASF230:
 2798 09c0 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2798      6D5F315F 
 2798      696E7465 
 2798      72727570 
 2798      74735F31 
 2799              	.LASF127:
 2800 09db 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2800      5F696E74 
 2800      65727275 
 2800      7074735F 
 2800      6770696F 
 2801              	.LASF98:
 2802 09f7 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2802      73537973 
 2802      5469636B 
 2802      43746C4F 
 2802      66667365 
 2803              	.LASF54:
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 96


 2804 0a0d 75646250 		.ascii	"udbPresent\000"
 2804      72657365 
 2804      6E7400
 2805              	.LASF72:
 2806 0a18 64775374 		.ascii	"dwStatusChIdxPos\000"
 2806      61747573 
 2806      43684964 
 2806      78506F73 
 2806      00
 2807              	.LASF174:
 2808 0a29 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2808      735F696E 
 2808      74657272 
 2808      75707473 
 2808      5F647730 
 2809              	.LASF122:
 2810 0a45 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2810      5F696E74 
 2810      65727275 
 2810      7074735F 
 2810      6770696F 
 2811              	.LASF128:
 2812 0a61 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2812      5F696E74 
 2812      65727275 
 2812      7074735F 
 2812      6770696F 
 2813              	.LASF286:
 2814 0a7e 48465352 		.ascii	"HFSR\000"
 2814      00
 2815              	.LASF183:
 2816 0a83 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2816      735F696E 
 2816      74657272 
 2816      75707473 
 2816      5F647730 
 2817              	.LASF140:
 2818 0aa0 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2818      5F696E74 
 2818      65727275 
 2818      70745F49 
 2818      52516E00 
 2819              	.LASF43:
 2820 0ab4 63707573 		.ascii	"cpussFlashPaSize\000"
 2820      73466C61 
 2820      73685061 
 2820      53697A65 
 2820      00
 2821              	.LASF191:
 2822 0ac5 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2822      735F696E 
 2822      74657272 
 2822      75707473 
 2822      5F647731 
 2823              	.LASF197:
 2824 0ae1 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2824      735F696E 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 97


 2824      74657272 
 2824      75707473 
 2824      5F647731 
 2825              	.LASF169:
 2826 0afe 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2826      735F696E 
 2826      74657272 
 2826      75707473 
 2826      5F647730 
 2827              	.LASF84:
 2828 0b1a 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2828      44697631 
 2828      365F3543 
 2828      746C4F66 
 2828      66736574 
 2829              	.LASF265:
 2830 0b2f 756E636F 		.ascii	"unconnected_IRQn\000"
 2830      6E6E6563 
 2830      7465645F 
 2830      4952516E 
 2830      00
 2831              	.LASF186:
 2832 0b40 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2832      735F696E 
 2832      74657272 
 2832      75707473 
 2832      5F647731 
 2833              	.LASF55:
 2834 0b5c 73797350 		.ascii	"sysPmSimoPresent\000"
 2834      6D53696D 
 2834      6F507265 
 2834      73656E74 
 2834      00
 2835              	.LASF314:
 2836 0b6d 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 2836      7973496E 
 2836      745F4765 
 2836      74566563 
 2836      746F7200 
 2837              	.LASF263:
 2838 0b81 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2838      696E7465 
 2838      72727570 
 2838      745F6C6F 
 2838      5F495251 
 2839              	.LASF283:
 2840 0b97 41495243 		.ascii	"AIRCR\000"
 2840      5200
 2841              	.LASF153:
 2842 0b9d 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2842      735F696E 
 2842      74657272 
 2842      75707473 
 2842      5F697063 
 2843              	.LASF203:
 2844 0bba 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2844      735F696E 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 98


 2844      74657272 
 2844      7570745F 
 2844      666D5F49 
 2845              	.LASF222:
 2846 0bd2 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2846      6D5F315F 
 2846      696E7465 
 2846      72727570 
 2846      74735F36 
 2847              	.LASF249:
 2848 0bec 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2848      696E7465 
 2848      72727570 
 2848      74735F39 
 2848      5F495251 
 2849              	.LASF73:
 2850 0c02 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2850      61747573 
 2850      43684964 
 2850      784D736B 
 2850      00
 2851              	.LASF253:
 2852 0c13 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2852      696E7465 
 2852      72727570 
 2852      74735F31 
 2852      335F4952 
 2853              	.LASF15:
 2854 0c2a 75696E74 		.ascii	"uint8_t\000"
 2854      385F7400 
 2855              	.LASF312:
 2856 0c32 73746174 		.ascii	"status\000"
 2856      757300
 2857              	.LASF235:
 2858 0c39 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2858      6D5F315F 
 2858      696E7465 
 2858      72727570 
 2858      74735F31 
 2859              	.LASF303:
 2860 0c54 696E7472 		.ascii	"intrSrc\000"
 2860      53726300 
 2861              	.LASF78:
 2862 0c5c 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2862      44697643 
 2862      6D644469 
 2862      7653656C 
 2862      4D736B00 
 2863              	.LASF137:
 2864 0c70 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2864      5F696E74 
 2864      65727275 
 2864      70745F6D 
 2864      63776474 
 2865              	.LASF273:
 2866 0c8c 49435052 		.ascii	"ICPR\000"
 2866      00
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 99


 2867              	.LASF86:
 2868 0c91 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2868      50727449 
 2868      6E747243 
 2868      66674F66 
 2868      66736574 
 2869              	.LASF135:
 2870 0ca6 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2870      6D705F69 
 2870      6E746572 
 2870      72757074 
 2870      5F495251 
 2871              	.LASF102:
 2872 0cbc 63707573 		.ascii	"cpussRam0Ctl0\000"
 2872      7352616D 
 2872      3043746C 
 2872      3000
 2873              	.LASF1:
 2874 0cca 6C6F6E67 		.ascii	"long long int\000"
 2874      206C6F6E 
 2874      6720696E 
 2874      7400
 2875              	.LASF29:
 2876 0cd8 69706342 		.ascii	"ipcBase\000"
 2876      61736500 
 2877              	.LASF70:
 2878 0ce0 64774368 		.ascii	"dwChCtlPrioPos\000"
 2878      43746C50 
 2878      72696F50 
 2878      6F7300
 2879              	.LASF30:
 2880 0cef 63727970 		.ascii	"cryptoBase\000"
 2880      746F4261 
 2880      736500
 2881              	.LASF143:
 2882 0cfa 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2882      735F696E 
 2882      74657272 
 2882      75707473 
 2882      5F697063 
 2883              	.LASF108:
 2884 0d16 52657365 		.ascii	"Reset_IRQn\000"
 2884      745F4952 
 2884      516E00
 2885              	.LASF209:
 2886 0d21 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2886      6D5F305F 
 2886      696E7465 
 2886      72727570 
 2886      74735F31 
 2887              	.LASF285:
 2888 0d3b 43465352 		.ascii	"CFSR\000"
 2888      00
 2889              	.LASF164:
 2890 0d40 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2890      355F696E 
 2890      74657272 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 100


 2890      7570745F 
 2890      4952516E 
 2891              	.LASF158:
 2892 0d55 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2892      735F696E 
 2892      74657272 
 2892      75707473 
 2892      5F697063 
 2893              	.LASF6:
 2894 0d72 5F5F696E 		.ascii	"__int16_t\000"
 2894      7431365F 
 2894      7400
 2895              	.LASF50:
 2896 0d7c 70657269 		.ascii	"periClockNr\000"
 2896      436C6F63 
 2896      6B4E7200 
 2897              	.LASF26:
 2898 0d88 6873696F 		.ascii	"hsiomBase\000"
 2898      6D426173 
 2898      6500
 2899              	.LASF112:
 2900 0d92 42757346 		.ascii	"BusFault_IRQn\000"
 2900      61756C74 
 2900      5F495251 
 2900      6E00
 2901              	.LASF92:
 2902 0da0 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2902      73436D34 
 2902      436C6F63 
 2902      6B43746C 
 2902      4F666673 
 2903              	.LASF76:
 2904 0db7 70657269 		.ascii	"periTrGrOffset\000"
 2904      54724772 
 2904      4F666673 
 2904      657400
 2905              	.LASF241:
 2906 0dc6 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2906      696E7465 
 2906      72727570 
 2906      74735F31 
 2906      5F495251 
 2907              	.LASF42:
 2908 0ddc 63707573 		.ascii	"cpussDwChNr\000"
 2908      73447743 
 2908      684E7200 
 2909              	.LASF261:
 2910 0de8 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2910      696E7465 
 2910      72727570 
 2910      745F6869 
 2910      5F495251 
 2911              	.LASF309:
 2912 0dfe 75736572 		.ascii	"userIsr\000"
 2912      49737200 
 2913              	.LASF160:
 2914 0e06 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 101


 2914      315F696E 
 2914      74657272 
 2914      7570745F 
 2914      4952516E 
 2915              	.LASF227:
 2916 0e1b 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2916      6D5F315F 
 2916      696E7465 
 2916      72727570 
 2916      74735F31 
 2917              	.LASF124:
 2918 0e36 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2918      5F696E74 
 2918      65727275 
 2918      7074735F 
 2918      6770696F 
 2919              	.LASF40:
 2920 0e52 63707573 		.ascii	"cpussIpcNr\000"
 2920      73497063 
 2920      4E7200
 2921              	.LASF93:
 2922 0e5d 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2922      73436D34 
 2922      53746174 
 2922      75734F66 
 2922      66736574 
 2923              	.LASF204:
 2924 0e72 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2924      735F696E 
 2924      74657272 
 2924      75707473 
 2924      5F636D30 
 2925              	.LASF193:
 2926 0e92 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2926      735F696E 
 2926      74657272 
 2926      75707473 
 2926      5F647731 
 2927              	.LASF177:
 2928 0eae 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2928      735F696E 
 2928      74657272 
 2928      75707473 
 2928      5F647730 
 2929              	.LASF171:
 2930 0eca 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2930      735F696E 
 2930      74657272 
 2930      75707473 
 2930      5F647730 
 2931              	.LASF104:
 2932 0ee6 63707573 		.ascii	"cpussRam2Ctl0\000"
 2932      7352616D 
 2932      3243746C 
 2932      3000
 2933              	.LASF119:
 2934 0ef4 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 102


 2934      5F696E74 
 2934      65727275 
 2934      7074735F 
 2934      6770696F 
 2935              	.LASF319:
 2936 0f10 5F5F7261 		.ascii	"__ramVectors\000"
 2936      6D566563 
 2936      746F7273 
 2936      00
 2937              	.LASF180:
 2938 0f1d 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2938      735F696E 
 2938      74657272 
 2938      75707473 
 2938      5F647730 
 2939              	.LASF290:
 2940 0f3a 41465352 		.ascii	"AFSR\000"
 2940      00
 2941              	.LASF188:
 2942 0f3f 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2942      735F696E 
 2942      74657272 
 2942      75707473 
 2942      5F647731 
 2943              	.LASF194:
 2944 0f5b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2944      735F696E 
 2944      74657272 
 2944      75707473 
 2944      5F647731 
 2945              	.LASF214:
 2946 0f78 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2946      6D5F305F 
 2946      696E7465 
 2946      72727570 
 2946      74735F36 
 2947              	.LASF83:
 2948 0f92 70657269 		.ascii	"periDiv16CtlOffset\000"
 2948      44697631 
 2948      3643746C 
 2948      4F666673 
 2948      657400
 2949              	.LASF224:
 2950 0fa5 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2950      6D5F315F 
 2950      696E7465 
 2950      72727570 
 2950      74735F38 
 2951              	.LASF9:
 2952 0fbf 73686F72 		.ascii	"short unsigned int\000"
 2952      7420756E 
 2952      7369676E 
 2952      65642069 
 2952      6E7400
 2953              	.LASF2:
 2954 0fd2 6C6F6E67 		.ascii	"long double\000"
 2954      20646F75 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 103


 2954      626C6500 
 2955              	.LASF17:
 2956 0fde 75696E74 		.ascii	"uint16_t\000"
 2956      31365F74 
 2956      00
 2957              	.LASF306:
 2958 0fe7 4952516E 		.ascii	"IRQn\000"
 2958      00
 2959              	.LASF75:
 2960 0fec 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2960      5472436D 
 2960      64477253 
 2960      656C4D73 
 2960      6B00
 2961              	.LASF207:
 2962 0ffe 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2962      735F696E 
 2962      74657272 
 2962      75707473 
 2962      5F636D34 
 2963              	.LASF219:
 2964 101e 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2964      6D5F315F 
 2964      696E7465 
 2964      72727570 
 2964      74735F33 
 2965              	.LASF246:
 2966 1038 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2966      696E7465 
 2966      72727570 
 2966      74735F36 
 2966      5F495251 
 2967              	.LASF278:
 2968 104e 53544952 		.ascii	"STIR\000"
 2968      00
 2969              	.LASF71:
 2970 1053 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2970      43746C50 
 2970      7265656D 
 2970      70746162 
 2970      6C65506F 
 2971              	.LASF33:
 2972 1069 64775665 		.ascii	"dwVersion\000"
 2972      7273696F 
 2972      6E00
 2973              	.LASF232:
 2974 1073 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2974      6D5F315F 
 2974      696E7465 
 2974      72727570 
 2974      74735F31 
 2975              	.LASF288:
 2976 108e 4D4D4641 		.ascii	"MMFAR\000"
 2976      5200
 2977              	.LASF150:
 2978 1094 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2978      735F696E 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 104


 2978      74657272 
 2978      75707473 
 2978      5F697063 
 2979              	.LASF308:
 2980 10b0 636F6E66 		.ascii	"config\000"
 2980      696700
 2981              	.LASF20:
 2982 10b7 73697A65 		.ascii	"sizetype\000"
 2982      74797065 
 2982      00
 2983              	.LASF100:
 2984 10c0 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2984      73436D34 
 2984      4E6D6943 
 2984      746C4F66 
 2984      66736574 
 2985              	.LASF268:
 2986 10d5 52455345 		.ascii	"RESERVED0\000"
 2986      52564544 
 2986      3000
 2987              	.LASF82:
 2988 10df 70657269 		.ascii	"periDiv8CtlOffset\000"
 2988      44697638 
 2988      43746C4F 
 2988      66667365 
 2988      7400
 2989              	.LASF272:
 2990 10f1 52455345 		.ascii	"RESERVED2\000"
 2990      52564544 
 2990      3200
 2991              	.LASF274:
 2992 10fb 52455345 		.ascii	"RESERVED3\000"
 2992      52564544 
 2992      3300
 2993              	.LASF276:
 2994 1105 52455345 		.ascii	"RESERVED4\000"
 2994      52564544 
 2994      3400
 2995              	.LASF277:
 2996 110f 52455345 		.ascii	"RESERVED5\000"
 2996      52564544 
 2996      3500
 2997              	.LASF130:
 2998 1119 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2998      5F696E74 
 2998      65727275 
 2998      7074735F 
 2998      6770696F 
 2999              	.LASF142:
 3000 1136 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3000      735F696E 
 3000      74657272 
 3000      7570745F 
 3000      4952516E 
 3001              	.LASF11:
 3002 114b 6C6F6E67 		.ascii	"long int\000"
 3002      20696E74 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 105


 3002      00
 3003              	.LASF199:
 3004 1154 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3004      735F696E 
 3004      74657272 
 3004      75707473 
 3004      5F647731 
 3005              	.LASF31:
 3006 1171 63707573 		.ascii	"cpussVersion\000"
 3006      73566572 
 3006      73696F6E 
 3006      00
 3007              	.LASF317:
 3008 117e 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3008      52784275 
 3008      66666572 
 3008      00
 3009              	.LASF35:
 3010 118b 6770696F 		.ascii	"gpioVersion\000"
 3010      56657273 
 3010      696F6E00 
 3011              	.LASF109:
 3012 1197 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3012      61736B61 
 3012      626C6549 
 3012      6E745F49 
 3012      52516E00 
 3013              	.LASF236:
 3014 11ab 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3014      6D5F315F 
 3014      696E7465 
 3014      72727570 
 3014      74735F32 
 3015              	.LASF34:
 3016 11c6 666C6173 		.ascii	"flashcVersion\000"
 3016      68635665 
 3016      7273696F 
 3016      6E00
 3017              	.LASF56:
 3018 11d4 70726F74 		.ascii	"protBusMasterMask\000"
 3018      4275734D 
 3018      61737465 
 3018      724D6173 
 3018      6B00
 3019              	.LASF25:
 3020 11e6 70726F74 		.ascii	"protBase\000"
 3020      42617365 
 3020      00
 3021              	.LASF165:
 3022 11ef 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3022      365F696E 
 3022      74657272 
 3022      7570745F 
 3022      4952516E 
 3023              	.LASF301:
 3024 1204 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 3024      5953494E 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 106


 3024      545F4241 
 3024      445F5041 
 3024      52414D00 
 3025              	.LASF307:
 3026 1218 7072696F 		.ascii	"priority\000"
 3026      72697479 
 3026      00
 3027              	.LASF296:
 3028 1221 63686172 		.ascii	"char_t\000"
 3028      5F7400
 3029              	.LASF155:
 3030 1228 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3030      735F696E 
 3030      74657272 
 3030      75707473 
 3030      5F697063 
 3031              	.LASF132:
 3032 1245 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3032      5F696E74 
 3032      65727275 
 3032      7074735F 
 3032      6770696F 
 3033              	.LASF149:
 3034 1262 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3034      735F696E 
 3034      74657272 
 3034      75707473 
 3034      5F697063 
 3035              	.LASF196:
 3036 127e 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3036      735F696E 
 3036      74657272 
 3036      75707473 
 3036      5F647731 
 3037              	.LASF126:
 3038 129b 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3038      5F696E74 
 3038      65727275 
 3038      7074735F 
 3038      6770696F 
 3039              	.LASF148:
 3040 12b7 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3040      735F696E 
 3040      74657272 
 3040      75707473 
 3040      5F697063 
 3041              	.LASF95:
 3042 12d3 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3042      73436D34 
 3042      50777243 
 3042      746C4F66 
 3042      66736574 
 3043              	.LASF260:
 3044 12e8 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3044      5F696E74 
 3044      65727275 
 3044      70745F49 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 107


 3044      52516E00 
 3045              	.LASF161:
 3046 12fc 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3046      325F696E 
 3046      74657272 
 3046      7570745F 
 3046      4952516E 
 3047              	.LASF279:
 3048 1311 4E564943 		.ascii	"NVIC_Type\000"
 3048      5F547970 
 3048      6500
 3049              	.LASF294:
 3050 131b 5343425F 		.ascii	"SCB_Type\000"
 3050      54797065 
 3050      00
 3051              	.LASF289:
 3052 1324 42464152 		.ascii	"BFAR\000"
 3052      00
 3053              	.LASF121:
 3054 1329 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3054      5F696E74 
 3054      65727275 
 3054      7074735F 
 3054      6770696F 
 3055              	.LASF182:
 3056 1345 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3056      735F696E 
 3056      74657272 
 3056      75707473 
 3056      5F647730 
 3057              	.LASF52:
 3058 1362 70617373 		.ascii	"passSarChannels\000"
 3058      53617243 
 3058      68616E6E 
 3058      656C7300 
 3059              	.LASF282:
 3060 1372 56544F52 		.ascii	"VTOR\000"
 3060      00
 3061              	.LASF39:
 3062 1377 70726F74 		.ascii	"protVersion\000"
 3062      56657273 
 3062      696F6E00 
 3063              	.LASF190:
 3064 1383 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3064      735F696E 
 3064      74657272 
 3064      75707473 
 3064      5F647731 
 3065              	.LASF238:
 3066 139f 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3066      6D5F315F 
 3066      696E7465 
 3066      72727570 
 3066      74735F32 
 3067              	.LASF168:
 3068 13ba 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3068      735F696E 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 108


 3068      74657272 
 3068      75707473 
 3068      5F647730 
 3069              	.LASF97:
 3070 13d6 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3070      73547269 
 3070      6D526F6D 
 3070      43746C4F 
 3070      66667365 
 3071              	.LASF304:
 3072 13ec 696E7472 		.ascii	"intrPriority\000"
 3072      5072696F 
 3072      72697479 
 3072      00
 3073              	.LASF252:
 3074 13f9 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3074      696E7465 
 3074      72727570 
 3074      74735F31 
 3074      325F4952 
 3075              	.LASF117:
 3076 1410 53797354 		.ascii	"SysTick_IRQn\000"
 3076      69636B5F 
 3076      4952516E 
 3076      00
 3077              	.LASF36:
 3078 141d 6873696F 		.ascii	"hsiomVersion\000"
 3078      6D566572 
 3078      73696F6E 
 3078      00
 3079              	.LASF281:
 3080 142a 49435352 		.ascii	"ICSR\000"
 3080      00
 3081              	.LASF185:
 3082 142f 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3082      735F696E 
 3082      74657272 
 3082      75707473 
 3082      5F647731 
 3083              	.LASF105:
 3084 144b 69706353 		.ascii	"ipcStructSize\000"
 3084      74727563 
 3084      7453697A 
 3084      6500
 3085              	.LASF13:
 3086 1459 6C6F6E67 		.ascii	"long unsigned int\000"
 3086      20756E73 
 3086      69676E65 
 3086      6420696E 
 3086      7400
 3087              	.LASF211:
 3088 146b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3088      6D5F305F 
 3088      696E7465 
 3088      72727570 
 3088      74735F33 
 3089              	.LASF101:
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 109


 3090 1485 63707573 		.ascii	"cpussRomCtl\000"
 3090      73526F6D 
 3090      43746C00 
 3091              	.LASF172:
 3092 1491 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3092      735F696E 
 3092      74657272 
 3092      75707473 
 3092      5F647730 
 3093              	.LASF18:
 3094 14ad 696E7433 		.ascii	"int32_t\000"
 3094      325F7400 
 3095              	.LASF107:
 3096 14b5 63795F73 		.ascii	"cy_stc_device_t\000"
 3096      74635F64 
 3096      65766963 
 3096      655F7400 
 3097              	.LASF221:
 3098 14c5 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3098      6D5F315F 
 3098      696E7465 
 3098      72727570 
 3098      74735F35 
 3099              	.LASF248:
 3100 14df 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3100      696E7465 
 3100      72727570 
 3100      74735F38 
 3100      5F495251 
 3101              	.LASF24:
 3102 14f5 75646242 		.ascii	"udbBase\000"
 3102      61736500 
 3103              	.LASF94:
 3104 14fd 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3104      73436D30 
 3104      53746174 
 3104      75734F66 
 3104      66736574 
 3105              	.LASF234:
 3106 1512 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3106      6D5F315F 
 3106      696E7465 
 3106      72727570 
 3106      74735F31 
 3107              	.LASF115:
 3108 152d 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3108      674D6F6E 
 3108      69746F72 
 3108      5F495251 
 3108      6E00
 3109              	.LASF113:
 3110 153f 55736167 		.ascii	"UsageFault_IRQn\000"
 3110      65466175 
 3110      6C745F49 
 3110      52516E00 
 3111              	.LASF216:
 3112 154f 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 110


 3112      6D5F315F 
 3112      696E7465 
 3112      72727570 
 3112      74735F30 
 3113              	.LASF243:
 3114 1569 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3114      696E7465 
 3114      72727570 
 3114      74735F33 
 3114      5F495251 
 3115              	.LASF4:
 3116 157f 756E7369 		.ascii	"unsigned char\000"
 3116      676E6564 
 3116      20636861 
 3116      7200
 3117              	.LASF12:
 3118 158d 5F5F7569 		.ascii	"__uint32_t\000"
 3118      6E743332 
 3118      5F7400
 3119              	.LASF295:
 3120 1598 63795F69 		.ascii	"cy_israddress\000"
 3120      73726164 
 3120      64726573 
 3120      7300
 3121              	.LASF229:
 3122 15a6 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3122      6D5F315F 
 3122      696E7465 
 3122      72727570 
 3122      74735F31 
 3123              	.LASF147:
 3124 15c1 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3124      735F696E 
 3124      74657272 
 3124      75707473 
 3124      5F697063 
 3125              	.LASF62:
 3126 15dd 666C6173 		.ascii	"flashEraseDelay\000"
 3126      68457261 
 3126      73654465 
 3126      6C617900 
 3127              	.LASF173:
 3128 15ed 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3128      735F696E 
 3128      74657272 
 3128      75707473 
 3128      5F647730 
 3129              	.LASF68:
 3130 1609 64774368 		.ascii	"dwChOffset\000"
 3130      4F666673 
 3130      657400
 3131              	.LASF269:
 3132 1614 49434552 		.ascii	"ICER\000"
 3132      00
 3133              	.LASF275:
 3134 1619 49414252 		.ascii	"IABR\000"
 3134      00
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 111


 3135              	.LASF311:
 3136 161e 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3136      7973496E 
 3136      745F5365 
 3136      74566563 
 3136      746F7200 
 3137              	.LASF134:
 3138 1632 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3138      5F696E74 
 3138      65727275 
 3138      70745F76 
 3138      64645F49 
 3139              	.LASF5:
 3140 164a 5F5F7569 		.ascii	"__uint8_t\000"
 3140      6E74385F 
 3140      7400
 3141              	.LASF157:
 3142 1654 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3142      735F696E 
 3142      74657272 
 3142      75707473 
 3142      5F697063 
 3143              	.LASF292:
 3144 1671 49534152 		.ascii	"ISAR\000"
 3144      00
 3145              	.LASF58:
 3146 1676 666C6173 		.ascii	"flashRwwRequired\000"
 3146      68527777 
 3146      52657175 
 3146      69726564 
 3146      00
 3147              	.LASF87:
 3148 1687 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3148      50727443 
 3148      66674F66 
 3148      66736574 
 3148      00
 3149              	.LASF53:
 3150 1698 65704D6F 		.ascii	"epMonitorNr\000"
 3150      6E69746F 
 3150      724E7200 
 3151              	.LASF176:
 3152 16a4 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3152      735F696E 
 3152      74657272 
 3152      75707473 
 3152      5F647730 
 3153              	.LASF110:
 3154 16c0 48617264 		.ascii	"HardFault_IRQn\000"
 3154      4661756C 
 3154      745F4952 
 3154      516E00
 3155              	.LASF3:
 3156 16cf 7369676E 		.ascii	"signed char\000"
 3156      65642063 
 3156      68617200 
 3157              	.LASF256:
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 112


 3158 16db 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3158      5F696E74 
 3158      65727275 
 3158      70745F73 
 3158      61725F49 
 3159              	.LASF240:
 3160 16f3 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3160      696E7465 
 3160      72727570 
 3160      74735F30 
 3160      5F495251 
 3161              	.LASF41:
 3162 1709 63707573 		.ascii	"cpussIpcIrqNr\000"
 3162      73497063 
 3162      4972714E 
 3162      7200
 3163              	.LASF318:
 3164 1717 5F5F5665 		.ascii	"__Vectors\000"
 3164      63746F72 
 3164      7300
 3165              	.LASF226:
 3166 1721 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3166      6D5F315F 
 3166      696E7465 
 3166      72727570 
 3166      74735F31 
 3167              	.LASF123:
 3168 173c 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3168      5F696E74 
 3168      65727275 
 3168      7074735F 
 3168      6770696F 
 3169              	.LASF152:
 3170 1758 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3170      735F696E 
 3170      74657272 
 3170      75707473 
 3170      5F697063 
 3171              	.LASF271:
 3172 1774 49535052 		.ascii	"ISPR\000"
 3172      00
 3173              	.LASF38:
 3174 1779 70657269 		.ascii	"periVersion\000"
 3174      56657273 
 3174      696F6E00 
 3175              	.LASF201:
 3176 1785 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3176      735F696E 
 3176      74657272 
 3176      75707473 
 3176      5F666175 
 3177              	.LASF299:
 3178 17a3 646F7562 		.ascii	"double\000"
 3178      6C6500
 3179              	.LASF28:
 3180 17aa 70617373 		.ascii	"passBase\000"
 3180      42617365 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 113


 3180      00
 3181              	.LASF65:
 3182 17b3 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3182      6843746C 
 3182      4D61696E 
 3182      57733246 
 3182      72657100 
 3183              	.LASF118:
 3184 17c7 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3184      5F696E74 
 3184      65727275 
 3184      7074735F 
 3184      6770696F 
 3185              	.LASF179:
 3186 17e3 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3186      735F696E 
 3186      74657272 
 3186      75707473 
 3186      5F647730 
 3187              	.LASF67:
 3188 1800 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3188      6843746C 
 3188      4D61696E 
 3188      57733446 
 3188      72657100 
 3189              	.LASF187:
 3190 1814 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3190      735F696E 
 3190      74657272 
 3190      75707473 
 3190      5F647731 
 3191              	.LASF213:
 3192 1830 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3192      6D5F305F 
 3192      696E7465 
 3192      72727570 
 3192      74735F35 
 3193              	.LASF320:
 3194 184a 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3194      43313120 
 3194      352E342E 
 3194      31203230 
 3194      31363036 
 3195 187d 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3195      20726576 
 3195      6973696F 
 3195      6E203233 
 3195      37373135 
 3196 18b0 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -O0 -ffunction-s"
 3196      70202D6D 
 3196      6670753D 
 3196      66707634 
 3196      2D73702D 
 3197 18e3 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3197      6F6E7320 
 3197      2D666661 
 3197      742D6C74 
ARM GAS  C:\Users\tmj32\AppData\Local\Temp\ccI3flpy.s 			page 114


 3197      6F2D6F62 
 3198              	.LASF202:
 3199 18fd 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3199      735F696E 
 3199      74657272 
 3199      7570745F 
 3199      63727970 
 3200              	.LASF208:
 3201 1919 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3201      6D5F305F 
 3201      696E7465 
 3201      72727570 
 3201      74735F30 
 3202              	.LASF37:
 3203 1933 69706356 		.ascii	"ipcVersion\000"
 3203      65727369 
 3203      6F6E00
 3204              	.LASF146:
 3205 193e 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3205      735F696E 
 3205      74657272 
 3205      75707473 
 3205      5F697063 
 3206              	.LASF166:
 3207 195a 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3207      375F696E 
 3207      74657272 
 3207      7570745F 
 3207      4952516E 
 3208              	.LASF206:
 3209 196f 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3209      735F696E 
 3209      74657272 
 3209      75707473 
 3209      5F636D34 
 3210              	.LASF218:
 3211 198f 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3211      6D5F315F 
 3211      696E7465 
 3211      72727570 
 3211      74735F32 
 3212              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
