gate
ssl
excitable
migses
gses
mies
wies
mges
faults
xnor
nand
circuit
gates
xor
sigses
wie
stuck
attachment
errors
eges
eies
irredundant
netlist
ices
injected
coverage
migse
atpg
module
inputs
detected
gse
redundant
verification
circuits
mie
detects
gi
fault
null
mg
undetectable
eie
gces
mge
odd
tests
det
net
missing
detectable
eg
replacement
fanout
controllable
74181
combinational
observable
detect
redundancy
wrong
inverter
ege
sensitizable
asaad
hayes
buf
partially
substitution
ice
uncontrollable
nor
testing
vectors
7485
c432nr
esim
c499nr
sigse
detection
mi
forced
74283
dundant
campenhout
wi
nonempty
undetected
100
abadir
ssl faults
test set
complete test
design errors
gate g
partially excitable
for ssl
v null
design error
a gate
and wies
net attachment
test sets
mies and
v odd
attachment module
fully excitable
for mies
the circuit
input gate
stuck at
design verification
excitable gate
v all
the gate
100 0
null v
migses and
n input
set for
or nor
inputs of
even v
wrong input
into ssl
for gses
ssl fault
injected ssl
v even
det d
and nand
test vectors
nand or
c sets
detects all
even even
excitable by
count errors
and mges
for migses
strong partially
replacement module
detected by
circuit c
coverage of
the gates
gate substitution
xor and
a circuit
test for
nand gate
migses in
wies is
weak partially
gate is
a complete
and gate
a test
primary output
xor xnor
controllable by
g g
sets for
at 0
g 3
gate can
and nor
testing for
an and
be detected
atpg tools
or nand
detect all
g is
of g
the test
test generation
the coverage
ssl irredundant
input count
complete test set
a complete test
for ssl faults
test set for
a gate g
mies and wies
net attachment module
set for ssl
an n input
test sets for
v null v
stuck at 0
the net attachment
into ssl faults
n input gate
of design errors
the inputs of
strong partially excitable
partially excitable gate
inputs of g
of a gate
complete test sets
weak partially excitable
observable at g
migses and mges
in a circuit
in the circuit
and nand or
to a primary
a primary output
and or nand
g 3 is
stuck at 1
a test set
at the inputs
a circuit c
ssl faults the
the injected ssl
even v null
injected ssl fault
v odd and
nand or and
or and nor
v all v
is excitable by
and wies is
of tests needed
one from v
set for mies
input gate can
be forced at
forced at the
set size det
size det d
a test for
detected by a
gate g is
sets for ssl
design errors are
gate g that
be detected by
number of tests
output of g
test set size
the gates are
the coverage of
the input of
the circuit is
the detection of
the test set
to test for
can be forced
an and or
gate can be
test set t
test for an
at the input
gate design error
xor or xnor
fully excitable or
and v all
fully excitable gate
odd and v
p stuck at
design error detection
even even v
ssl fault in
gate count errors
injected ssl faults
sets v null
