# Documentation  RISC V core Based on TL verilog 

## LAB SUBMISSION

### DAY 1 AND 2



### DAY 3

### DAY 4

### DAY 5

## Learnings and Observation
Tools:

Installation:

### Concepts covered


## Conclusion
