#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May  5 21:03:32 2024
# Process ID: 20824
# Current directory: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1
# Command line: vivado.exe -log axi_2x1_mux.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_2x1_mux.tcl
# Log file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/axi_2x1_mux.vds
# Journal file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source axi_2x1_mux.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 431.207 ; gain = 161.945
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_2x1_mux
Command: synth_design -top axi_2x1_mux -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.383 ; gain = 409.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_2x1_mux' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/synth/axi_2x1_mux.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_top' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_crossbar' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_splitter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_splitter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_router' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [E:/Softwares/Vitis/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_router' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_crossbar' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_top' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6155] done synthesizing module 'axi_2x1_mux' (0#1) [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/synth/axi_2x1_mux.v:53]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[31] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[30] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[29] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[28] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[27] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[26] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[25] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[24] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[23] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[22] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[21] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[20] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[19] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[18] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[17] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[16] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[15] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[14] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[13] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[12] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[11] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[10] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[9] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[8] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[7] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[6] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[5] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[4] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[3] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[2] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[1] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWADDR[0] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_AWVALID in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[31] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[30] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[29] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[28] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[27] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[26] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[25] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[24] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[23] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[22] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[21] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[20] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_CTRL_WDATA[19] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.883 ; gain = 662.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.883 ; gain = 662.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.883 ; gain = 662.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1568.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_ooc.xdc:49]
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/dont_touch.xdc]
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1675.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1675.227 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               68 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg' and it is trimmed from '68' to '67' bits. [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1547]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg' and it is trimmed from '68' to '67' bits. [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/hdl/axi_interconnect_v1_7_vl_rfs.v:1547]
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    50|
|2     |LUT2    |    19|
|3     |LUT3    |   208|
|4     |LUT4    |    25|
|5     |LUT5    |    24|
|6     |LUT6    |    59|
|7     |SRLC32E |     3|
|8     |FDCE    |    12|
|9     |FDRE    |   284|
|10    |FDSE    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1675.227 ; gain = 662.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.227 ; gain = 769.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1675.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1675.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a1985496
INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1675.227 ; gain = 1209.012
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/axi_2x1_mux.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_2x1_mux, cache-ID = 3072d25d671ea175
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/axi_2x1_mux_synth_1/axi_2x1_mux.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_2x1_mux_utilization_synth.rpt -pb axi_2x1_mux_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  5 21:04:48 2024...
