//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_elu_17 // -- Begin function triton_poi_fused_cat_elu_17
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_cat_elu_17
.visible .entry triton_poi_fused_cat_elu_17(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_elu_17_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_elu_17_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_elu_17_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_elu_17_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_elu_17_param_4,
	.param .u32 triton_poi_fused_cat_elu_17_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<91>;
	.reg .b32 	%r<95>;
	.reg .f32 	%f<256>;
	.reg .b64 	%rd<30>;
	.loc	1 19 0                          // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:19:0

// %bb.0:                               // %__nv_expm1f.exit
	ld.param.u64 	%rd11, [triton_poi_fused_cat_elu_17_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused_cat_elu_17_param_1];
$L__tmp0:
	.loc	1 21 28                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:21:33
	shl.b32 	%r74, %r1, 10;
	ld.param.u64 	%rd13, [triton_poi_fused_cat_elu_17_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused_cat_elu_17_param_3];
	.loc	1 22 36                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:22:36
	mov.u32 	%r75, %tid.x;
	shl.b32 	%r76, %r75, 2;
	ld.param.u64 	%rd15, [triton_poi_fused_cat_elu_17_param_4];
	and.b32  	%r77, %r76, 508;
	.loc	1 22 23                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:22:23
	or.b32  	%r78, %r74, %r77;
	.loc	1 25 19                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:25:19
	shr.s32 	%r80, %r78, 31;
	shr.u32 	%r81, %r80, 25;
	add.s32 	%r82, %r78, %r81;
	shr.s32 	%r83, %r82, 7;
	.loc	1 24 19                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:24:19
	and.b32  	%r84, %r82, -128;
	sub.s32 	%r85, %r78, %r84;
	.loc	1 25 19                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:25:19
	bfe.s32 	%r86, %r1, 21, 1;
	shr.u32 	%r87, %r86, 25;
	add.s32 	%r88, %r87, %r78;
	add.s32 	%r89, %r88, 512;
	shr.s32 	%r90, %r89, 7;
	.loc	1 31 18                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:31:18
	setp.lt.s32 	%p1, %r85, 64;
	.loc	1 32 33                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:32:33
	shl.b32 	%r91, %r83, 6;
	shl.b32 	%r92, %r90, 6;
	.loc	1 32 39                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:32:39
	add.s32 	%r93, %r91, %r85;
	add.s32 	%r94, %r92, %r85;
	.loc	1 32 30                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:32:30
	mul.wide.s32 	%rd16, %r93, 4;
	add.s64 	%rd1, %rd11, %rd16;
	mul.wide.s32 	%rd17, %r94, 4;
	add.s64 	%rd2, %rd11, %rd17;
	mov.b32 	%r6, 0;
	.loc	1 32 45                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:32:45
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r6;
	@!%p1 mov.u32 %r3, %r6;
	@!%p1 mov.u32 %r4, %r6;
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r10, %r6;
	@!%p1 mov.u32 %r11, %r6;
	@!%p1 mov.u32 %r12, %r6;
	@!%p1 mov.u32 %r13, %r6;
	// end inline asm
	.loc	1 33 30                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:33:30
	cvt.s64.s32 	%rd18, %r85;
	mul.wide.s32 	%rd19, %r85, 4;
	add.s64 	%rd3, %rd12, %rd19;
	.loc	1 33 35                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:33:35
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r18, %r19, %r20, %r21 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r18, %r6;
	@!%p1 mov.u32 %r19, %r6;
	@!%p1 mov.u32 %r20, %r6;
	@!%p1 mov.u32 %r21, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r26, %r27, %r28, %r29 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r26, %r6;
	@!%p1 mov.u32 %r27, %r6;
	@!%p1 mov.u32 %r28, %r6;
	@!%p1 mov.u32 %r29, %r6;
	// end inline asm
	.loc	1 37 20                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:37:20
	setp.gt.s32 	%p21, %r85, 63;
	.loc	1 40 31                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:40:31
	cvt.s64.s32 	%rd20, %r91;
	add.s64 	%rd21, %rd20, %rd18;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd13, %rd22;
	add.s64 	%rd5, %rd23, -256;
	cvt.s64.s32 	%rd24, %r92;
	add.s64 	%rd25, %rd24, %rd18;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd27, %rd13, %rd26;
	add.s64 	%rd6, %rd27, -256;
	.loc	1 40 54                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:40:54
	// begin inline asm
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	@%p21 ld.global.L1::evict_last.v4.b32 { %r34, %r35, %r36, %r37 }, [ %rd5 + 0 ];
	@!%p21 mov.u32 %r34, %r6;
	@!%p21 mov.u32 %r35, %r6;
	@!%p21 mov.u32 %r36, %r6;
	@!%p21 mov.u32 %r37, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	@%p21 ld.global.L1::evict_last.v4.b32 { %r42, %r43, %r44, %r45 }, [ %rd6 + 0 ];
	@!%p21 mov.u32 %r42, %r6;
	@!%p21 mov.u32 %r43, %r6;
	@!%p21 mov.u32 %r44, %r6;
	@!%p21 mov.u32 %r45, %r6;
	// end inline asm
	.loc	1 41 31                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:41:31
	add.s64 	%rd28, %rd14, %rd19;
	add.s64 	%rd7, %rd28, -256;
	.loc	1 41 44                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:41:44
	// begin inline asm
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	@%p21 ld.global.L1::evict_last.v4.b32 { %r50, %r51, %r52, %r53 }, [ %rd7 + 0 ];
	@!%p21 mov.u32 %r50, %r6;
	@!%p21 mov.u32 %r51, %r6;
	@!%p21 mov.u32 %r52, %r6;
	@!%p21 mov.u32 %r53, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r58, 0x0;
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	@%p21 ld.global.L1::evict_last.v4.b32 { %r58, %r59, %r60, %r61 }, [ %rd7 + 0 ];
	@!%p21 mov.u32 %r58, %r6;
	@!%p21 mov.u32 %r59, %r6;
	@!%p21 mov.u32 %r60, %r6;
	@!%p21 mov.u32 %r61, %r6;
	// end inline asm
	.loc	1 32 45                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:32:45
	mov.b32 	%f1, %r13;
	mov.b32 	%f2, %r12;
	mov.b32 	%f3, %r11;
	mov.b32 	%f4, %r10;
	mov.b32 	%f5, %r5;
	mov.b32 	%f6, %r4;
	mov.b32 	%f7, %r3;
	mov.b32 	%f8, %r2;
	.loc	1 33 35                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:33:35
	mov.b32 	%f9, %r29;
	mov.b32 	%f10, %r28;
	mov.b32 	%f11, %r27;
	mov.b32 	%f12, %r26;
	mov.b32 	%f13, %r21;
	mov.b32 	%f14, %r20;
	mov.b32 	%f15, %r19;
	mov.b32 	%f16, %r18;
	.loc	1 34 18                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:34:18
	add.f32 	%f17, %f8, %f16;
	add.f32 	%f18, %f7, %f15;
	add.f32 	%f19, %f6, %f14;
	add.f32 	%f20, %f5, %f13;
	add.f32 	%f21, %f4, %f12;
	add.f32 	%f22, %f3, %f11;
	add.f32 	%f23, %f2, %f10;
	add.f32 	%f24, %f1, %f9;
	.loc	1 40 54                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:40:54
	mov.b32 	%f25, %r45;
	mov.b32 	%f26, %r44;
	mov.b32 	%f27, %r43;
	mov.b32 	%f28, %r42;
	mov.b32 	%f29, %r37;
	mov.b32 	%f30, %r36;
	mov.b32 	%f31, %r35;
	mov.b32 	%f32, %r34;
	.loc	1 41 44                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:41:44
	mov.b32 	%f33, %r61;
	mov.b32 	%f34, %r60;
	mov.b32 	%f35, %r59;
	mov.b32 	%f36, %r58;
	mov.b32 	%f37, %r53;
	mov.b32 	%f38, %r52;
	mov.b32 	%f39, %r51;
	mov.b32 	%f40, %r50;
	.loc	1 42 20                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:42:20
	add.f32 	%f41, %f32, %f40;
	add.f32 	%f42, %f31, %f39;
	add.f32 	%f43, %f30, %f38;
	add.f32 	%f44, %f29, %f37;
	add.f32 	%f45, %f28, %f36;
	add.f32 	%f46, %f27, %f35;
	add.f32 	%f47, %f26, %f34;
	add.f32 	%f48, %f25, %f33;
	.loc	1 0 0                           // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:0:0
	selp.f32 	%f49, %f24, %f48, %p1;
	selp.f32 	%f50, %f23, %f47, %p1;
	selp.f32 	%f51, %f22, %f46, %p1;
	selp.f32 	%f52, %f21, %f45, %p1;
	selp.f32 	%f53, %f20, %f44, %p1;
	selp.f32 	%f54, %f19, %f43, %p1;
	selp.f32 	%f55, %f18, %f42, %p1;
	selp.f32 	%f56, %f17, %f41, %p1;
	.loc	1 50 28                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:50:28
	mul.f32 	%f57, %f56, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f58, %f57;
	abs.ftz.f32 	%f59, %f56;
	setp.lt.f32 	%p43, %f59, 0f3ED1EB85;
	selp.f32 	%f60, 0f00000000, %f58, %p43;
	setp.eq.f32 	%p44, %f60, 0f43000000;
	selp.f32 	%f61, 0f42FE0000, %f60, %p44;
	ex2.approx.ftz.f32 	%f62, %f61;
	mul.f32 	%f63, %f55, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f64, %f63;
	abs.ftz.f32 	%f65, %f55;
	setp.lt.f32 	%p45, %f65, 0f3ED1EB85;
	selp.f32 	%f66, 0f00000000, %f64, %p45;
	setp.eq.f32 	%p46, %f66, 0f43000000;
	selp.f32 	%f67, 0f42FE0000, %f66, %p46;
	ex2.approx.ftz.f32 	%f68, %f67;
	mul.f32 	%f69, %f54, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f70, %f69;
	abs.ftz.f32 	%f71, %f54;
	setp.lt.f32 	%p47, %f71, 0f3ED1EB85;
	selp.f32 	%f72, 0f00000000, %f70, %p47;
	setp.eq.f32 	%p48, %f72, 0f43000000;
	selp.f32 	%f73, 0f42FE0000, %f72, %p48;
	ex2.approx.ftz.f32 	%f74, %f73;
	mul.f32 	%f75, %f53, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f76, %f75;
	abs.ftz.f32 	%f77, %f53;
	setp.lt.f32 	%p49, %f77, 0f3ED1EB85;
	selp.f32 	%f78, 0f00000000, %f76, %p49;
	setp.eq.f32 	%p50, %f78, 0f43000000;
	selp.f32 	%f79, 0f42FE0000, %f78, %p50;
	ex2.approx.ftz.f32 	%f80, %f79;
	mul.f32 	%f81, %f52, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f82, %f81;
	abs.ftz.f32 	%f83, %f52;
	setp.lt.f32 	%p51, %f83, 0f3ED1EB85;
	selp.f32 	%f84, 0f00000000, %f82, %p51;
	setp.eq.f32 	%p52, %f84, 0f43000000;
	selp.f32 	%f85, 0f42FE0000, %f84, %p52;
	ex2.approx.ftz.f32 	%f86, %f85;
	mul.f32 	%f87, %f51, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f88, %f87;
	abs.ftz.f32 	%f89, %f51;
	setp.lt.f32 	%p53, %f89, 0f3ED1EB85;
	selp.f32 	%f90, 0f00000000, %f88, %p53;
	setp.eq.f32 	%p54, %f90, 0f43000000;
	selp.f32 	%f91, 0f42FE0000, %f90, %p54;
	ex2.approx.ftz.f32 	%f92, %f91;
	mul.f32 	%f93, %f50, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f94, %f93;
	abs.ftz.f32 	%f95, %f50;
	setp.lt.f32 	%p55, %f95, 0f3ED1EB85;
	selp.f32 	%f96, 0f00000000, %f94, %p55;
	setp.eq.f32 	%p56, %f96, 0f43000000;
	selp.f32 	%f97, 0f42FE0000, %f96, %p56;
	ex2.approx.ftz.f32 	%f98, %f97;
	mul.f32 	%f99, %f49, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f100, %f99;
	abs.ftz.f32 	%f101, %f49;
	setp.lt.f32 	%p57, %f101, 0f3ED1EB85;
	selp.f32 	%f102, 0f00000000, %f100, %p57;
	setp.eq.f32 	%p58, %f102, 0f43000000;
	selp.f32 	%f103, 0f42FE0000, %f102, %p58;
	ex2.approx.ftz.f32 	%f104, %f103;
	setp.eq.f32 	%p59, %f49, 0f00000000;
	setp.eq.f32 	%p60, %f56, 0f00000000;
	setp.eq.f32 	%p61, %f55, 0f00000000;
	setp.eq.f32 	%p62, %f54, 0f00000000;
	setp.eq.f32 	%p63, %f53, 0f00000000;
	setp.eq.f32 	%p64, %f52, 0f00000000;
	setp.eq.f32 	%p65, %f51, 0f00000000;
	setp.eq.f32 	%p66, %f50, 0f00000000;
	add.f32 	%f105, %f50, %f50;
	setp.lt.f32 	%p67, %f97, 0fC1C80000;
	setp.gt.f32 	%p68, %f97, 0f43000000;
	neg.f32 	%f106, %f96;
	mov.f32 	%f107, 0f3F317200;
	fma.rn.ftz.f32 	%f108, %f106, %f107, %f50;
	mov.f32 	%f109, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f110, %f106, %f109, %f108;
	mov.f32 	%f111, 0f3C095663;
	mov.f32 	%f112, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f113, %f112, %f110, %f111;
	mov.f32 	%f114, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f115, %f113, %f110, %f114;
	mov.f32 	%f116, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f117, %f115, %f110, %f116;
	mov.f32 	%f118, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f119, %f117, %f110, %f118;
	mul.f32 	%f120, %f110, %f119;
	fma.rn.ftz.f32 	%f121, %f120, %f110, %f110;
	add.f32 	%f122, %f98, 0fBF800000;
	fma.rn.ftz.f32 	%f123, %f121, %f98, %f122;
	add.f32 	%f124, %f123, %f123;
	selp.f32 	%f125, %f124, %f123, %p56;
	selp.f32 	%f126, 0f7F800000, %f125, %p68;
	selp.f32 	%f127, 0fBF800000, %f126, %p67;
	selp.f32 	%f128, %f105, %f127, %p66;
	add.f32 	%f129, %f51, %f51;
	setp.lt.f32 	%p69, %f91, 0fC1C80000;
	setp.gt.f32 	%p70, %f91, 0f43000000;
	neg.f32 	%f130, %f90;
	fma.rn.ftz.f32 	%f131, %f130, %f107, %f51;
	fma.rn.ftz.f32 	%f132, %f130, %f109, %f131;
	fma.rn.ftz.f32 	%f133, %f112, %f132, %f111;
	fma.rn.ftz.f32 	%f134, %f133, %f132, %f114;
	fma.rn.ftz.f32 	%f135, %f134, %f132, %f116;
	fma.rn.ftz.f32 	%f136, %f135, %f132, %f118;
	mul.f32 	%f137, %f132, %f136;
	fma.rn.ftz.f32 	%f138, %f137, %f132, %f132;
	add.f32 	%f139, %f92, 0fBF800000;
	fma.rn.ftz.f32 	%f140, %f138, %f92, %f139;
	add.f32 	%f141, %f140, %f140;
	selp.f32 	%f142, %f141, %f140, %p54;
	selp.f32 	%f143, 0f7F800000, %f142, %p70;
	selp.f32 	%f144, 0fBF800000, %f143, %p69;
	selp.f32 	%f145, %f129, %f144, %p65;
	add.f32 	%f146, %f52, %f52;
	setp.lt.f32 	%p71, %f85, 0fC1C80000;
	setp.gt.f32 	%p72, %f85, 0f43000000;
	neg.f32 	%f147, %f84;
	fma.rn.ftz.f32 	%f148, %f147, %f107, %f52;
	fma.rn.ftz.f32 	%f149, %f147, %f109, %f148;
	fma.rn.ftz.f32 	%f150, %f112, %f149, %f111;
	fma.rn.ftz.f32 	%f151, %f150, %f149, %f114;
	fma.rn.ftz.f32 	%f152, %f151, %f149, %f116;
	fma.rn.ftz.f32 	%f153, %f152, %f149, %f118;
	mul.f32 	%f154, %f149, %f153;
	fma.rn.ftz.f32 	%f155, %f154, %f149, %f149;
	add.f32 	%f156, %f86, 0fBF800000;
	fma.rn.ftz.f32 	%f157, %f155, %f86, %f156;
	add.f32 	%f158, %f157, %f157;
	selp.f32 	%f159, %f158, %f157, %p52;
	selp.f32 	%f160, 0f7F800000, %f159, %p72;
	selp.f32 	%f161, 0fBF800000, %f160, %p71;
	selp.f32 	%f162, %f146, %f161, %p64;
	add.f32 	%f163, %f53, %f53;
	setp.lt.f32 	%p73, %f79, 0fC1C80000;
	setp.gt.f32 	%p74, %f79, 0f43000000;
	neg.f32 	%f164, %f78;
	fma.rn.ftz.f32 	%f165, %f164, %f107, %f53;
	fma.rn.ftz.f32 	%f166, %f164, %f109, %f165;
	fma.rn.ftz.f32 	%f167, %f112, %f166, %f111;
	fma.rn.ftz.f32 	%f168, %f167, %f166, %f114;
	fma.rn.ftz.f32 	%f169, %f168, %f166, %f116;
	fma.rn.ftz.f32 	%f170, %f169, %f166, %f118;
	mul.f32 	%f171, %f166, %f170;
	fma.rn.ftz.f32 	%f172, %f171, %f166, %f166;
	add.f32 	%f173, %f80, 0fBF800000;
	fma.rn.ftz.f32 	%f174, %f172, %f80, %f173;
	add.f32 	%f175, %f174, %f174;
	selp.f32 	%f176, %f175, %f174, %p50;
	selp.f32 	%f177, 0f7F800000, %f176, %p74;
	selp.f32 	%f178, 0fBF800000, %f177, %p73;
	selp.f32 	%f179, %f163, %f178, %p63;
	add.f32 	%f180, %f54, %f54;
	setp.lt.f32 	%p75, %f73, 0fC1C80000;
	setp.gt.f32 	%p76, %f73, 0f43000000;
	neg.f32 	%f181, %f72;
	fma.rn.ftz.f32 	%f182, %f181, %f107, %f54;
	fma.rn.ftz.f32 	%f183, %f181, %f109, %f182;
	fma.rn.ftz.f32 	%f184, %f112, %f183, %f111;
	fma.rn.ftz.f32 	%f185, %f184, %f183, %f114;
	fma.rn.ftz.f32 	%f186, %f185, %f183, %f116;
	fma.rn.ftz.f32 	%f187, %f186, %f183, %f118;
	mul.f32 	%f188, %f183, %f187;
	fma.rn.ftz.f32 	%f189, %f188, %f183, %f183;
	add.f32 	%f190, %f74, 0fBF800000;
	fma.rn.ftz.f32 	%f191, %f189, %f74, %f190;
	add.f32 	%f192, %f191, %f191;
	selp.f32 	%f193, %f192, %f191, %p48;
	selp.f32 	%f194, 0f7F800000, %f193, %p76;
	selp.f32 	%f195, 0fBF800000, %f194, %p75;
	selp.f32 	%f196, %f180, %f195, %p62;
	add.f32 	%f197, %f55, %f55;
	setp.lt.f32 	%p77, %f67, 0fC1C80000;
	setp.gt.f32 	%p78, %f67, 0f43000000;
	neg.f32 	%f198, %f66;
	fma.rn.ftz.f32 	%f199, %f198, %f107, %f55;
	fma.rn.ftz.f32 	%f200, %f198, %f109, %f199;
	fma.rn.ftz.f32 	%f201, %f112, %f200, %f111;
	fma.rn.ftz.f32 	%f202, %f201, %f200, %f114;
	fma.rn.ftz.f32 	%f203, %f202, %f200, %f116;
	fma.rn.ftz.f32 	%f204, %f203, %f200, %f118;
	mul.f32 	%f205, %f200, %f204;
	fma.rn.ftz.f32 	%f206, %f205, %f200, %f200;
	add.f32 	%f207, %f68, 0fBF800000;
	fma.rn.ftz.f32 	%f208, %f206, %f68, %f207;
	add.f32 	%f209, %f208, %f208;
	selp.f32 	%f210, %f209, %f208, %p46;
	selp.f32 	%f211, 0f7F800000, %f210, %p78;
	selp.f32 	%f212, 0fBF800000, %f211, %p77;
	selp.f32 	%f213, %f197, %f212, %p61;
	add.f32 	%f214, %f56, %f56;
	setp.lt.f32 	%p79, %f61, 0fC1C80000;
	setp.gt.f32 	%p80, %f61, 0f43000000;
	neg.f32 	%f215, %f60;
	fma.rn.ftz.f32 	%f216, %f215, %f107, %f56;
	fma.rn.ftz.f32 	%f217, %f215, %f109, %f216;
	fma.rn.ftz.f32 	%f218, %f112, %f217, %f111;
	fma.rn.ftz.f32 	%f219, %f218, %f217, %f114;
	fma.rn.ftz.f32 	%f220, %f219, %f217, %f116;
	fma.rn.ftz.f32 	%f221, %f220, %f217, %f118;
	mul.f32 	%f222, %f217, %f221;
	fma.rn.ftz.f32 	%f223, %f222, %f217, %f217;
	add.f32 	%f224, %f62, 0fBF800000;
	fma.rn.ftz.f32 	%f225, %f223, %f62, %f224;
	add.f32 	%f226, %f225, %f225;
	selp.f32 	%f227, %f226, %f225, %p44;
	selp.f32 	%f228, 0f7F800000, %f227, %p80;
	selp.f32 	%f229, 0fBF800000, %f228, %p79;
	selp.f32 	%f230, %f214, %f229, %p60;
	.loc	1 47 20                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:47:20
	setp.gt.f32 	%p81, %f49, 0f00000000;
	setp.gt.f32 	%p82, %f50, 0f00000000;
	setp.gt.f32 	%p83, %f51, 0f00000000;
	setp.gt.f32 	%p84, %f52, 0f00000000;
	setp.gt.f32 	%p85, %f53, 0f00000000;
	setp.gt.f32 	%p86, %f54, 0f00000000;
	setp.gt.f32 	%p87, %f55, 0f00000000;
	setp.gt.f32 	%p88, %f56, 0f00000000;
	.loc	1 50 28                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:50:28
	neg.f32 	%f231, %f102;
	fma.rn.ftz.f32 	%f232, %f231, %f107, %f49;
	fma.rn.ftz.f32 	%f233, %f231, %f109, %f232;
	fma.rn.ftz.f32 	%f234, %f112, %f233, %f111;
	fma.rn.ftz.f32 	%f235, %f234, %f233, %f114;
	fma.rn.ftz.f32 	%f236, %f235, %f233, %f116;
	fma.rn.ftz.f32 	%f237, %f236, %f233, %f118;
	mul.f32 	%f238, %f233, %f237;
	fma.rn.ftz.f32 	%f239, %f238, %f233, %f233;
	add.f32 	%f240, %f104, 0fBF800000;
	fma.rn.ftz.f32 	%f241, %f239, %f104, %f240;
	add.f32 	%f242, %f241, %f241;
	selp.f32 	%f243, %f242, %f241, %p58;
	setp.gt.f32 	%p89, %f103, 0f43000000;
	selp.f32 	%f244, 0f7F800000, %f243, %p89;
	setp.lt.f32 	%p90, %f103, 0fC1C80000;
	selp.f32 	%f245, 0fBF800000, %f244, %p90;
	add.f32 	%f246, %f49, %f49;
	selp.f32 	%f247, %f246, %f245, %p59;
	.loc	1 52 35                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:52:35
	selp.f32 	%f248, %f56, %f230, %p88;
	selp.f32 	%f249, %f55, %f213, %p87;
	selp.f32 	%f250, %f54, %f196, %p86;
	selp.f32 	%f251, %f53, %f179, %p85;
	selp.f32 	%f252, %f52, %f162, %p84;
	selp.f32 	%f253, %f51, %f145, %p83;
	selp.f32 	%f254, %f50, %f128, %p82;
	selp.f32 	%f255, %f49, %f247, %p81;
	.loc	1 53 25                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:53:25
	mul.wide.s32 	%rd29, %r78, 4;
	add.s64 	%rd9, %rd15, %rd29;
	add.s64 	%rd10, %rd9, 2048;
	.loc	1 53 37                         // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:53:37
	mov.b32 	%r66, %f248;
	mov.b32 	%r67, %f249;
	mov.b32 	%r68, %f250;
	mov.b32 	%r69, %f251;
	mov.pred 	%p41, -1;
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd9 + 0 ], { %r66, %r67, %r68, %r69 };
	// end inline asm
	mov.b32 	%r70, %f252;
	mov.b32 	%r71, %f253;
	mov.b32 	%r72, %f254;
	mov.b32 	%r73, %f255;
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd10 + 0 ], { %r70, %r71, %r72, %r73 };
	// end inline asm
	.loc	1 53 4                          // cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py:53:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/v6/cv6nvt276cwed4dbjfj5hygzognuia6afrhsdmvibwfy6x6w4fnw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 54
.b8 110
.b8 118
.b8 116
.b8 50
.b8 55
.b8 54
.b8 99
.b8 119
.b8 101
.b8 100
.b8 52
.b8 100
.b8 98
.b8 106
.b8 102
.b8 106
.b8 53
.b8 104
.b8 121
.b8 103
.b8 122
.b8 111
.b8 103
.b8 110
.b8 117
.b8 105
.b8 97
.b8 54
.b8 97
.b8 102
.b8 114
.b8 104
.b8 115
.b8 100
.b8 109
.b8 118
.b8 105
.b8 98
.b8 119
.b8 102
.b8 121
.b8 54
.b8 120
.b8 54
.b8 119
.b8 52
.b8 102
.b8 110
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 54
.b8 0
	}
	.section	.debug_macinfo	{	}
