// component: (top level)
// library: work
// files:
../../rtl/DW_axi_x2p_cc_constants.v
../../rtl/DW_axi_x2p_bcm_params.v
../../rtl/DW_axi_x2p_arb.v
../../rtl/DW_axi_x2p_bcm99.v
../../rtl/DW_axi_x2p_bcm07.v
../../rtl/DW_axi_x2p_bcm21.v
../../rtl/DW_axi_x2p_bcm05.v
../../rtl/DW_axi_x2p_bcm57.v
../../rtl/DW_axi_x2p_mux.v
../../rtl/DW_axi_x2p_endian.v
../../rtl/DW_axi_x2p_endian_wstrb.v
../../rtl/DW_axi_x2p_cmd_queue.v
../../rtl/DW_axi_x2p_dcdr.v
../../rtl/DW_axi_x2p_first_last_strobe.v
../../rtl/DW_axi_x2p_power_ctrl_legacy.v
../../rtl/DW_axi_x2p_p.v
../../rtl/DW_axi_x2p_read_data_buffer.v
../../rtl/DW_axi_x2p_resp_buffer.v
../../rtl/DW_axi_x2p_s_addr_dcd.v
../../rtl/DW_axi_x2p_s_control.v
../../rtl/DW_axi_x2p_s_packer.v
../../rtl/DW_axi_x2p_s_response.v
../../rtl/DW_axi_x2p_s_unpack.v
../../rtl/DW_axi_x2p_s.v
../../rtl/DW_axi_x2p_write_data_buffer.v
../../rtl/DW_axi_x2p.v
../../rtl/DW_axi_x2p-undef.v

