ARM Simulator

Read 12 words from program into memory.

ARM-SIM> 
Simulating for 76 cycles...

[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=0, MISS_PC=0x0, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x0, redirect_block=0x400000, blocks_differ=1
[FETCH] -> cache_check(0x400000) = MISS
[FETCH] -> starting new miss at 0x400000, 50 cycles
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=50, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 49
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=49, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 48
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=48, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 47
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=47, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 46
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=46, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 45
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=45, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 44
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=44, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 43
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=43, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 42
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=42, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 41
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=41, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 40
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=40, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 39
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=39, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 38
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=38, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 37
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=37, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 36
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=36, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 35
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=35, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 34
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=34, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 33
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=33, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 32
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=32, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 31
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=31, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 30
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=30, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 29
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=29, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 28
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=28, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 27
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=27, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 26
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=26, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 25
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=25, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 24
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=24, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 23
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=23, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 22
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=22, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 21
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=21, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 20
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=20, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 19
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=19, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 18
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=18, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 17
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=17, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 16
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=16, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 15
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=15, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 14
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=14, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 13
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=13, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 12
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=12, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 11
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=11, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 10
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=10, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 9
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=9, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 8
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=8, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 7
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=7, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 6
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=6, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 5
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=5, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 4
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=4, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 3
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=3, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 2
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=2, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS stall continuing, cycles remaining: 1
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400000, fetch_pc=0x400000, NEXT_PC=0x400000, ICACHE_MISS=1, MISS_PC=0x400000, MISS_CYCLES=1, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> MISS resolved, inserting block and fetching from fetch_pc=0x400000
[FETCH] -> predicted_pc=0x400004, CLEAR_DE=0
[FETCH] -> MISS resolved: set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400004, fetch_pc=0x400004, NEXT_PC=0x400004, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400004) = HIT
[FETCH] -> cache HIT, fetched from 0x400004, predicted_pc=0x400008, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x0, NOP=1, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400008, fetch_pc=0x400008, NEXT_PC=0x400008, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400008) = HIT
[FETCH] -> cache HIT, fetched from 0x400008, predicted_pc=0x40000c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400000, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x40000c, fetch_pc=0x40000c, NEXT_PC=0x40000c, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x40000c) = HIT
[FETCH] -> cache HIT, fetched from 0x40000c, predicted_pc=0x400010, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400004, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400010, fetch_pc=0x400010, NEXT_PC=0x400010, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400010) = HIT
[FETCH] -> cache HIT, fetched from 0x400010, predicted_pc=0x400014, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400008, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400014, fetch_pc=0x400014, NEXT_PC=0x400014, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400014) = HIT
[FETCH] -> cache HIT, fetched from 0x400014, predicted_pc=0x400018, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x40000c, NOP=0, LOAD=0, STORE=0
[FETCH] pipe.PC=0x400018, fetch_pc=0x400018, NEXT_PC=0x400018, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x400018) = HIT
[FETCH] -> cache HIT, fetched from 0x400018, predicted_pc=0x40001c, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=0, DCACHE_STALLED_THIS_CYCLE=0, cycles_remaining=0
[MEM] Using EX_to_MEM_PREV, PC=0x400010, NOP=0, LOAD=0, STORE=1
[MEM] D-cache MISS at addr 0x10000000, starting 50 cycle stall
[FETCH] pipe.PC=0x40001c, fetch_pc=0x40001c, NEXT_PC=0x40001c, ICACHE_MISS=0, MISS_PC=0x400000, MISS_CYCLES=0, CLEAR_DE=0, CANCELLED=0
[FETCH] miss_block=0x400000, redirect_block=0x400000, blocks_differ=0
[FETCH] -> cache_check(0x40001c) = HIT
[FETCH] -> cache HIT, fetched from 0x40001c, predicted_pc=0x400020, CLEAR_DE=0
[FETCH] -> set NEXT_PC and IF_to_DE_CURRENT
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=50
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=49
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=48
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=47
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=46
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=45
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=44
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=43
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=42
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=41
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=40
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=39
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=38
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=37
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=36
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=35
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=34
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
[MEM] DCACHE_MISS=1, DCACHE_STALLED_THIS_CYCLE=1, cycles_remaining=33
[MEM] Using STALLED_OP, PC=0x400010, LOAD=0, STORE=1, addr=0x10000000
ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 4
PC                : 0x400020
Registers:
X0: 0x0
X1: 0x10000000
X2: 0x0
X3: 0x0
X4: 0x3
X5: 0x4
X6: 0x0
X7: 0x0
X8: 0x0
X9: 0x0
X10: 0x0
X11: 0x0
X12: 0x0
X13: 0x0
X14: 0x0
X15: 0x0
X16: 0x0
X17: 0x0
X18: 0x0
X19: 0x0
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x0
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 0
No. of Cycles: 76

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x0
  0x10000004 (268435460) : 0x0
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x0
  0x10000010 (268435472) : 0x0
  0x10000014 (268435476) : 0x0
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 