// Seed: 2315332910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_1 = id_8;
  wire id_10, id_11, id_12, id_13;
  wire id_14 = id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  logic id_4,
    output logic id_5,
    output logic id_6,
    id_8
);
  assign id_6 = -1;
  assign id_2 = 1;
  always if (~id_8) id_5 = #1 id_4;
  bit id_9, id_10, id_11;
  always id_6 <= #(-1) (id_8);
  assign id_6 = 1;
  wire id_12;
  tri0 id_13, id_14;
  id_15(
      .id_0(id_9), .id_1(id_11), .id_2(id_3)
  );
  assign id_11 = id_11;
  initial id_11 <= 'b0;
  assign id_12 = id_12;
  wire id_16;
  assign id_14 = 1;
  reg id_17, id_18;
  wire id_19;
  tri1 id_20 = 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_13,
      id_13,
      id_20,
      id_19,
      id_13,
      id_12
  );
  id_21(
      -1, id_0, 1, id_2
  );
  assign id_17 = id_11;
  wire id_22, id_23, id_24;
endmodule
