// Seed: 2992427543
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  inout id_8;
  input id_7;
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_10;
  type_14(
      id_8, 1, 1
  ); type_15(
      id_6, 1, id_5
  ); type_16(
      1, id_11, 1'b0
  );
  logic id_12;
endmodule
