

================================================================
== Vitis HLS Report for 'fft_stage_9'
================================================================
* Date:           Fri Jun 30 11:19:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln43 = br void %dft_loop" [fft_baseline/fft.cpp:43]   --->   Operation 17 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %j_1, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %j_1, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 22 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %dft_loop.split, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 23 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j_1" [fft_baseline/fft.cpp:43]   --->   Operation 24 'zext' 'j_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W_real16_addr = getelementptr i32 %W_real16, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:43]   --->   Operation 25 'getelementptr' 'W_real16_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_imag8_addr = getelementptr i32 %W_imag8, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:43]   --->   Operation 26 'getelementptr' 'W_imag8_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%c = load i9 %W_real16_addr" [fft_baseline/fft.cpp:43]   --->   Operation 27 'load' 'c' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%s = load i9 %W_imag8_addr" [fft_baseline/fft.cpp:43]   --->   Operation 28 'load' 's' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 29 [1/1] (0.17ns)   --->   "%xor_ln53 = xor i10 %j_1, i10 512" [fft_baseline/fft.cpp:53]   --->   Operation 29 'xor' 'xor_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %xor_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 30 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 31 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 32 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 33 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 34 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %j" [fft_baseline/fft.cpp:43]   --->   Operation 35 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%c = load i9 %W_real16_addr" [fft_baseline/fft.cpp:43]   --->   Operation 36 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%s = load i9 %W_imag8_addr" [fft_baseline/fft.cpp:43]   --->   Operation 37 'load' 's' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 38 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %c" [fft_baseline/fft.cpp:54]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 40 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [2/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 %s" [fft_baseline/fft.cpp:54]   --->   Operation 41 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (5.91ns)   --->   "%mul2 = fmul i32 %X_I_load, i32 %c" [fft_baseline/fft.cpp:55]   --->   Operation 42 'fmul' 'mul2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (5.91ns)   --->   "%mul3 = fmul i32 %X_R_load, i32 %s" [fft_baseline/fft.cpp:55]   --->   Operation 43 'fmul' 'mul3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 44 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %c" [fft_baseline/fft.cpp:54]   --->   Operation 44 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 %s" [fft_baseline/fft.cpp:54]   --->   Operation 45 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (5.91ns)   --->   "%mul2 = fmul i32 %X_I_load, i32 %c" [fft_baseline/fft.cpp:55]   --->   Operation 46 'fmul' 'mul2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (5.91ns)   --->   "%mul3 = fmul i32 %X_R_load, i32 %s" [fft_baseline/fft.cpp:55]   --->   Operation 47 'fmul' 'mul3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 48 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 48 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 49 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 50 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 50 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 51 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:56]   --->   Operation 52 'getelementptr' 'X_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (1.29ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_baseline/fft.cpp:56]   --->   Operation 53 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:57]   --->   Operation 54 'getelementptr' 'X_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (1.29ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_baseline/fft.cpp:57]   --->   Operation 55 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 56 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 56 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [fft_baseline/fft.cpp:55]   --->   Operation 57 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (1.29ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_baseline/fft.cpp:56]   --->   Operation 58 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 59 [1/2] (1.29ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_baseline/fft.cpp:57]   --->   Operation 59 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 60 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 60 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 61 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 62 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 63 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 64 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 64 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 65 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [2/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 68 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 68 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 69 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_1, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_1, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 86 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [fft_baseline/fft.cpp:43]   --->   Operation 72 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %sub" [fft_baseline/fft.cpp:56]   --->   Operation 73 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 74 'getelementptr' 'OUT_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i10 %OUT_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %sub1" [fft_baseline/fft.cpp:57]   --->   Operation 76 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 77 'getelementptr' 'OUT_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %bitcast_ln57, i10 %OUT_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 78 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %add" [fft_baseline/fft.cpp:58]   --->   Operation 79 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%OUT_R_addr_1 = getelementptr i32 %OUT_R, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:58]   --->   Operation 80 'getelementptr' 'OUT_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %bitcast_ln58, i10 %OUT_R_addr_1" [fft_baseline/fft.cpp:58]   --->   Operation 81 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %add1" [fft_baseline/fft.cpp:59]   --->   Operation 82 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%OUT_I_addr_1 = getelementptr i32 %OUT_I, i64 0, i64 %j_cast" [fft_baseline/fft.cpp:59]   --->   Operation 83 'getelementptr' 'OUT_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %OUT_I_addr_1" [fft_baseline/fft.cpp:59]   --->   Operation 84 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln43 = br void %dft_loop" [fft_baseline/fft.cpp:43]   --->   Operation 85 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j', fft_baseline/fft.cpp:43) on local variable 'j' [13]  (0 ns)
	'xor' operation ('xor_ln53', fft_baseline/fft.cpp:53) [26]  (0.173 ns)
	'getelementptr' operation ('X_R_addr', fft_baseline/fft.cpp:54) [28]  (0 ns)
	'load' operation ('X_R_load', fft_baseline/fft.cpp:54) on array 'X_R' [29]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('c', fft_baseline/fft.cpp:43) on array 'W_real16' [24]  (1.3 ns)
	'fmul' operation ('mul', fft_baseline/fft.cpp:54) [30]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul', fft_baseline/fft.cpp:54) [30]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [40]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [40]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [40]  (7.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln56', fft_baseline/fft.cpp:56) of variable 'bitcast_ln56', fft_baseline/fft.cpp:56 on array 'OUT_R' [43]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
