digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@pointer" {
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000828" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000799" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000770" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000887" [label="(Call,op->operands[0].regs[0] == X86R_DI)"];
"1000917" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000912" [label="(Identifier,rm)"];
"1000791" [label="(Identifier,X86R_DI)"];
"1000922" [label="(Identifier,op)"];
"1003216" [label="(MethodReturn,static int)"];
"1000897" [label="(Identifier,X86R_DI)"];
"1000771" [label="(Call,op->operands[0].regs[0])"];
"1000942" [label="(Identifier,rm)"];
"1000903" [label="(Identifier,op)"];
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000828" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1000741" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000799" [label="(Call,op->operands[0].regs[0] == X86R_BP)"];
"1000827" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI)"];
"1000627" [label="(Call,rip_rel = op->operands[0].regs[0] == X86R_RIP)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000629" [label="(Call,op->operands[0].regs[0] == X86R_RIP)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000868" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000769" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000742" [label="(Call,op->operands[0].regs[0])"];
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000751" [label="(Identifier,X86R_BX)"];
"1000898" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000915" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1))"];
"1000858" [label="(Call,op->operands[0].regs[0])"];
"1000839" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000829" [label="(Call,op->operands[0].regs[0])"];
"1000820" [label="(Identifier,X86R_SI)"];
"1000855" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1))"];
"1000918" [label="(Call,op->operands[0].regs[0])"];
"1000892" [label="(Identifier,op)"];
"1000888" [label="(Call,op->operands[0].regs[0])"];
"1000782" [label="(Call,op->operands[0].regs[1])"];
"1000917" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000885" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1))"];
"1000927" [label="(Identifier,X86R_BX)"];
"1000630" [label="(Call,op->operands[0].regs[0])"];
"1000753" [label="(Call,op->operands[0].regs[1])"];
"1000882" [label="(Identifier,rm)"];
"1000867" [label="(Identifier,X86R_SI)"];
"1000809" [label="(Identifier,X86R_BP)"];
"1000948" [label="(Literal,1)"];
"1000780" [label="(Identifier,X86R_BX)"];
"1000982" [label="(Call,rm = op->operands[0].regs[0])"];
"1000757" [label="(Identifier,op)"];
"1000762" [label="(Identifier,X86R_SI)"];
"1000933" [label="(Identifier,op)"];
"1000786" [label="(Identifier,op)"];
"1000928" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000639" [label="(Identifier,X86R_RIP)"];
"1000815" [label="(Identifier,op)"];
"1000800" [label="(Call,op->operands[0].regs[0])"];
"1000873" [label="(Identifier,op)"];
"1000838" [label="(Identifier,X86R_BP)"];
"1000887" [label="(Call,op->operands[0].regs[0] == X86R_DI)"];
"1000844" [label="(Identifier,op)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000770" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000811" [label="(Call,op->operands[0].regs[1])"];
"1000857" -> "1000856"  [label="AST: "];
"1000857" -> "1000867"  [label="CFG: "];
"1000858" -> "1000857"  [label="AST: "];
"1000867" -> "1000857"  [label="AST: "];
"1000873" -> "1000857"  [label="CFG: "];
"1000856" -> "1000857"  [label="CFG: "];
"1000857" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1003216"  [label="DDG: X86R_SI"];
"1000857" -> "1000856"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1000856"  [label="DDG: X86R_SI"];
"1000828" -> "1000857"  [label="DDG: op->operands[0].regs[0]"];
"1000752" -> "1000857"  [label="DDG: X86R_SI"];
"1000810" -> "1000857"  [label="DDG: X86R_SI"];
"1000857" -> "1000887"  [label="DDG: op->operands[0].regs[0]"];
"1000828" -> "1000827"  [label="AST: "];
"1000828" -> "1000838"  [label="CFG: "];
"1000829" -> "1000828"  [label="AST: "];
"1000838" -> "1000828"  [label="AST: "];
"1000844" -> "1000828"  [label="CFG: "];
"1000827" -> "1000828"  [label="CFG: "];
"1000828" -> "1003216"  [label="DDG: X86R_BP"];
"1000828" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000828" -> "1000827"  [label="DDG: op->operands[0].regs[0]"];
"1000828" -> "1000827"  [label="DDG: X86R_BP"];
"1000799" -> "1000828"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1000828"  [label="DDG: X86R_BP"];
"1000799" -> "1000798"  [label="AST: "];
"1000799" -> "1000809"  [label="CFG: "];
"1000800" -> "1000799"  [label="AST: "];
"1000809" -> "1000799"  [label="AST: "];
"1000815" -> "1000799"  [label="CFG: "];
"1000798" -> "1000799"  [label="CFG: "];
"1000799" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1003216"  [label="DDG: X86R_BP"];
"1000799" -> "1000798"  [label="DDG: op->operands[0].regs[0]"];
"1000799" -> "1000798"  [label="DDG: X86R_BP"];
"1000770" -> "1000799"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000769"  [label="AST: "];
"1000770" -> "1000780"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000780" -> "1000770"  [label="AST: "];
"1000786" -> "1000770"  [label="CFG: "];
"1000769" -> "1000770"  [label="CFG: "];
"1000770" -> "1003216"  [label="DDG: X86R_BX"];
"1000770" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000769"  [label="DDG: op->operands[0].regs[0]"];
"1000770" -> "1000769"  [label="DDG: X86R_BX"];
"1000741" -> "1000770"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000770"  [label="DDG: X86R_BX"];
"1000770" -> "1000917"  [label="DDG: X86R_BX"];
"1000741" -> "1000740"  [label="AST: "];
"1000741" -> "1000751"  [label="CFG: "];
"1000742" -> "1000741"  [label="AST: "];
"1000751" -> "1000741"  [label="AST: "];
"1000757" -> "1000741"  [label="CFG: "];
"1000740" -> "1000741"  [label="CFG: "];
"1000741" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1003216"  [label="DDG: X86R_BX"];
"1000741" -> "1000740"  [label="DDG: op->operands[0].regs[0]"];
"1000741" -> "1000740"  [label="DDG: X86R_BX"];
"1000629" -> "1000741"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1000627"  [label="AST: "];
"1000629" -> "1000639"  [label="CFG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000639" -> "1000629"  [label="AST: "];
"1000627" -> "1000629"  [label="CFG: "];
"1000629" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1003216"  [label="DDG: X86R_RIP"];
"1000629" -> "1000627"  [label="DDG: op->operands[0].regs[0]"];
"1000629" -> "1000627"  [label="DDG: X86R_RIP"];
"1000629" -> "1000982"  [label="DDG: op->operands[0].regs[0]"];
"1000752" -> "1000740"  [label="AST: "];
"1000752" -> "1000762"  [label="CFG: "];
"1000753" -> "1000752"  [label="AST: "];
"1000762" -> "1000752"  [label="AST: "];
"1000740" -> "1000752"  [label="CFG: "];
"1000752" -> "1003216"  [label="DDG: X86R_SI"];
"1000752" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: X86R_SI"];
"1000752" -> "1000781"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: X86R_SI"];
"1000752" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="AST: "];
"1000810" -> "1000820"  [label="CFG: "];
"1000811" -> "1000810"  [label="AST: "];
"1000820" -> "1000810"  [label="AST: "];
"1000798" -> "1000810"  [label="CFG: "];
"1000810" -> "1003216"  [label="DDG: X86R_SI"];
"1000810" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: X86R_SI"];
"1000781" -> "1000810"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="AST: "];
"1000781" -> "1000791"  [label="CFG: "];
"1000782" -> "1000781"  [label="AST: "];
"1000791" -> "1000781"  [label="AST: "];
"1000769" -> "1000781"  [label="CFG: "];
"1000781" -> "1003216"  [label="DDG: X86R_DI"];
"1000781" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="DDG: X86R_DI"];
"1000781" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000839"  [label="DDG: X86R_DI"];
"1000781" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000887"  [label="DDG: X86R_DI"];
"1000781" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000856" -> "1000855"  [label="AST: "];
"1000856" -> "1000868"  [label="CFG: "];
"1000868" -> "1000856"  [label="AST: "];
"1000882" -> "1000856"  [label="CFG: "];
"1000892" -> "1000856"  [label="CFG: "];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1"];
"1000868" -> "1000856"  [label="DDG: op->operands[0].regs[1]"];
"1000868" -> "1000856"  [label="DDG: -1"];
"1000856" -> "1000886"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000886" -> "1000885"  [label="AST: "];
"1000886" -> "1000887"  [label="CFG: "];
"1000886" -> "1000898"  [label="CFG: "];
"1000887" -> "1000886"  [label="AST: "];
"1000898" -> "1000886"  [label="AST: "];
"1000912" -> "1000886"  [label="CFG: "];
"1000922" -> "1000886"  [label="CFG: "];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000887" -> "1000886"  [label="DDG: op->operands[0].regs[0]"];
"1000887" -> "1000886"  [label="DDG: X86R_DI"];
"1000898" -> "1000886"  [label="DDG: op->operands[0].regs[1]"];
"1000898" -> "1000886"  [label="DDG: -1"];
"1000886" -> "1000916"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1000915"  [label="AST: "];
"1000916" -> "1000917"  [label="CFG: "];
"1000916" -> "1000928"  [label="CFG: "];
"1000917" -> "1000916"  [label="AST: "];
"1000928" -> "1000916"  [label="AST: "];
"1000942" -> "1000916"  [label="CFG: "];
"1000948" -> "1000916"  [label="CFG: "];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000917" -> "1000916"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1000916"  [label="DDG: X86R_BX"];
"1000928" -> "1000916"  [label="DDG: op->operands[0].regs[1]"];
"1000928" -> "1000916"  [label="DDG: -1"];
"1000887" -> "1000897"  [label="CFG: "];
"1000888" -> "1000887"  [label="AST: "];
"1000897" -> "1000887"  [label="AST: "];
"1000903" -> "1000887"  [label="CFG: "];
"1000887" -> "1003216"  [label="DDG: X86R_DI"];
"1000887" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000839" -> "1000887"  [label="DDG: X86R_DI"];
"1000887" -> "1000917"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1000927"  [label="CFG: "];
"1000918" -> "1000917"  [label="AST: "];
"1000927" -> "1000917"  [label="AST: "];
"1000933" -> "1000917"  [label="CFG: "];
"1000917" -> "1003216"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1003216"  [label="DDG: X86R_BX"];
}
