digraph "adc_handle"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  Node1 [label="{adc_handle\n||}",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node2 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +ADC_InitStruct" ,arrowhead="odiamond",fontname="Helvetica"];
  Node2 [label="{ADC_HandleTypeDef\n|+ NbrOfCurrentConversionRank\l+ Lock\l+ State\l+ ErrorCode\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_a_d_c___handle_type_def.html",tooltip="ADC handle Structure definition. "];
  Node3 -> Node2 [color="grey25",fontsize="10",style="solid",label=" +DMA_Handle" ,arrowhead="odiamond",fontname="Helvetica"];
  Node3 [label="{__DMA_HandleTypeDef\n|+ Lock\l+ State\l+ Parent\l+ XferCpltCallback\l+ XferHalfCpltCallback\l+ XferM1CpltCallback\l+ XferM1HalfCpltCallback\l+ XferErrorCallback\l+ XferAbortCallback\l+ ErrorCode\l+ StreamBaseAddress\l+ StreamIndex\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_____d_m_a___handle_type_def.html",tooltip="DMA handle Structure definition. "];
  Node4 -> Node3 [color="grey25",fontsize="10",style="solid",label=" +Instance" ,arrowhead="odiamond",fontname="Helvetica"];
  Node4 [label="{DMA_Stream_TypeDef\n|+ CR\l+ NDTR\l+ PAR\l+ M0AR\l+ M1AR\l+ FCR\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_d_m_a___stream___type_def.html",tooltip="DMA Controller. "];
  Node5 -> Node3 [color="grey25",fontsize="10",style="solid",label=" +Init" ,arrowhead="odiamond",fontname="Helvetica"];
  Node5 [label="{DMA_InitTypeDef\n|+ Channel\l+ Direction\l+ PeriphInc\l+ MemInc\l+ PeriphDataAlignment\l+ MemDataAlignment\l+ Mode\l+ Priority\l+ FIFOMode\l+ FIFOThreshold\l+ MemBurst\l+ PeriphBurst\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_d_m_a___init_type_def.html",tooltip="DMA Configuration Structure definition. "];
  Node6 -> Node2 [color="grey25",fontsize="10",style="solid",label=" +Instance" ,arrowhead="odiamond",fontname="Helvetica"];
  Node6 [label="{ADC_TypeDef\n|+ SR\l+ CR1\l+ CR2\l+ SMPR1\l+ SMPR2\l+ JOFR1\l+ JOFR2\l+ JOFR3\l+ JOFR4\l+ HTR\land 10 more...\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_a_d_c___type_def.html",tooltip="Analog to Digital Converter. "];
  Node7 -> Node2 [color="grey25",fontsize="10",style="solid",label=" +Init" ,arrowhead="odiamond",fontname="Helvetica"];
  Node7 [label="{ADC_InitTypeDef\n|+ ClockPrescaler\l+ Resolution\l+ DataAlign\l+ ScanConvMode\l+ EOCSelection\l+ ContinuousConvMode\l+ NbrOfConversion\l+ DiscontinuousConvMode\l+ NbrOfDiscConversion\l+ ExternalTrigConv\l+ ExternalTrigConvEdge\l+ DMAContinuousRequests\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_a_d_c___init_type_def.html",tooltip="Structure definition of ADC and regular group initialization. "];
  Node8 -> Node1 [color="grey25",fontsize="10",style="solid",label=" +ADC_ChannelConfig" ,arrowhead="odiamond",fontname="Helvetica"];
  Node8 [label="{ADC_ChannelConfTypeDef\n|+ Channel\l+ Rank\l+ SamplingTime\l+ Offset\l|}",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_a_d_c___channel_conf_type_def.html",tooltip="Structure definition of ADC channel for regular group. "];
}
