{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754632250666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754632250666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  8 12:50:50 2025 " "Processing started: Fri Aug  8 12:50:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754632250666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632250666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SS_cal_mean -c SS_cal_mean " "Command: quartus_map --read_settings_files=on --write_settings_files=off SS_cal_mean -c SS_cal_mean" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632250666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754632250772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754632250772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_read_data " "Found entity 1: SS_read_data" {  } { { "../../../02_rtl/SS_read_data.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632256774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632256774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state SS_Division.sv(117) " "Verilog HDL Declaration information at SS_Division.sv(117): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1754632256774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_Division " "Found entity 1: SS_Division" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632256774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632256774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_detect_edge " "Found entity 1: SS_detect_edge" {  } { { "../../../02_rtl/SS_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632256775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632256775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_cal_sum " "Found entity 1: SS_cal_sum" {  } { { "../../../02_rtl/SS_cal_sum.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632256775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632256775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_cal_mean " "Found entity 1: SS_cal_mean" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632256775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632256775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SS_Division.sv(165) " "Verilog HDL or VHDL warning at SS_Division.sv(165): conditional expression evaluates to a constant" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 165 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1754632256776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SS_cal_mean " "Elaborating entity \"SS_cal_mean\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754632256802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_read_data SS_read_data:Read_data_unit " "Elaborating entity \"SS_read_data\" for hierarchy \"SS_read_data:Read_data_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Read_data_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754632256804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_detect_edge SS_read_data:Read_data_unit\|SS_detect_edge:detect_edge_unit " "Elaborating entity \"SS_detect_edge\" for hierarchy \"SS_read_data:Read_data_unit\|SS_detect_edge:detect_edge_unit\"" {  } { { "../../../02_rtl/SS_read_data.sv" "detect_edge_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754632256805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_cal_sum SS_cal_sum:Cal_sum_unit " "Elaborating entity \"SS_cal_sum\" for hierarchy \"SS_cal_sum:Cal_sum_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Cal_sum_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754632256805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_Division SS_Division:Division_unit " "Elaborating entity \"SS_Division\" for hierarchy \"SS_Division:Division_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Division_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754632256807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SS_Division.sv(162) " "Verilog HDL assignment warning at SS_Division.sv(162): truncated value with size 32 to match size of target (9)" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754632256807 "|SS_cal_mean|SS_Division:Division_unit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_re_ram GND " "Pin \"o_re_ram\" is stuck at GND" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754632257136 "|SS_cal_mean|o_re_ram"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754632257136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754632257198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754632257497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754632257553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754632257553 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[0\] " "No output dependent on input pin \"i_data_ram\[0\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[1\] " "No output dependent on input pin \"i_data_ram\[1\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[2\] " "No output dependent on input pin \"i_data_ram\[2\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[3\] " "No output dependent on input pin \"i_data_ram\[3\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[4\] " "No output dependent on input pin \"i_data_ram\[4\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[5\] " "No output dependent on input pin \"i_data_ram\[5\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[6\] " "No output dependent on input pin \"i_data_ram\[6\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[7\] " "No output dependent on input pin \"i_data_ram\[7\]\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754632257576 "|SS_cal_mean|i_data_ram[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1754632257576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754632257576 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754632257576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754632257576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754632257576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/DO_TT/04_imple/Sub_module/SS_cal_mean/output_files/SS_cal_mean.map.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/DO_TT/04_imple/Sub_module/SS_cal_mean/output_files/SS_cal_mean.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632257579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754632257582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  8 12:50:57 2025 " "Processing ended: Fri Aug  8 12:50:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754632257582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754632257582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754632257582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754632257582 ""}
