$comment
	File created using the following command:
		vcd file comple.msim.vcd -direction
$end
$date
	Fri Feb 23 16:51:21 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comple_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # C $end
$var wire 1 $ F [6] $end
$var wire 1 % F [5] $end
$var wire 1 & F [4] $end
$var wire 1 ' F [3] $end
$var wire 1 ( F [2] $end
$var wire 1 ) F [1] $end
$var wire 1 * F [0] $end
$var wire 1 + G [6] $end
$var wire 1 , G [5] $end
$var wire 1 - G [4] $end
$var wire 1 . G [3] $end
$var wire 1 / G [2] $end
$var wire 1 0 G [1] $end
$var wire 1 1 G [0] $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 C~input_o $end
$var wire 1 : F[0]~output_o $end
$var wire 1 ; F[1]~output_o $end
$var wire 1 < F[2]~output_o $end
$var wire 1 = F[3]~output_o $end
$var wire 1 > F[4]~output_o $end
$var wire 1 ? F[5]~output_o $end
$var wire 1 @ F[6]~output_o $end
$var wire 1 A G[0]~output_o $end
$var wire 1 B G[1]~output_o $end
$var wire 1 C G[2]~output_o $end
$var wire 1 D G[3]~output_o $end
$var wire 1 E G[4]~output_o $end
$var wire 1 F G[5]~output_o $end
$var wire 1 G G[6]~output_o $end
$var wire 1 H B[0]~input_o $end
$var wire 1 I A[0]~input_o $end
$var wire 1 J U1|A1|HA1|F~combout $end
$var wire 1 K A[1]~input_o $end
$var wire 1 L B[1]~input_o $end
$var wire 1 M U1|A2|G~0_combout $end
$var wire 1 N A[2]~input_o $end
$var wire 1 O B[2]~input_o $end
$var wire 1 P U1|A3|G~0_combout $end
$var wire 1 Q B[3]~input_o $end
$var wire 1 R A[3]~input_o $end
$var wire 1 S U1|A4|G~0_combout $end
$var wire 1 T U1|A3|HA2|F~0_combout $end
$var wire 1 U U1|A2|HA2|F~0_combout $end
$var wire 1 V U1|A4|HA2|F~combout $end
$var wire 1 W U2|Mux3~0_combout $end
$var wire 1 X U2|Mux2~0_combout $end
$var wire 1 Y U2|Mux4~0_combout $end
$var wire 1 Z U4|Mux6~0_combout $end
$var wire 1 [ U4|Mux5~0_combout $end
$var wire 1 \ U4|Mux4~0_combout $end
$var wire 1 ] U4|Mux3~0_combout $end
$var wire 1 ^ U4|Mux2~0_combout $end
$var wire 1 _ U4|Mux1~0_combout $end
$var wire 1 ` U4|Mux0~0_combout $end
$var wire 1 a U2|Mux0~0_combout $end
$var wire 1 b U2|Mux1~1_combout $end
$var wire 1 c U2|Mux1~0_combout $end
$var wire 1 d U3|Mux5~0_combout $end
$var wire 1 e U2|Mux1~2_combout $end
$var wire 1 f U3|Mux0~0_combout $end
$var wire 1 g U3|Mux0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b110 "
0#
1*
1)
1(
1'
0&
0%
1$
11
10
1/
1.
0-
0,
1+
x2
03
14
x5
16
17
18
09
1:
1;
1<
1=
0>
0?
1@
1A
1B
1C
1D
0E
0F
1G
0H
1I
1J
0K
1L
0M
1N
1O
1P
0Q
0R
0S
0T
1U
1V
0W
0X
0Y
0Z
1[
1\
1]
0^
0_
1`
1a
0b
0c
1d
1e
1f
1g
$end
#1000000
