
---------- Begin Simulation Statistics ----------
final_tick                                 2640762500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   180002                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.10                       # Real time elapsed on the host
host_tick_rate                               67531720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826630                       # Number of instructions simulated
sim_ops                                       7038795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002641                       # Number of seconds simulated
sim_ticks                                  2640762500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4992229                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3480492                       # number of cc regfile writes
system.cpu.committedInsts                     3826630                       # Number of Instructions Simulated
system.cpu.committedOps                       7038795                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.380203                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.380203                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215433                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   139987                       # number of floating regfile writes
system.cpu.idleCycles                          242658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                89198                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   944529                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.689745                       # Inst execution rate
system.cpu.iew.exec_refs                      1503880                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466104                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  570372                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1168562                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 89                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6028                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               595389                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10961842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1037776                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            137666                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8924433                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5344                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                200564                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  87655                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                210348                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            247                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31441                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          57757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13096714                       # num instructions consuming a value
system.cpu.iew.wb_count                       8824023                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.508796                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6663559                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.670734                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8884078                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14990507                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8623347                       # number of integer regfile writes
system.cpu.ipc                               0.724531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.724531                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            174595      1.93%      1.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6611281     72.96%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20322      0.22%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                662974      7.32%     82.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1041      0.01%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31742      0.35%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8607      0.09%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1229      0.01%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             477      0.01%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             175      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               982012     10.84%     93.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              426307      4.70%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           75389      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51482      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9062099                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224181                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              429779                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       191488                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             344444                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      128973                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014232                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   99577     77.21%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    511      0.40%     77.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     60      0.05%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    96      0.07%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3600      2.79%     80.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6193      4.80%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             13600     10.54%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5336      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8792296                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22879536                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8632535                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14540670                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10959636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9062099                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3923041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1991                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8872814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5038868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.798439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.142511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2250488     44.66%     44.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              546459     10.84%     55.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              681387     13.52%     69.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              496914      9.86%     78.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              356286      7.07%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              255955      5.08%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              251640      4.99%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              150547      2.99%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               49192      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5038868                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.715811                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            218330                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           149972                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1168562                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              595389                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3270991                       # number of misc regfile reads
system.cpu.numCycles                          5281526                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           13353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1009                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3264                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3242                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3877                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23708                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       759360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       759360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  759360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8601                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30053500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45591000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20430                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        73770                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110423                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184193                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3142016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4197824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7339840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7421                       # Total snoops (count)
system.tol2bus.snoopTraffic                    208896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            68990                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  67976     98.53%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1014      1.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              68990                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          114429500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55341496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37016991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                22359                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                30607                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               22359                       # number of overall hits
system.l2.overall_hits::.cpu.data               30607                       # number of overall hits
system.l2.overall_hits::total                   52966                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8603                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2317                       # number of overall misses
system.l2.overall_misses::.cpu.data              6286                       # number of overall misses
system.l2.overall_misses::total                  8603                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    191934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    490563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        682497000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    191934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    490563000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       682497000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            24676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61569                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           24676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61569                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.093897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.170385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.093897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.170385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82837.289599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78040.566338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79332.442171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82837.289599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78040.566338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79332.442171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3264                       # number of writebacks
system.l2.writebacks::total                      3264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8602                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    168774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    427618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    596392500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    168774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    427618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    596392500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.093897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.170358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139713                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.093897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.170358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72841.605524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68037.947494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69331.841432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72841.605524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68037.947494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69331.841432                       # average overall mshr miss latency
system.l2.replacements                           7421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28698                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28698                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28698                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24416                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24416                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24416                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24416                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           94                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            94                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12586                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    297599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     297599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.235498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76760.123807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76760.123807                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    258829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    258829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.235498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66760.123807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66760.123807                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          22359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    191934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    191934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        24676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.093897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.093897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82837.289599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82837.289599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    168774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    168774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.093897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.093897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72841.605524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72841.605524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    192964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    192964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80101.286841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80101.286841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    168789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    168789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70095.307309                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70095.307309                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1929.272512                       # Cycle average of tags in use
system.l2.tags.total_refs                      122524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.939487                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.831270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       404.821820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1406.619422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.197667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.686826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    499949                       # Number of tag accesses
system.l2.tags.data_accesses                   499949                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001135237250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3264                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8601                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3264                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.326316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.129780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.459658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            175     92.11%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      3.68%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.58%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.05%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.815789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.779592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.128169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              119     62.63%     62.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.63%     65.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51     26.84%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      6.84%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.53%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  550464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               208896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    208.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2640671000                       # Total gap between requests
system.mem_ctrls.avgGap                     222559.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       148224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       391616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       204480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 56129242.974330335855                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 148296562.072507470846                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77432181.046194046736                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2316                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6285                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3264                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     73420250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    171293250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  62503782000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31701.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27254.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19149443.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       148224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       402240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        550464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       208896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       208896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     56129243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152319643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        208448886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     56129243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     56129243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79104425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79104425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79104425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     56129243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152319643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       287553311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8435                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3195                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          112                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                86557250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          244713500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10261.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29011.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6612                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2578                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   305.751440                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   192.052027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.300063                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          761     31.32%     31.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          645     26.54%     57.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          330     13.58%     71.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          162      6.67%     78.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          118      4.86%     82.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           91      3.74%     86.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           48      1.98%     88.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           82      3.37%     92.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          193      7.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                539840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             204480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              204.425805                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.432181                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7625520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4030290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27189120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7323660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 208362960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    722181450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    405900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1382613000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.565826                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1048461750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     88140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1504160750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9796080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5191560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       33036780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9354240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 208362960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    728017110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    400985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1394744490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.159761                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1035525500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     88140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1517097000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  87655                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1441439                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  850667                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            707                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1594612                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1063788                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               11572868                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3475                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 376731                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55128                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 475998                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          107691                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            17149934                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    34121985                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22371078                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    249241                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881633                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7268295                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      14                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1581048                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       852628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           852628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       852628                       # number of overall hits
system.cpu.icache.overall_hits::total          852628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        25850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        25850                       # number of overall misses
system.cpu.icache.overall_misses::total         25850                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    532246499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    532246499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    532246499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    532246499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       878478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       878478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       878478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       878478                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029426                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20589.806538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20589.806538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20589.806538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20589.806538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1642                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24419                       # number of writebacks
system.cpu.icache.writebacks::total             24419                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1174                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1174                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1174                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1174                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        24676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        24676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    466188999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    466188999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    466188999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    466188999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18892.405536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18892.405536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18892.405536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18892.405536                       # average overall mshr miss latency
system.cpu.icache.replacements                  24419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       852628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          852628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        25850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25850                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    532246499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    532246499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       878478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       878478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20589.806538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20589.806538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        24676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    466188999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    466188999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18892.405536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18892.405536                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.673603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              877303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.554326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.673603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1781631                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1781631                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       66999                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  375668                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1113                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 247                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 232239                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  169                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    252                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1040240                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      466816                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           425                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           267                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      879127                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           808                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1306516                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1872916                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1483217                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                288564                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  87655                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               972643                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3269                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11896802                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 14233                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         15022890                       # The number of ROB reads
system.cpu.rob.writes                        22309114                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1225911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1225911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1234398                       # number of overall hits
system.cpu.dcache.overall_hits::total         1234398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       101288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102061                       # number of overall misses
system.cpu.dcache.overall_misses::total        102061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2087443499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2087443499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2087443499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2087443499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1327199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1327199                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1336459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1336459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20608.991184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20608.991184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20452.900706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20452.900706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6956                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               314                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.152866                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28698                       # number of writebacks
system.cpu.dcache.writebacks::total             28698                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64881                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    858399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    858399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    870950500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    870950500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23577.869640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23577.869640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23607.472962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23607.472962                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36637                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       878528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          878528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1614721500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1614721500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       963345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       963345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.088044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19037.710600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19037.710600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        64873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        64873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    402400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    402400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020703                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20176.519254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20176.519254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       347383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    472721999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    472721999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28700.261004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28700.261004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    455999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    455999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27698.414627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27698.414627                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          773                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          773                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         9260                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         9260                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          486                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          486                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12551000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12551000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052484                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052484                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25825.102881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25825.102881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.294258                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1271291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.458868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.294258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2709811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2709811                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2640762500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1675120                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1532316                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             87314                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1149074                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1145079                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.652329                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   35527                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           13009                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10258                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2751                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          770                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct       342576                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong       373019                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct       528318                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       187277                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       304249                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        36933                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2966                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       263535                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        44291                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        13808                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1174                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         3368                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         7571                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         9622                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        33126                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        64163                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        33940                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        34603                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        18344                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        16958                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13        15942                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14        15056                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15         9657                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16        14260                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17         7403                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18         9049                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19         7560                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20         4647                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21         9965                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        13206                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        35272                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        33346                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        16712                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32         5913                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36          159                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        59451                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        55962                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        59844                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        23524                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        18958                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        12215                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12         8528                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13        13695                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14        10465                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15         6202                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16         6929                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17         7752                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18         5082                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        13609                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20         9693                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        17652                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        16769                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        33562                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26        16562                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28         2800                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32           27                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         3852496                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84674                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4513599                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.559464                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.353885                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2266611     50.22%     50.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          818825     18.14%     68.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          417788      9.26%     77.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          346944      7.69%     85.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          160602      3.56%     88.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57749      1.28%     90.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49050      1.09%     91.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50131      1.11%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          345899      7.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4513599                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826630                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038795                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156044                       # Number of memory references committed
system.cpu.commit.loads                        792894                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810769                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6819106                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29686                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138396      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099240     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20138      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765136     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343553      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038795                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        345899                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826630                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038795                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1446591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6359723                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1675120                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1190864                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3496858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  181802                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  641                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3816                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    878479                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29147                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5038868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.605118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.427823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2960857     58.76%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    64302      1.28%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   141334      2.80%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   169978      3.37%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   109418      2.17%     68.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   158201      3.14%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   133465      2.65%     74.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   170027      3.37%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1131286     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5038868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.317166                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.204145                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
