Analysis & Synthesis report for lab3
Wed May 30 19:07:35 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated
 14. Source assignments for dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated
 15. Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory
 16. Parameter Settings for User Entity Instance: DFF_Register:DF1
 17. Parameter Settings for User Entity Instance: DFF_Register:DF2
 18. Parameter Settings for User Entity Instance: Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu
 19. Parameter Settings for User Entity Instance: Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu
 20. Parameter Settings for User Entity Instance: DFF_Register:DF3
 21. Parameter Settings for User Entity Instance: dmemory:MEM|altsyncram:data_memory
 22. Parameter Settings for User Entity Instance: DFF_Register:DF4
 23. Parameter Settings for Inferred Entity Instance: Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "DFF_Register:DF4"
 27. Port Connectivity Checks: "DFF_Register:DF3"
 28. Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"
 29. Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu"
 30. Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"
 31. Port Connectivity Checks: "DFF_Register:DF2"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 30 19:07:35 2018    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; lab3                                     ;
; Top-level Entity Name              ; MIPS                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 3,962                                    ;
;     Total combinational functions  ; 3,007                                    ;
;     Dedicated logic registers      ; 1,282                                    ;
; Total registers                    ; 1282                                     ;
; Total pins                         ; 176                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 16,384                                   ;
; Embedded Multiplier 9-bit elements ; 7                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C6       ;                    ;
; Top-level entity name                                                      ; MIPS               ; lab3               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; program.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex            ;         ;
; dmemory.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex            ;         ;
; ../VHDL/xor_gate.vhd             ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/xor_gate.vhd              ;         ;
; ../VHDL/swap.vhd                 ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/swap.vhd                  ;         ;
; ../VHDL/sub_and_bias.vhd         ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/sub_and_bias.vhd          ;         ;
; ../VHDL/signTag.vhd              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/signTag.vhd               ;         ;
; ../VHDL/Sign_computation.vhd     ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Sign_computation.vhd      ;         ;
; ../VHDL/Select_exp.vhd           ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Select_exp.vhd            ;         ;
; ../VHDL/Second_Swap.vhd          ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Second_Swap.vhd           ;         ;
; ../VHDL/or_gate.vhd              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/or_gate.vhd               ;         ;
; ../VHDL/NandR.vhd                ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/NandR.vhd                 ;         ;
; ../VHDL/MIPS.vhd                 ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd                  ;         ;
; ../VHDL/lead_zeros.vhd           ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/lead_zeros.vhd            ;         ;
; ../VHDL/IFETCH.VHD               ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD                ;         ;
; ../VHDL/IEEE_Mult.vhd            ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Mult.vhd             ;         ;
; ../VHDL/IEEE_Adder.vhd           ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd            ;         ;
; ../VHDL/IDECODE.VHD              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IDECODE.VHD               ;         ;
; ../VHDL/Hazard_Unit.vhd          ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Hazard_Unit.vhd           ;         ;
; ../VHDL/fullAdder.vhd            ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/fullAdder.vhd             ;         ;
; ../VHDL/exp_sub.vhd              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/exp_sub.vhd               ;         ;
; ../VHDL/EXECUTE.VHD              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD               ;         ;
; ../VHDL/DMEMORY.VHD              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD               ;         ;
; ../VHDL/DFF_Register.vhd         ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DFF_Register.vhd          ;         ;
; ../VHDL/CONTROL.VHD              ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/CONTROL.VHD               ;         ;
; ../VHDL/and_gate.vhd             ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/and_gate.vhd              ;         ;
; ../VHDL/Aligment_Shifter.vhd     ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Aligment_Shifter.vhd      ;         ;
; ../VHDL/adder.vhd                ; yes             ; User VHDL File                        ; C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/adder.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_40s3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/altsyncram_40s3.tdf ;         ;
; db/altsyncram_n3u3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/altsyncram_n3u3.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc               ;         ;
; db/mult_p8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/mult_p8t.tdf        ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,962 ;
;                                             ;       ;
; Total combinational functions               ; 3007  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2138  ;
;     -- 3 input functions                    ; 670   ;
;     -- <=2 input functions                  ; 199   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2727  ;
;     -- arithmetic mode                      ; 280   ;
;                                             ;       ;
; Total registers                             ; 1282  ;
;     -- Dedicated logic registers            ; 1282  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 176   ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 7     ;
; Maximum fan-out                             ; 1346  ;
; Total fan-out                               ; 15516 ;
; Average fan-out                             ; 3.42  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS                                                 ; 3007 (33)         ; 1282 (0)     ; 16384       ; 7            ; 1       ; 3         ; 176  ; 0            ; |MIPS                                                                                                       ;              ;
;    |DFF_Register:DF1|                                 ; 41 (41)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DFF_Register:DF1                                                                                      ;              ;
;    |DFF_Register:DF2|                                 ; 96 (96)           ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DFF_Register:DF2                                                                                      ;              ;
;    |DFF_Register:DF3|                                 ; 231 (231)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DFF_Register:DF3                                                                                      ;              ;
;    |DFF_Register:DF4|                                 ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DFF_Register:DF4                                                                                      ;              ;
;    |Execute:EXE|                                      ; 943 (322)         ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |MIPS|Execute:EXE                                                                                           ;              ;
;       |IEEE_Adder:IEEE_ADD|                           ; 520 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD                                                                       ;              ;
;          |Aligment_Shifter:Alignment_shifter_uu|      ; 144 (144)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu                                 ;              ;
;          |Lead_zeros_counter:Lead_zeros_counter_uu|   ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Lead_zeros_counter:Lead_zeros_counter_uu                              ;              ;
;          |NandR:NandR_uu|                             ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu                                                        ;              ;
;          |Second_Swap:swap2_uu|                       ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Second_Swap:swap2_uu                                                  ;              ;
;          |Select_exp:Select_exp_uu|                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Select_exp:Select_exp_uu                                              ;              ;
;          |Sign_computation:Sign_computation_uu|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Sign_computation:Sign_computation_uu                                  ;              ;
;          |Sub_and_bias:Sub_and_bias_uu|               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Sub_and_bias:Sub_and_bias_uu                                          ;              ;
;          |adder:adder2_uu|                            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu                                                       ;              ;
;             |full_adder:\Array_Of_FAs:0:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:0:full_adderi                ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:0:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:10:full_adderi| ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi               ;              ;
;                |and_gate:and2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi|and_gate:and2 ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:12:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:13:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:14:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi               ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi|and_gate:and2 ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:16:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:17:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi               ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi|and_gate:and2 ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:18:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi               ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi|and_gate:and2 ;              ;
;             |full_adder:\Array_Of_FAs:1:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|and_gate:and2  ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:20:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:21:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:22:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:22:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:22:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:23:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi               ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi|and_gate:and2 ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:24:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi               ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi|xor_gate:xor1 ;              ;
;             |full_adder:\Array_Of_FAs:2:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi|and_gate:and2  ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:4:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:4:full_adderi                ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:4:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:5:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi                ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:6:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi|and_gate:and2  ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi|xor_gate:xor1  ;              ;
;             |full_adder:\Array_Of_FAs:7:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:7:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:7:full_adderi|and_gate:and2  ;              ;
;             |full_adder:\Array_Of_FAs:9:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi                ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi|xor_gate:xor1  ;              ;
;             |xor_gate:\Array_Of_Xor:0:xor_gatej|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:0:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:10:xor_gatej|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:10:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:11:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:11:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:12:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:12:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:13:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:13:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:14:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:14:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:15:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:15:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:16:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:16:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:17:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:17:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:18:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:18:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:19:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:19:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:1:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:1:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:20:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:20:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:21:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:21:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:22:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:22:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:23:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:23:xor_gatej                   ;              ;
;             |xor_gate:\Array_Of_Xor:2:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:2:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:3:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:3:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:4:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:4:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:5:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:5:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:6:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:6:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:7:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:7:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:8:xor_gatej|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:8:xor_gatej                    ;              ;
;             |xor_gate:\Array_Of_Xor:9:xor_gatej|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:9:xor_gatej                    ;              ;
;          |adder:adder_uu|                             ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu                                                        ;              ;
;             |full_adder:\Array_Of_FAs:0:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi                 ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and2   ;              ;
;                |or_gate:or0|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0     ;              ;
;             |full_adder:\Array_Of_FAs:10:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:11:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:12:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:13:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:14:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:15:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:16:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:17:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:18:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:19:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:1:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|or_gate:or1     ;              ;
;                |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1   ;              ;
;             |full_adder:\Array_Of_FAs:20:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:21:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:22:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:23:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi                ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi|or_gate:or1    ;              ;
;             |full_adder:\Array_Of_FAs:24:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi                ;              ;
;                |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi|and_gate:and2  ;              ;
;             |full_adder:\Array_Of_FAs:2:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:3:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:4:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:5:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:6:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:7:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:8:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi|or_gate:or1     ;              ;
;             |full_adder:\Array_Of_FAs:9:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi                 ;              ;
;                |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi|or_gate:or1     ;              ;
;             |xor_gate:\Array_Of_Xor:1:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|xor_gate:\Array_Of_Xor:1:xor_gatej                     ;              ;
;          |exp_sub:exp_sub_uu|                         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|exp_sub:exp_sub_uu                                                    ;              ;
;          |signTag:signTag_uu|                         ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|signTag:signTag_uu                                                    ;              ;
;          |swap:swap_uu|                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|swap:swap_uu                                                          ;              ;
;       |IEEE_Mult:IEEE_MUL|                            ; 101 (46)          ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Mult:IEEE_MUL                                                                        ;              ;
;          |lpm_mult:Mult0|                             ; 55 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0                                                         ;              ;
;             |mult_p8t:auto_generated|                 ; 55 (55)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |MIPS|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0|mult_p8t:auto_generated                                 ;              ;
;    |Hazard_Unit:HU|                                   ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Hazard_Unit:HU                                                                                        ;              ;
;    |Idecode:ID|                                       ; 1528 (1528)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Idecode:ID                                                                                            ;              ;
;    |Ifetch:IFE|                                       ; 9 (9)             ; 8 (8)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE                                                                                            ;              ;
;       |altsyncram:inst_memory|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory                                                                     ;              ;
;          |altsyncram_40s3:auto_generated|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated                                      ;              ;
;    |control:CTL|                                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|control:CTL                                                                                           ;              ;
;    |dmemory:MEM|                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:MEM                                                                                           ;              ;
;       |altsyncram:data_memory|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:MEM|altsyncram:data_memory                                                                    ;              ;
;          |altsyncram_n3u3:auto_generated|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated                                     ;              ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                            ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------+
; Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex ;
; dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DFF_Register:DF2|q[40]                 ; Merged with DFF_Register:DF2|q[19]     ;
; DFF_Register:DF2|q[41]                 ; Merged with DFF_Register:DF2|q[20]     ;
; DFF_Register:DF2|q[42]                 ; Merged with DFF_Register:DF2|q[21]     ;
; DFF_Register:DF2|q[43]                 ; Merged with DFF_Register:DF2|q[22]     ;
; DFF_Register:DF2|q[24..39,44]          ; Merged with DFF_Register:DF2|q[23]     ;
; Idecode:ID|register_array[0][0]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][1]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][2]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][3]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][4]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][5]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][6]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][7]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][8]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][9]        ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][10]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][11]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][12]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][13]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][14]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][15]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][16]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][17]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][18]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][19]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][20]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][21]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][22]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][23]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][24]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][25]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][26]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][27]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][28]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][29]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][30]       ; Stuck at GND due to stuck port data_in ;
; Idecode:ID|register_array[0][31]       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 53 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1282  ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1034  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|PCDFF[2]                                                               ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |MIPS|DFF_Register:DF1|q[21]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[31][24]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[30][20]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[29][19]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[28][13]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[27][12]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[26][25]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[25][6]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[24][28]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[23][5]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[22][23]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[21][27]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[20][26]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[19][28]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[18][11]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[17][18]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[16][6]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[15][11]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[14][24]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[13][4]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[12][10]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[11][6]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[10][10]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[9][9]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[8][16]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[7][16]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[6][5]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[5][20]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[4][1]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[3][19]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[2][0]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[1][5]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Idecode:ID|register_array[0][10]                                                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |MIPS|DFF_Register:DF3|q[63]                                                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |MIPS|DFF_Register:DF3|q[46]                                                            ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |MIPS|DFF_Register:DF3|q[51]                                                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |MIPS|DFF_Register:DF3|q[56]                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |MIPS|DFF_Register:DF3|q[59]                                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |MIPS|DFF_Register:DF3|q[61]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|Ifetch:IFE|Mem_Addr[6]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|WriteDataE[9]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Ainput[3]                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux1                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux59                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory                                       ;
+------------------------------------+----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                          ; Type           ;
+------------------------------------+----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped        ;
; WIDTH_A                            ; 32                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                              ; Signed Integer ;
; NUMWORDS_A                         ; 0                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped        ;
; WIDTH_B                            ; 1                                                              ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                              ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                              ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                                              ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped        ;
; INIT_FILE                          ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone II                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_40s3                                                ; Untyped        ;
+------------------------------------+----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:DF1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 42    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:DF2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 120   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:DF3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 72    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:MEM|altsyncram:data_memory                                      ;
+------------------------------------+----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                          ; Type           ;
+------------------------------------+----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                              ; Signed Integer ;
; NUMWORDS_A                         ; 0                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped        ;
; WIDTH_B                            ; 1                                                              ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                              ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                              ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                                              ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped        ;
; INIT_FILE                          ; C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone II                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_n3u3                                                ; Untyped        ;
+------------------------------------+----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_Register:DF4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 71    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 24         ; Untyped                          ;
; LPM_WIDTHB                                     ; 24         ; Untyped                          ;
; LPM_WIDTHP                                     ; 48         ; Untyped                          ;
; LPM_WIDTHR                                     ; 48         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_p8t   ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 0                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 0                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 0                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 0                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 1                                             ;
; Entity Instance                       ; Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                            ;
;     -- LPM_WIDTHB                     ; 24                                            ;
;     -- LPM_WIDTHP                     ; 48                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "DFF_Register:DF4" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "DFF_Register:DF3" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fout[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum1[25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "DFF_Register:DF2" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed May 30 19:07:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/xor_gate.vhd
    Info (12022): Found design unit 1: xor_gate-rtl
    Info (12023): Found entity 1: xor_gate
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/swap.vhd
    Info (12022): Found design unit 1: swap-rtl
    Info (12023): Found entity 1: swap
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/sub_and_bias.vhd
    Info (12022): Found design unit 1: Sub_and_bias-rt
    Info (12023): Found entity 1: Sub_and_bias
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/signtag.vhd
    Info (12022): Found design unit 1: signTag-rtl
    Info (12023): Found entity 1: signTag
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/sign_computation.vhd
    Info (12022): Found design unit 1: Sign_computation-rt
    Info (12023): Found entity 1: Sign_computation
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/select_exp.vhd
    Info (12022): Found design unit 1: Select_exp-rt
    Info (12023): Found entity 1: Select_exp
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/second_swap.vhd
    Info (12022): Found design unit 1: Second_Swap-rtl
    Info (12023): Found entity 1: Second_Swap
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/or_gate.vhd
    Info (12022): Found design unit 1: or_gate-rtl
    Info (12023): Found entity 1: or_gate
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/nandr.vhd
    Info (12022): Found design unit 1: NandR-rtl
    Info (12023): Found entity 1: NandR
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/lead_zeros.vhd
    Info (12022): Found design unit 1: Lead_zeros_counter-rt
    Info (12023): Found entity 1: Lead_zeros_counter
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior
    Info (12023): Found entity 1: Ifetch
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ieee_mult.vhd
    Info (12022): Found design unit 1: IEEE_Mult-rtl
    Info (12023): Found entity 1: IEEE_Mult
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ieee_adder.vhd
    Info (12022): Found design unit 1: IEEE_Adder-rt
    Info (12023): Found entity 1: IEEE_Adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior
    Info (12023): Found entity 1: Idecode
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/hazard_unit.vhd
    Info (12022): Found design unit 1: Hazard_Unit-BEHAVIORAL
    Info (12023): Found entity 1: Hazard_Unit
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/fulladder.vhd
    Info (12022): Found design unit 1: full_adder-structural
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/exp_sub.vhd
    Info (12022): Found design unit 1: exp_sub-rt
    Info (12023): Found entity 1: exp_sub
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior
    Info (12023): Found entity 1: Execute
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior
    Info (12023): Found entity 1: dmemory
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/dff_register.vhd
    Info (12022): Found design unit 1: DFF_Register-rtl
    Info (12023): Found entity 1: DFF_Register
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/control.vhd
    Info (12022): Found design unit 1: control-behavior
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/and_gate.vhd
    Info (12022): Found design unit 1: and_gate-rtl
    Info (12023): Found entity 1: and_gate
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/aligment_shifter.vhd
    Info (12022): Found design unit 1: Aligment_Shifter-rtl
    Info (12023): Found entity 1: Aligment_Shifter
Info (12021): Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/adder.vhd
    Info (12022): Found design unit 1: adder-str
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "Ifetch" for hierarchy "Ifetch:IFE"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ifetch:IFE|altsyncram:inst_memory"
Info (12130): Elaborated megafunction instantiation "Ifetch:IFE|altsyncram:inst_memory"
Info (12133): Instantiated megafunction "Ifetch:IFE|altsyncram:inst_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40s3.tdf
    Info (12023): Found entity 1: altsyncram_40s3
Info (12128): Elaborating entity "altsyncram_40s3" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_40s3:auto_generated"
Warning (113007): Byte addressed memory initialization file "program.hex" was read in the word-addressed format
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (141) in the Memory Initialization File "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/program.hex" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:DF1"
Info (12128): Elaborating entity "Idecode" for hierarchy "Idecode:ID"
Info (12128): Elaborating entity "control" for hierarchy "control:CTL"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:DF2"
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:EXE"
Warning (10492): VHDL Process Statement warning at EXECUTE.VHD(129): signal "SLT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "IEEE_Adder" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD"
Info (12128): Elaborating entity "exp_sub" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|exp_sub:exp_sub_uu"
Info (12128): Elaborating entity "swap" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|swap:swap_uu"
Info (12128): Elaborating entity "Aligment_Shifter" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu"
Info (12128): Elaborating entity "Second_Swap" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Second_Swap:swap2_uu"
Info (12128): Elaborating entity "Sign_computation" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Sign_computation:Sign_computation_uu"
Info (12128): Elaborating entity "adder" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"
Info (12128): Elaborating entity "xor_gate" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|xor_gate:\Array_Of_Xor:0:xor_gatej"
Info (12128): Elaborating entity "full_adder" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi"
Info (12128): Elaborating entity "and_gate" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and0"
Info (12128): Elaborating entity "or_gate" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0"
Info (12128): Elaborating entity "signTag" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|signTag:signTag_uu"
Info (12128): Elaborating entity "Select_exp" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Select_exp:Select_exp_uu"
Info (12128): Elaborating entity "Lead_zeros_counter" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Lead_zeros_counter:Lead_zeros_counter_uu"
Info (12128): Elaborating entity "NandR" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"
Info (12128): Elaborating entity "Sub_and_bias" for hierarchy "Execute:EXE|IEEE_Adder:IEEE_ADD|Sub_and_bias:Sub_and_bias_uu"
Info (12128): Elaborating entity "IEEE_Mult" for hierarchy "Execute:EXE|IEEE_Mult:IEEE_MUL"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:DF3"
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:MEM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmemory:MEM|altsyncram:data_memory"
Info (12130): Elaborated megafunction instantiation "dmemory:MEM|altsyncram:data_memory"
Info (12133): Instantiated megafunction "dmemory:MEM|altsyncram:data_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3u3.tdf
    Info (12023): Found entity 1: altsyncram_n3u3
Info (12128): Elaborating entity "altsyncram_n3u3" for hierarchy "dmemory:MEM|altsyncram:data_memory|altsyncram_n3u3:auto_generated"
Warning (113007): Byte addressed memory initialization file "dmemory.hex" was read in the word-addressed format
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/dmemory.hex" -- truncated remaining initial content value to fit RAM
Info (12128): Elaborating entity "DFF_Register" for hierarchy "DFF_Register:DF4"
Info (12128): Elaborating entity "Hazard_Unit" for hierarchy "Hazard_Unit:HU"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:EXE|IEEE_Mult:IEEE_MUL|Mult0"
Info (12130): Elaborated megafunction instantiation "Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf
    Info (12023): Found entity 1: mult_p8t
Info (13014): Ignored 153 buffer(s)
    Info (13019): Ignored 153 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND
    Warning (13410): Pin "PC[1]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 174 output pins
    Info (21061): Implemented 4022 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Wed May 30 19:07:35 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


