// Seed: 805358
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2
);
  logic id_4;
  ;
  assign module_2._id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_2 = 32'd59
) (
    input  tri1  _id_0,
    input  wand  id_1,
    output uwire _id_2,
    output wire  id_3,
    output tri   id_4,
    output tri   id_5
);
  logic [1  &&  id_0 : id_2] id_7 = -1 && -1;
  assign id_5 = 1 == -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4
  );
endmodule
module module_0 #(
    parameter id_9 = 32'd72
) (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 module_2,
    input wire id_8,
    input tri _id_9,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input wire id_14,
    input wire id_15,
    output wor id_16
    , id_19,
    input supply0 id_17
);
  assign id_19[id_9] = (id_14) < -1'b0;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4
  );
endmodule
