Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun May 05 20:13:39 2024
| Host         : LAPTOP-7NTTMRAQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+------------------+------------------+----------------+
|  cu/led_display[3]                     |                            |                  |                1 |              1 |
|  inst_time_mux0/cathode_reg[6]_i_2_n_0 |                            |                  |                2 |              7 |
|  clk_IBUF_BUFG                         | cu/E[0]                    |                  |                6 |             16 |
|  clk_IBUF_BUFG                         | cu/readResult_reg[15]_0[0] |                  |                5 |             16 |
|  clk_IBUF_BUFG                         |                            |                  |                8 |             28 |
+----------------------------------------+----------------------------+------------------+------------------+----------------+


