
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2278.096191 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2278.096436 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.718994 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.718994 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008448    0.029190    2.726892 2282.445801 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029190    0.000227 2282.446045 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.271280    0.324235 2282.770264 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.271280    0.000682 2282.770996 ^ io_west_out[8] (out)
                                           2282.770996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.770996   data arrival time
---------------------------------------------------------------------------------------------
                                           5716.979492   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2278.096191 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2278.096436 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.718994 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.718994 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006388    0.026498    2.713478 2282.432617 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026498    0.000227 2282.432617 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272975    0.324235 2282.757080 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.272975    0.000682 2282.757568 ^ io_south_out[8] (out)
                                           2282.757568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.757568   data arrival time
---------------------------------------------------------------------------------------------
                                           5716.992676   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2278.096191 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2278.096436 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006019    0.027958    2.060006 2280.156494 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.027958    0.000000 2280.156494 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.270831    0.323325 2280.479736 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.270831    0.000682 2280.480469 ^ io_east_out[8] (out)
                                           2280.480469   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.480469   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.269531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2276.122559 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2276.122559 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.761475 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.761475 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006500    0.027610    2.215984 2279.977539 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027610    0.000227 2279.977783 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.271329    0.323553 2280.301270 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.271329    0.000682 2280.302002 ^ io_west_out[13] (out)
                                           2280.302002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.302002   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.448242   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2276.122559 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2276.122559 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.761475 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.761475 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006409    0.027289    2.205979 2279.967529 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027289    0.000227 2279.967773 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272970    0.324462 2280.292236 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.272970    0.000682 2280.292969 ^ io_south_out[13] (out)
                                           2280.292969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.292969   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.457031   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.954834 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.954834 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.776123 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.776123 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006409    0.032908    2.116849 2279.893066 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.032908    0.000227 2279.893311 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.271558    0.326054 2280.219238 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.271558    0.000682 2280.219971 ^ io_west_out[14] (out)
                                           2280.219971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.219971   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.530273   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.954834 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.954834 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.776123 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.776123 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006628    0.029343    1.988383 2279.764404 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029343    0.000227 2279.764648 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272444    0.325144 2280.089844 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.272444    0.000682 2280.090576 ^ io_south_out[14] (out)
                                           2280.090576   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.090576   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.659668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2278.096191 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2278.096436 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006329    0.026420    1.608214 2279.704590 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026420    0.000227 2279.704834 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272976    0.324008 2280.028809 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.272976    0.000682 2280.029541 ^ io_south_out[24] (out)
                                           2280.029541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.029541   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.720703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.740967 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.740967 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.634033 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.634033 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006468    0.035593    1.983381 2279.617432 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035593    0.000000 2279.617432 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.271318    0.327191 2279.944580 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.271318    0.000682 2279.945312 ^ io_west_out[15] (out)
                                           2279.945312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.945312   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.805176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.742432 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.742432 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.650635 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.650635 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007354    0.037273    1.959052 2279.609619 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037273    0.000227 2279.609863 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.271808    0.328328 2279.938232 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.271808    0.000682 2279.938965 ^ io_west_out[12] (out)
                                           2279.938965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.938965   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.811523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.740967 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.740967 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.634033 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.634033 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005488    0.030593    1.871285 2279.505371 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030593    0.000227 2279.505615 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272969    0.326054 2279.831543 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.272969    0.000682 2279.832275 ^ io_south_out[15] (out)
                                           2279.832275   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.832275   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.917969   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.742432 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.742432 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.650635 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.650635 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006328    0.027817    1.708941 2279.359619 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.027817    0.000227 2279.359863 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272968    0.324690 2279.684570 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.272968    0.000682 2279.685059 ^ io_south_out[12] (out)
                                           2279.685059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.685059   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.064941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2275.223389 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2275.223633 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.910400 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.910400 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006369    0.027037    1.950411 2278.860840 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027037    0.000227 2278.861084 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271245    0.323098 2279.184326 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.271245    0.000682 2279.184814 ^ io_west_out[9] (out)
                                           2279.184814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.184814   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.565430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2275.223389 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2275.223633 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.910400 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.910400 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006868    0.026796    1.912667 2278.823242 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026796    0.000227 2278.823486 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272974    0.324235 2279.147705 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.272974    0.000682 2279.148193 ^ io_south_out[9] (out)
                                           2279.148193   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.148193   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.601562   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2276.122559 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2276.122559 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005911    0.027553    2.058414 2278.181152 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027553    0.000000 2278.181152 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.271783    0.323780 2278.504883 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.271783    0.000682 2278.505615 ^ io_east_out[13] (out)
                                           2278.505615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.505615   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.244629   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.954834 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.954834 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006720    0.029570    2.064553 2278.019287 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029570    0.000000 2278.019287 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.270248    0.323780 2278.343262 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.270248    0.000682 2278.343750 ^ io_east_out[14] (out)
                                           2278.343750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.343750   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.406250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.486816 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.487061 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.143066 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.143066 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006468    0.027385    1.844910 2277.988037 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027385    0.000000 2277.988037 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.271368    0.323325 2278.311279 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.271368    0.000682 2278.312012 ^ io_west_out[10] (out)
                                           2278.312012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.312012   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.437988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.486816 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.487061 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.143066 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.143066 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007488    0.027097    1.776471 2277.919678 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027097    0.000227 2277.919922 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272449    0.324008 2278.243896 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.272449    0.000682 2278.244385 ^ io_south_out[10] (out)
                                           2278.244385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.244385   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.505859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005285    0.028321    2.551815 2277.905029 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028321    0.000000 2277.905029 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272496    0.324690 2278.229736 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.272496    0.000682 2278.230469 ^ io_north_out[24] (out)
                                           2278.230469   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.230469   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.519531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.740967 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.740967 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005911    0.028077    2.122079 2277.863037 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028077    0.000000 2277.863037 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.269544    0.322416 2278.185303 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.269544    0.000682 2278.186035 ^ io_east_out[15] (out)
                                           2278.186035   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.186035   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.563965   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.742432 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.742432 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006611    0.028583    2.061597 2277.804199 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028583    0.000000 2277.804199 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.269746    0.322871 2278.126953 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.269746    0.000682 2278.127686 ^ io_east_out[12] (out)
                                           2278.127686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.127686   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.622070   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.353271 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.353271 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006029    0.027973    2.442448 2277.795654 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.027973    0.000000 2277.795654 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.269743    0.322643 2278.118408 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.269743    0.000682 2278.118896 ^ io_east_out[24] (out)
                                           2278.118896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.118896   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.631348   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2276.122559 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2276.122559 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006346    0.027208    1.629815 2277.752441 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027208    0.000227 2277.752686 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272971    0.324462 2278.077148 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.272971    0.000682 2278.077881 ^ io_south_out[29] (out)
                                           2278.077881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.077881   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.672363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2274.324219 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2274.324219 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.968506 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.968506 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006409    0.027255    1.721673 2277.690186 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027255    0.000227 2277.690430 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.270812    0.322871 2278.013184 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.270812    0.000682 2278.013916 ^ io_west_out[11] (out)
                                           2278.013916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.013916   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.735840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2274.324219 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2274.324219 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.968506 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.968506 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005836    0.025507    1.677790 2277.646240 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025507    0.000227 2277.646484 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272981    0.323780 2277.970215 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.272981    0.000682 2277.970947 ^ io_south_out[11] (out)
                                           2277.970947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.970947   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.779297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.954834 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.954834 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006529    0.029186    1.694161 2277.648926 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029186    0.000227 2277.649170 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272444    0.324917 2277.974121 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.272444    0.000682 2277.974854 ^ io_south_out[30] (out)
                                           2277.974854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.974854   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.774902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.740967 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.740967 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005429    0.030487    1.783292 2277.524170 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030487    0.000227 2277.524414 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272969    0.326054 2277.850342 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.272969    0.000682 2277.851074 ^ io_south_out[31] (out)
                                           2277.851074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.851074   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.898926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.742432 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.742432 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006229    0.027657    1.659146 2277.401611 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027657    0.000227 2277.401855 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272969    0.324690 2277.726562 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.272969    0.000682 2277.727295 ^ io_south_out[28] (out)
                                           2277.727295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.727295   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.022949   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2275.223389 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2275.223633 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007411    0.029586    2.067054 2277.290771 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029586    0.000000 2277.290771 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.270250    0.323780 2277.614502 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.270250    0.000682 2277.615234 ^ io_east_out[9] (out)
                                           2277.615234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.615234   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.135254   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2275.223389 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2275.223633 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007254    0.027310    1.647550 2276.871094 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027310    0.000227 2276.871338 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.273847    0.325144 2277.196533 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.273847    0.000909 2277.197510 ^ io_south_out[25] (out)
                                           2277.197510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.197510   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.552734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.486816 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.487061 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007011    0.028881    2.030220 2276.517334 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.028881    0.000000 2276.517334 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.269606    0.322871 2276.840332 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.269606    0.000682 2276.840820 ^ io_east_out[10] (out)
                                           2276.840820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.840820   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.909180   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005604    0.027385    2.324214 2276.454346 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027385    0.000000 2276.454346 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.273261    0.324690 2276.779053 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.273261    0.000682 2276.779785 ^ io_north_out[30] (out)
                                           2276.779785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.779785   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.970215   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2274.324219 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2274.324219 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006019    0.027185    2.051820 2276.375977 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027185    0.000000 2276.375977 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.270284    0.322643 2276.698486 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.270284    0.000682 2276.699219 ^ io_east_out[11] (out)
                                           2276.699219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.699219   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.051270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.130127 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.130127 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006717    0.029565    2.217576 2276.347656 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029565    0.000000 2276.347656 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.269968    0.323553 2276.671387 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.269968    0.000682 2276.671875 ^ io_east_out[30] (out)
                                           2276.671875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.671875   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.078125   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006165    0.029526    2.332399 2276.314697 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029526    0.000000 2276.314697 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272206    0.324917 2276.639648 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.272206    0.000682 2276.640381 ^ io_north_out[28] (out)
                                           2276.640381   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.640381   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.109863   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006085    0.032369    2.290790 2276.260254 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032369    0.000000 2276.260254 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.272985    0.326736 2276.586914 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.272985    0.000682 2276.587646 ^ io_north_out[31] (out)
                                           2276.587646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.587646   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.162598   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005365    0.027224    2.231218 2276.238281 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027224    0.000000 2276.238281 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.274333    0.325372 2276.563721 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.274333    0.000909 2276.564697 ^ io_north_out[29] (out)
                                           2276.564697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.564697   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.185547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.007080 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.007080 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006122    0.027893    2.120714 2276.127930 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027893    0.000000 2276.127930 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.269870    0.322643 2276.450439 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.269870    0.000682 2276.451172 ^ io_east_out[29] (out)
                                           2276.451172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.451172   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.298828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.982422 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.982422 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006842    0.028956    2.125262 2276.107666 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.028956    0.000000 2276.107666 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.271054    0.324008 2276.431641 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.271054    0.000682 2276.432373 ^ io_east_out[28] (out)
                                           2276.432373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.432373   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.317383   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.486816 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.487061 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007604    0.027226    1.587523 2276.074707 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027226    0.000227 2276.074951 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.273065    0.324462 2276.399414 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.273065    0.000682 2276.400146 ^ io_south_out[26] (out)
                                           2276.400146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.400146   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.350098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.969482 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.969482 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006047    0.028295    2.079105 2276.048584 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028295    0.000000 2276.048584 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.271523    0.324008 2276.372559 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.271523    0.000682 2276.373291 ^ io_east_out[31] (out)
                                           2276.373291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.373291   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.376465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2274.324219 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2274.324219 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005889    0.025578    1.599574 2275.923584 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025578    0.000227 2275.923828 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272458    0.323325 2276.247314 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.272458    0.000682 2276.248047 ^ io_south_out[27] (out)
                                           2276.248047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.248047   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.501953   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005604    0.030286    2.257593 2275.837646 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030286    0.000000 2275.837646 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272207    0.325372 2276.163086 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.272207    0.000682 2276.163818 ^ io_north_out[25] (out)
                                           2276.163818   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.163818   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.586426   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.580078 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.580078 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007324    0.029465    2.042953 2275.623047 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029465    0.000000 2275.623047 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.269968    0.323553 2275.946777 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.269968    0.000682 2275.947266 ^ io_east_out[25] (out)
                                           2275.947266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.947266   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.802734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008505    0.029253    2.726892 2275.607666 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029253    0.000227 2275.607910 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271347    0.324235 2275.932129 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.271347    0.000682 2275.932861 ^ io_west_out[24] (out)
                                           2275.932861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.932861   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.817383   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.545166 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.545166 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.886719 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.886719 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.988037 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.988037 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.542969 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.542969 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.880859 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.880859 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005197    0.028162    2.540219 2275.420898 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028162    0.000000 2275.420898 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.272238    0.324462 2275.745361 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.272238    0.000682 2275.746094 ^ io_north_out[8] (out)
                                           2275.746094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.746094   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.004395   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007465    0.033045    2.087290 2275.112549 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033045    0.000000 2275.112549 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272504    0.326736 2275.439453 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.272504    0.000682 2275.440186 ^ io_north_out[26] (out)
                                           2275.440186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.440186   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.309570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006144    0.030886    2.129354 2274.942383 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.030886    0.000000 2274.942383 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272500    0.325826 2275.268066 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.272500    0.000682 2275.268799 ^ io_north_out[27] (out)
                                           2275.268799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.268799   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.481445   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.025391 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.025391 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007139    0.029085    1.888338 2274.913818 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029085    0.000000 2274.913818 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.270549    0.323780 2275.237549 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.270549    0.000682 2275.238281 ^ io_east_out[26] (out)
                                           2275.238281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.238281   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.511719   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.812988 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.812988 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005824    0.026867    1.944045 2274.757080 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.026867    0.000000 2274.757080 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.269693    0.321961 2275.079102 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.269693    0.000682 2275.079590 ^ io_east_out[27] (out)
                                           2275.079590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.079590   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.670410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005690    0.027546    2.490424 2274.218506 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027546    0.000000 2274.218506 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272500    0.324235 2274.542725 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.272500    0.000682 2274.543213 ^ io_north_out[14] (out)
                                           2274.543213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.543213   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.206543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006010    0.032256    2.395837 2274.178467 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032256    0.000000 2274.178467 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272210    0.326281 2274.504639 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.272210    0.000682 2274.505371 ^ io_north_out[15] (out)
                                           2274.505371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.505371   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.244629   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006250    0.029660    2.289653 2274.171631 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029660    0.000000 2274.171631 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272206    0.324917 2274.496582 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.272206    0.000682 2274.497070 ^ io_north_out[12] (out)
                                           2274.497070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.497070   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.252930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005410    0.027306    2.329443 2274.099365 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027306    0.000000 2274.099365 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272501    0.324235 2274.423828 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.272501    0.000682 2274.424316 ^ io_north_out[13] (out)
                                           2274.424316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.424316   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.325684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2263.275879 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2263.275879 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2265.358154 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2265.358154 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.434814 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.434814 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.685791 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.686035 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.770020 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.770020 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006540    0.027661    2.215984 2273.986084 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027661    0.000227 2273.986328 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.271411    0.323553 2274.309814 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.271411    0.000682 2274.310547 ^ io_west_out[29] (out)
                                           2274.310547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.310547   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.439453   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.654053 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.654053 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2265.431396 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2265.431396 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.511230 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.511230 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.863037 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.863281 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.881836 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.881836 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007185    0.037025    1.958824 2273.840820 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037025    0.000000 2273.840820 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.270844    0.327418 2274.168213 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.270844    0.000682 2274.168945 ^ io_west_out[28] (out)
                                           2274.168945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.168945   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.581055   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.599365 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.599365 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2265.388184 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2265.388184 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.471191 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.471191 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.813721 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.813965 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.728027 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.728027 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006490    0.033030    2.116849 2273.844727 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033030    0.000227 2273.844971 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271266    0.325826 2274.170898 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.271266    0.000682 2274.171631 ^ io_west_out[30] (out)
                                           2274.171631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.171631   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.578613   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005545    0.030177    2.541356 2273.775146 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030177    0.000000 2273.775146 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272499    0.325372 2274.100586 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.272499    0.000682 2274.101318 ^ io_north_out[9] (out)
                                           2274.101318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.101318   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.648438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.683838 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.683838 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2265.455566 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2265.455566 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.580566 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.580566 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.905762 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.906006 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.782471 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.782471 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006405    0.035503    1.983153 2273.765625 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035503    0.000227 2273.765869 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.271620    0.327418 2274.093262 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.271620    0.000682 2274.093994 ^ io_west_out[31] (out)
                                           2274.093994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.093994   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.655762   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007550    0.033175    2.416073 2273.205566 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033175    0.000000 2273.205566 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272504    0.326736 2273.532471 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.272504    0.000682 2273.533203 ^ io_north_out[10] (out)
                                           2273.533203   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.533203   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.216797   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.801270 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.801270 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2265.331055 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2265.331055 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.417236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.417236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.678223 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.678223 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.233887 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.233887 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006490    0.027195    1.950639 2273.184570 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027195    0.000227 2273.184814 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.271369    0.323325 2273.508057 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.271369    0.000682 2273.508789 ^ io_west_out[25] (out)
                                           2273.508789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.508789   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.241699   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006283    0.031100    2.303068 2272.978271 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031100    0.000000 2272.978271 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272501    0.325826 2273.304199 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.272501    0.000682 2273.304688 ^ io_north_out[11] (out)
                                           2273.304688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.304688   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.445312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.705078 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.705078 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2265.149902 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2265.149902 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.199219 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.199219 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2269.289551 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2269.289551 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.789551 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.789551 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006440    0.027351    1.844910 2272.634521 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027351    0.000227 2272.634766 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.271677    0.323553 2272.958252 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.271677    0.000682 2272.958984 ^ io_west_out[26] (out)
                                           2272.958984   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.958984   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.791016   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.571289 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.571289 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.991211 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.991211 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.063232 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.063232 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2269.216797 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2269.217041 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.675293 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.675293 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006441    0.027297    1.721673 2272.396973 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027297    0.000227 2272.397217 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.271846    0.323780 2272.720947 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.271846    0.000682 2272.721680 ^ io_west_out[27] (out)
                                           2272.721680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.721680   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.028320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008068    0.039131    9.938503 2263.543213 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039131    0.000227 2263.543457 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272983    0.329919 2263.873291 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.272983    0.000682 2263.874023 ^ io_south_out[2] (out)
                                           2263.874023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.874023   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.875977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008953    0.038214    9.875976 2263.480713 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.038214    0.000000 2263.480713 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.272207    0.329010 2263.809570 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.272207    0.000682 2263.810303 ^ io_west_out[2] (out)
                                           2263.810303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.810303   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.939453   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006553    0.034816    9.743417 2263.348145 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.034816    0.000227 2263.348389 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.270809    0.326509 2263.674805 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.270809    0.000682 2263.675537 ^ io_west_out[6] (out)
                                           2263.675537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.675537   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.074707   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006607    0.034886    9.708857 2263.313477 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.034886    0.000227 2263.313721 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271269    0.326736 2263.640625 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.271269    0.000682 2263.641113 ^ io_west_out[0] (out)
                                           2263.641113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.641113   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.108887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006409    0.028532    9.586757 2263.191406 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028532    0.000227 2263.191650 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271349    0.324008 2263.515625 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.271349    0.000682 2263.516357 ^ io_west_out[3] (out)
                                           2263.516357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.516357   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.233887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005871    0.036358    9.554015 2263.158691 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036358    0.000227 2263.158936 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.273061    0.328782 2263.487793 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.273061    0.000682 2263.488525 ^ io_south_out[6] (out)
                                           2263.488525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.488525   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.261230   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005488    0.026721    9.527639 2263.132324 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026721    0.000227 2263.132568 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272451    0.323780 2263.456299 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.272451    0.000682 2263.457031 ^ io_south_out[3] (out)
                                           2263.457031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.457031   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.293457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006269    0.028110    9.530595 2263.135254 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028110    0.000227 2263.135498 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.270744    0.323325 2263.458740 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.270744    0.000682 2263.459473 ^ io_west_out[1] (out)
                                           2263.459473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.459473   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.290527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006188    0.027301    9.487394 2263.092041 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027301    0.000227 2263.092285 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272971    0.324462 2263.416748 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.272971    0.000682 2263.417480 ^ io_south_out[1] (out)
                                           2263.417480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.417480   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.332520   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007928    0.030016    9.464657 2263.069336 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030016    0.000227 2263.069580 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272445    0.325372 2263.395020 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.272445    0.000682 2263.395752 ^ io_south_out[0] (out)
                                           2263.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.354004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006486    0.027429    9.427367 2263.031982 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027429    0.000000 2263.031982 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271263    0.323325 2263.355469 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.271263    0.000682 2263.355957 ^ io_west_out[5] (out)
                                           2263.355957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.355957   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.394043   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005428    0.024399    9.353699 2262.958496 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024399    0.000227 2262.958740 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272987    0.323098 2263.281738 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.272987    0.000682 2263.282471 ^ io_south_out[5] (out)
                                           2263.282471   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.282471   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.467773   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006109    0.025892    9.357564 2262.962158 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.025892    0.000227 2262.962402 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271252    0.322643 2263.285156 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.271252    0.000682 2263.285889 ^ io_west_out[4] (out)
                                           2263.285889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.285889   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.464355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005436    0.024560    9.337555 2262.942139 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024560    0.000227 2262.942383 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272986    0.323325 2263.265869 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.272986    0.000682 2263.266602 ^ io_south_out[4] (out)
                                           2263.266602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.266602   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.483398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006942    0.029106    9.330279 2262.935059 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029106    0.000227 2262.935303 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.271856    0.324462 2263.259766 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.271856    0.000682 2263.260254 ^ io_west_out[7] (out)
                                           2263.260254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.260254   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.489746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.604736 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.604736 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005828    0.025951    9.255700 2262.860352 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.025951    0.000227 2262.860596 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272455    0.323553 2263.184082 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.272455    0.000682 2263.184814 ^ io_south_out[7] (out)
                                           2263.184814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.184814   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.565430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005745    0.026871    2.181878 2253.898193 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.026871    0.000000 2253.898193 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.271033    0.322871 2254.221191 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.271033    0.000682 2254.221680 ^ io_east_out[7] (out)
                                           2254.221680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2254.221680   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.528320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.716309 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.716309 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005729    0.025821    1.794206 2253.510498 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025821    0.000227 2253.510742 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272456    0.323553 2253.834229 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.272456    0.000682 2253.834961 ^ io_south_out[23] (out)
                                           2253.834961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.834961   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.915039   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005404    0.027927    2.442221 2252.345215 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.027927    0.000000 2252.345215 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272498    0.324462 2252.669678 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.272498    0.000682 2252.670410 ^ io_north_out[23] (out)
                                           2252.670410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.670410   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.080078   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.903076 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.903076 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005950    0.027222    2.185516 2252.088623 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027222    0.000000 2252.088623 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.270932    0.323098 2252.411621 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.270932    0.000682 2252.412354 ^ io_east_out[23] (out)
                                           2252.412354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.412354   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.337891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006357    0.028891   10.217491 2250.447998 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.028891    0.000000 2250.447998 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272498    0.324917 2250.772949 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.272498    0.000682 2250.773682 ^ io_north_out[2] (out)
                                           2250.773682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.773682   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.976074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005295    0.028787   10.211807 2250.442383 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.028787    0.000000 2250.442383 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272497    0.324917 2250.767334 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.272497    0.000682 2250.768066 ^ io_north_out[0] (out)
                                           2250.768066   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.768066   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.981934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005010    0.027271   10.096301 2250.326904 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027271    0.000000 2250.326904 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272209    0.324008 2250.650879 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.272209    0.000682 2250.651611 ^ io_north_out[1] (out)
                                           2250.651611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.651611   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.098633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005702    0.028704   10.058784 2250.289307 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028704    0.000000 2250.289307 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.274441    0.326054 2250.615479 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.274441    0.000909 2250.616211 ^ io_north_out[3] (out)
                                           2250.616211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.616211   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.133301   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006588    0.029825   10.042641 2250.273193 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.029825    0.000000 2250.273193 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272499    0.325372 2250.598633 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.272499    0.000682 2250.599365 ^ io_north_out[4] (out)
                                           2250.599365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.599365   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.150879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006050    0.029344   10.025815 2250.256348 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029344    0.000000 2250.256348 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272206    0.324917 2250.581299 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.272206    0.000682 2250.582031 ^ io_north_out[5] (out)
                                           2250.582031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.582031   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.167969   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005551    0.028200    9.904170 2250.134766 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028200    0.000000 2250.134766 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.274391    0.325826 2250.460693 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.274391    0.000909 2250.461426 ^ io_north_out[7] (out)
                                           2250.461426   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.461426   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.288574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005610    0.028106    9.887799 2250.118408 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028106    0.000000 2250.118408 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272497    0.324462 2250.442871 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.272497    0.000682 2250.443604 ^ io_north_out[6] (out)
                                           2250.443604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.443604   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.306152   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008990    0.038231    9.879159 2250.109619 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.038231    0.000227 2250.109863 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.270778    0.327873 2250.437744 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.270778    0.000682 2250.438477 ^ io_west_out[18] (out)
                                           2250.438477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.438477   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.312012   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006681    0.035004    9.746828 2249.977295 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035004    0.000227 2249.977539 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.271784    0.327191 2250.304932 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.271784    0.000682 2250.305420 ^ io_west_out[22] (out)
                                           2250.305420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.305420   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.444824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006340    0.034491    9.711585 2249.942139 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034491    0.000227 2249.942383 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.271610    0.326736 2250.269043 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.271610    0.000682 2250.269775 ^ io_west_out[16] (out)
                                           2250.269775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.269775   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.479980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006440    0.028571    9.590167 2249.820801 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028571    0.000227 2249.821045 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271346    0.324008 2250.145020 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.271346    0.000682 2250.145752 ^ io_west_out[19] (out)
                                           2250.145752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.145752   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.604492   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006390    0.028304    9.534006 2249.764648 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028304    0.000227 2249.764893 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.271774    0.324008 2250.088867 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.271774    0.000682 2250.089600 ^ io_west_out[17] (out)
                                           2250.089600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.089600   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.660645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006440    0.027371    9.430551 2249.661133 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027371    0.000227 2249.661377 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.271691    0.323553 2249.984863 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.271691    0.000682 2249.985596 ^ io_west_out[21] (out)
                                           2249.985596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.985596   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.764648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006181    0.025987    9.360974 2249.591553 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.025987    0.000000 2249.591553 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.272484    0.323553 2249.915039 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.272484    0.000682 2249.915771 ^ io_west_out[20] (out)
                                           2249.915771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.915771   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.834473   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.230469 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.230469 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006781    0.028902    9.333235 2249.563721 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.028902    0.000227 2249.563965 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.270764    0.323780 2249.887939 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.270764    0.000682 2249.888428 ^ io_west_out[23] (out)
                                           2249.888428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.888428   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.861816   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005624    0.038469    1.703711 2240.457520 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.038469    0.000000 2240.457520 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.269761    0.327418 2240.784912 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.269761    0.000682 2240.785645 ^ io_east_out[22] (out)
                                           2240.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.964355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.753906 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.753906 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005565    0.028023    1.625040 2240.378906 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028023    0.000000 2240.378906 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272497    0.324462 2240.703369 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.272497    0.000682 2240.703857 ^ io_north_out[22] (out)
                                           2240.703857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.703857   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.045898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005802    0.039199    2.224624 2238.871094 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.039199    0.000000 2238.871094 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.270296    0.328100 2239.199219 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.270296    0.000682 2239.199951 ^ io_east_out[6] (out)
                                           2239.199951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.199951   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.550293   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.823242 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.823242 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.910889 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.910889 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.646240 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.646484 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005746    0.036099    1.773287 2238.419678 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036099    0.000227 2238.419922 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272978    0.328555 2238.748535 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.272978    0.000682 2238.749268 ^ io_south_out[22] (out)
                                           2238.749268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.749268   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.000488   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.005965    0.029211    2.057050 2225.407471 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029211    0.000000 2225.407471 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.272239    0.324917 2225.732422 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.272239    0.000682 2225.732910 ^ io_north_out[21] (out)
                                           2225.732910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.732910   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.017090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2223.350342 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2223.350342 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006542    0.028196    1.859917 2225.210205 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028196    0.000000 2225.210205 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.270347    0.323098 2225.533447 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.270347    0.000682 2225.533936 ^ io_east_out[21] (out)
                                           2225.533936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.533936   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.215820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006411    0.027982    2.179377 2223.151611 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.027982    0.000000 2223.151611 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.269545    0.322416 2223.474121 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.269545    0.000682 2223.474609 ^ io_east_out[5] (out)
                                           2223.474609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.474609   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.275391   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.300293 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.300293 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.145264 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.145264 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.971924 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.972168 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005329    0.024266    1.706894 2222.679199 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024266    0.000227 2222.679443 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272988    0.323098 2223.002441 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.272988    0.000682 2223.003174 ^ io_south_out[21] (out)
                                           2223.003174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.003174   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.746582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006494    0.029677    2.133447 2209.964111 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029677    0.000000 2209.964111 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.274378    0.326509 2210.290771 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.274378    0.000909 2210.291504 ^ io_north_out[20] (out)
                                           2210.291504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.291504   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.458496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.830811 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.830811 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006524    0.028383    1.921990 2209.752686 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028383    0.000000 2209.752686 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.270006    0.322871 2210.075684 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.270006    0.000682 2210.076172 ^ io_east_out[20] (out)
                                           2210.076172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.076172   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.673828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006611    0.028523    2.146408 2207.617188 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028523    0.000000 2207.617188 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.270187    0.323098 2207.940430 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.270187    0.000682 2207.940918 ^ io_east_out[4] (out)
                                           2207.940918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.940918   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.809082   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.751709 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.751709 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.589111 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.589111 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2205.470703 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2205.470947 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005489    0.024631    1.655962 2207.126709 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024631    0.000227 2207.126953 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272463    0.322871 2207.449951 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.272463    0.000682 2207.450684 ^ io_south_out[20] (out)
                                           2207.450684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.450684   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.299316   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005565    0.028449    1.944955 2194.229004 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028449    0.000000 2194.229004 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272497    0.324690 2194.553711 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.272497    0.000682 2194.554443 ^ io_north_out[19] (out)
                                           2194.554443   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.554443   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.195801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2192.284180 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2192.284180 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013329    0.039528    1.864009 2194.148193 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039528    0.000000 2194.148193 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.269738    0.327873 2194.475830 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.269738    0.000682 2194.476562 ^ io_east_out[19] (out)
                                           2194.476562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.476562   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.273438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013319    0.039503    2.276693 2192.202637 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039503    0.000000 2192.202637 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.270847    0.328555 2192.531250 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.270847    0.000682 2192.531982 ^ io_east_out[3] (out)
                                           2192.531982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.531982   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.218262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.119873 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.119873 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.131836 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.131836 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.925781 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.926025 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005604    0.026938    1.828539 2191.754395 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.026938    0.000227 2191.754639 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272973    0.324235 2192.078857 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.272973    0.000682 2192.079590 ^ io_south_out[19] (out)
                                           2192.079590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.079590   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.670410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006404    0.028967    2.119123 2178.475830 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.028967    0.000000 2178.475830 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272205    0.324690 2178.800537 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.272205    0.000682 2178.801270 ^ io_north_out[18] (out)
                                           2178.801270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.801270   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.949219   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2176.356689 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2176.356689 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007841    0.027475    2.103661 2178.460449 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027475    0.000000 2178.460449 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.270910    0.323098 2178.783447 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.270910    0.000682 2178.784180 ^ io_east_out[18] (out)
                                           2178.784180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.784180   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.965820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007714    0.027329    2.240540 2176.341309 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027329    0.000000 2176.341309 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.270932    0.323098 2176.664307 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.270932    0.000682 2176.665039 ^ io_east_out[2] (out)
                                           2176.665039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.665039   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.084961   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.046631 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.046631 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.290771 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.290771 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2174.100586 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2174.100830 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007989    0.038970    1.978151 2176.078857 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.038970    0.000227 2176.079102 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272982    0.329919 2176.409180 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.272982    0.000682 2176.409668 ^ io_south_out[18] (out)
                                           2176.409668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.409668   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.340332   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005085    0.027406    2.141633 2162.618896 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027406    0.000000 2162.618896 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272501    0.324235 2162.943115 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.272501    0.000682 2162.943848 ^ io_north_out[17] (out)
                                           2162.943848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.943848   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.806152   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2160.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2160.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014324    0.040551    2.062507 2162.539795 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040551    0.000000 2162.539795 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.269744    0.328328 2162.868164 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.269744    0.000682 2162.868652 ^ io_east_out[17] (out)
                                           2162.868652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.868652   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.881836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014519    0.040860    2.477009 2160.393799 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.040860    0.000000 2160.393799 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.270238    0.328782 2160.722656 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.270238    0.000682 2160.723145 ^ io_east_out[1] (out)
                                           2160.723145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.723145   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.026855   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.203125 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.203125 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.224609 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.224609 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.916504 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.916748 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006129    0.027205    1.951548 2159.868408 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027205    0.000227 2159.868652 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272971    0.324462 2160.193115 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.272971    0.000682 2160.193604 ^ io_south_out[17] (out)
                                           2160.193604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.193604   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.556641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005204    0.028623    2.248044 2146.682861 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028623    0.000000 2146.682861 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272497    0.324690 2147.007568 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.272497    0.000682 2147.008301 ^ io_north_out[16] (out)
                                           2147.008301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.008301   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.741699   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2144.434814 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2144.434814 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.013942    0.040449    1.995431 2146.430176 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040449    0.000000 2146.430176 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.270245    0.328555 2146.758789 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.270245    0.000682 2146.759521 ^ io_east_out[16] (out)
                                           2146.759521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.759521   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.990723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013811    0.040241    2.376510 2144.177734 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040241    0.000000 2144.177734 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.269624    0.328100 2144.505859 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.269624    0.000682 2144.506592 ^ io_east_out[0] (out)
                                           2144.506592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.506592   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.243164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2012.075928 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2012.075928 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.628174 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.628418 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.140137 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.140137 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.848389 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.848389 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2028.068604 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2028.068604 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.617798 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.617920 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.024780 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.024780 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.226196 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.226196 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2044.415649 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2044.415649 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2046.282471 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2046.282593 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.557129 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.557129 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.262451 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.262451 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2060.314453 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2060.314453 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.737549 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.737793 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.055176 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.055176 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.893311 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.893311 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.905518 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.905518 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2077.364746 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2077.364746 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.549072 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.549072 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.440186 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.440186 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2091.447754 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2091.447754 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.855225 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.855225 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.070068 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.070068 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.961670 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.961670 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.829346 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.829346 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2108.135742 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2108.135742 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.462402 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.462402 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.367188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.367188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2122.276855 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2122.276855 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.685303 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.685303 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.893311 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.893311 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2128.341553 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2128.341553 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.833740 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.833740 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.818359 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.818359 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.801025 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.801270 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007829    0.029874    1.886747 2143.687988 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.029874    0.000227 2143.688232 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272445    0.325372 2144.013428 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.272445    0.000682 2144.014160 ^ io_south_out[16] (out)
                                           2144.014160   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.014160   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.735840   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     3    0.039014    0.192236    1.959489    2.806930 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.192295    0.006007    2.812937 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.272979    0.401122    3.214059 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.272979    0.000758    3.214817 ^ config_data_out (out)
                                              3.214817   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.214817   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.535156   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131287    0.003865 2000.326294 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204336    0.186728    0.322416 2000.648804 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.271157    0.100272 2000.749023 v cell0/config_en (fpgacell)
                                           2000.749023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008185 10000.837891 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.587891   clock uncertainty
                                  0.000000 10000.587891   clock reconvergence pessimism
                                 -3.151180 9997.436523   library setup time
                                           9997.436523   data required time
---------------------------------------------------------------------------------------------
                                           9997.436523   data required time
                                           -2000.749023   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.687012   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131287    0.003865 2000.326294 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204336    0.186728    0.322416 2000.648804 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.254589    0.086857 2000.735596 v cell1/config_en (fpgacell)
                                           2000.735596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.025466 10000.864258 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.614258   clock uncertainty
                                  0.000000 10000.614258   clock reconvergence pessimism
                                 -3.151180 9997.462891   library setup time
                                           9997.462891   data required time
---------------------------------------------------------------------------------------------
                                           9997.462891   data required time
                                           -2000.735596   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.727051   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.136555    0.020918 2000.343384 v cell2/config_en (fpgacell)
                                           2000.343384   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009095 10000.838867 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.588867   clock uncertainty
                                  0.000000 10000.588867   clock reconvergence pessimism
                                 -3.151180 9997.437500   library setup time
                                           9997.437500   data required time
---------------------------------------------------------------------------------------------
                                           9997.437500   data required time
                                           -2000.343384   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.093262   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131561    0.006366 2000.328857 v cell3/config_en (fpgacell)
                                           2000.328857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.009095 10000.847656 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.597656   clock uncertainty
                                  0.000000 10000.597656   clock reconvergence pessimism
                                 -3.151180 9997.446289   library setup time
                                           9997.446289   data required time
---------------------------------------------------------------------------------------------
                                           9997.446289   data required time
                                           -2000.328857   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.117188   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126506    0.005230 2000.324707 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209672    0.191884    0.321506 2000.646240 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.276723    0.102091 2000.748291 v cell0/en (fpgacell)
                                           2000.748291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008185 10000.837891 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.587891   clock uncertainty
                                  0.000000 10000.587891   clock reconvergence pessimism
                                 -2.663260 9997.924805   library setup time
                                           9997.924805   data required time
---------------------------------------------------------------------------------------------
                                           9997.924805   data required time
                                           -2000.748291   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.176270   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126506    0.005230 2000.324707 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209672    0.191884    0.321506 2000.646240 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.261710    0.090040 2000.736328 v cell1/en (fpgacell)
                                           2000.736328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.025466 10000.864258 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.614258   clock uncertainty
                                  0.000000 10000.614258   clock reconvergence pessimism
                                 -2.663260 9997.951172   library setup time
                                           9997.951172   data required time
---------------------------------------------------------------------------------------------
                                           9997.951172   data required time
                                           -2000.736328   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.214355   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130856    0.019099 2000.338623 v cell2/en (fpgacell)
                                           2000.338623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009095 10000.838867 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.588867   clock uncertainty
                                  0.000000 10000.588867   clock reconvergence pessimism
                                 -2.663260 9997.925781   library setup time
                                           9997.925781   data required time
---------------------------------------------------------------------------------------------
                                           9997.925781   data required time
                                           -2000.338623   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.587402   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126712    0.006594 2000.326050 v cell3/en (fpgacell)
                                           2000.326050   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.009095 10000.847656 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.597656   clock uncertainty
                                  0.000000 10000.597656   clock reconvergence pessimism
                                 -2.663260 9997.934570   library setup time
                                           9997.934570   data required time
---------------------------------------------------------------------------------------------
                                           9997.934570   data required time
                                           -2000.326050   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.608398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
                                           2000.838135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008185 10000.837891 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.587891   clock uncertainty
                                  0.000000 10000.587891   clock reconvergence pessimism
                                 -1.017710 9999.570312   library setup time
                                           9999.570312   data required time
---------------------------------------------------------------------------------------------
                                           9999.570312   data required time
                                           -2000.838135   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.731445   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.353178    0.075943 2000.828125 ^ cell1/nrst (fpgacell)
                                           2000.828125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.025466 10000.864258 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.614258   clock uncertainty
                                  0.000000 10000.614258   clock reconvergence pessimism
                                 -1.017710 9999.596680   library setup time
                                           9999.596680   data required time
---------------------------------------------------------------------------------------------
                                           9999.596680   data required time
                                           -2000.828125   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.768066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.225493    0.017053 2000.380615 ^ cell2/nrst (fpgacell)
                                           2000.380615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009095 10000.838867 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.588867   clock uncertainty
                                  0.000000 10000.588867   clock reconvergence pessimism
                                 -1.017710 9999.570312   library setup time
                                           9999.570312   data required time
---------------------------------------------------------------------------------------------
                                           9999.570312   data required time
                                           -2000.380615   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.189941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223648    0.005230 2000.368896 ^ cell3/nrst (fpgacell)
                                           2000.368896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.009095 10000.847656 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.597656   clock uncertainty
                                  0.000000 10000.597656   clock reconvergence pessimism
                                 -1.017710 9999.580078   library setup time
                                           9999.580078   data required time
---------------------------------------------------------------------------------------------
                                           9999.580078   data required time
                                           -2000.368896   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.210938   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003472    0.021056    0.011369 2000.011475 v config_data_in (in)
                                                         config_data_in (net)
                      0.021056    0.000000 2000.011475 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.183696    0.335149 2000.346558 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.183729    0.002501 2000.349121 v cell0/config_data_in (fpgacell)
                                           2000.349121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008185 10000.837891 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.587891   clock uncertainty
                                  0.000000 10000.587891   clock reconvergence pessimism
                                  0.267300 10000.854492   library setup time
                                           10000.854492   data required time
---------------------------------------------------------------------------------------------
                                           10000.854492   data required time
                                           -2000.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.505859   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     3    0.123481    0.590250    2.214329    3.051815 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.593923    0.040223    3.092038 ^ cell1/config_data_in (fpgacell)
                                              3.092038   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.025466 10000.864258 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.614258   clock uncertainty
                                  0.000000 10000.614258   clock reconvergence pessimism
                                  0.413900 10001.027344   library setup time
                                           10001.027344   data required time
---------------------------------------------------------------------------------------------
                                           10001.027344   data required time
                                             -3.092038   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.935547   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     3    0.111927    0.536657    2.198408    3.062086 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.536790    0.008214    3.070299 ^ cell2/config_data_in (fpgacell)
                                              3.070299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006366 10000.472656 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356522 10000.829102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009095 10000.838867 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.588867   clock uncertainty
                                  0.000000 10000.588867   clock reconvergence pessimism
                                  0.413900 10001.001953   library setup time
                                           10001.001953   data required time
---------------------------------------------------------------------------------------------
                                           10001.001953   data required time
                                             -3.070299   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.931641   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     3    0.092790    0.449010    2.124150    2.962469 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.451374    0.028050    2.990519 ^ cell3/config_data_in (fpgacell)
                                              2.990519   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027131    0.199980    0.138243 10000.138672 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000 10000.138672 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328328 10000.466797 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.000909 10000.467773 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.371074 10000.838867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.009095 10000.847656 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.597656   clock uncertainty
                                  0.000000 10000.597656   clock reconvergence pessimism
                                  0.413900 10001.011719   library setup time
                                           10001.011719   data required time
---------------------------------------------------------------------------------------------
                                           10001.011719   data required time
                                             -2.990519   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.020508   slack (MET)



