@INPROCEEDINGS{Date2021,
	author={M. Neuner and I. Abel and H. Graeb},
	booktitle={Design, Automation   Test in Europe Conference   Exhibition (DATE}, 
	title={Library-free Structure Recognition for Analog Circuits}, 
	year={2021},
	volume={},
	number={},
	pages={},
	doi={}
}


@article{MultiStageOpAmpDesign,
	author = {Shi, Guoyong},
	title = {Automatic Stage-Form Circuit Reduction for Multistage Opamp Design Equation Generation},
	year = {2019},
	issue_date = {January 2020},
	journal={ACM Transactions on Design Automation of Electronic Systems}, 
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	volume = {25},
	number = {1},
	issn = {1084-4309},
	url = {},
	doi = {10.1145/3363499},
	abstract = {},
	month = oct,
	articleno = {2},
	numpages = {26},
	keywords = {}
}

@Article{Reviewer1,
	AUTHOR = {Tlelo-Cuautle, Esteban and Valencia-Ponce, Martín Alejandro and de la Fraga, Luis Gerardo},
	TITLE = {Sizing CMOS Amplifiers by PSO and MOL to Improve DC Operating Point Conditions},
	JOURNAL = {Electronics},
	VOLUME = {9},
	YEAR = {2020},
	NUMBER = {6},
	ARTICLE-NUMBER = {1027}
}

@article{Shi1,
	title = {Toward automated reasoning for analog IC design by symbolic computation – A survey},
	journal = {Integration},
	volume = {60},
	pages = {},
	year = {2018},
	issn = {0167-9260},
	author = {Guoyong Shi},
	keywords = {Analog integrated circuit (IC), Computer-aided reasoning (CAR), Formal information processing, Graph-pair decision diagram (GPDD), Knowledge representation, Operational amplifier (opamp), Symbolic computation},
}

@ARTICLE{Shi2,
	author={Shi, Guoyong},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Topological Approach to Symbolic Pole–Zero Extraction Incorporating Design Knowledge}, 
	year={2017},
	volume={36},
	number={11},
	pages={},
	doi={}
}

@ARTICLE{Shi3,
	author={Shi, Guoyong},
	journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
	title={Generating the Closed-Form Second-Order Characteristics of Analog Differential Cells by Symbolic Perturbation}, 
	year={2018},
	volume={65},
	number={9},
	pages={},
}


@ARTICLE{Capacitor1,
	author={G. {Palmisano} and G. {Palumbo}},
	journal={IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications}, 
	title={An optimized compensation strategy for two-stage CMOS op amps}, 
	year={1995},
	volume={42},
	number={3},
	pages={}}}

@ARTICLE{Capacitor2,
	author={G. {Palmisano} and G. {Palumbo}},	
	journal={IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications}, 
	title={A compensation strategy for two-stage CMOS opamps based on current buffer}, 
	year={1997},
	volume={44},
	number={3},
	pages={}}

@ARTICLE{MultiStage1,
	author={ {Ka Nang Leung} and P. K. T. {Mok}},
	journal={IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications}, 
	title={Analysis of multistage amplifier-frequency compensation}, 
	year={2001},
	volume={48},
	number={9},
	pages={}}

@INPROCEEDINGS{MultiStage2,
	author={J. {Ramos} and  {Xiaohong Peng} and M. {Steyaert} and W. {Sansen}},
	booktitle={ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)}, 
	title={Three stage amplifier frequency compensation}, 
	year={2003},
	volume={},	
	number={},	
	pages={},	
	doi={}}

@article{BAB,
author = {Dakin, R. J.},
title = "{A tree-search algorithm for mixed integer programming problems}",
journal = {The Computer Journal},
volume = {8},
number = {3},
pages = {250-255},
year = {1965},
month = {01},
abstract = "{}",
issn = {0010-4620},
doi = {10.1093/comjnl/8.3.250},
url = {https://doi.org/10.1093/comjnl/8.3.250},
eprint = {http://oup.prod.sis.lan/comjnl/article-pdf/8/3/250/961820/080250.pdf},
}

@InProceedings{ANALOG2020,
	author = {Inga Abel and Helmut Graeb},
	title = {{Automatic Initial Sizing of Operational Amplifiers with Support of Weak, Moderate and Strong Inversion}},
	booktitle = {ITG/GMM Symposium Design of Analog Circuits with EDA Methods (ANALOG)},
	OPTcrossref = {•},
	OPTkey = {•},
	OPTpages = {•},
	year = {2020},
	OPTeditor = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	month = {September},
	organization = {},
	OPTpublisher = {•},
	OPTnote = {•},
	OPTannote = {•}
}



@book{GrayMeyer,
	author = {Gray, Paul R. and Meyer, Robert G. and Hurst, Paul J. and Lewis, Stephen H.},
	title = {{Analysis and Design of Analog Integrated Circuits}},
	year = {2001},
	isbn = {0471321680},
	publisher = {John Wiley \& Sons, Inc.},
	address = {USA},
	edition = {4th},
	abstract = {From the Publisher:A comprehensive treatment of analog integrated circuit analysis and design starting from the basics and through current industrial practices. The authors combine bipolar, CMOS and BiCMOS analog integrated-circuit design into a unified treatment that stresses their commonalties and highlights their differences.}
}

@INPROCEEDINGS{AGenericTopologySelectionMethodForAnalogCircuits,
	author={A. {Gerlach} and J. {Scheible} and T. {Rosahl} and F. {Eitrich}},
	booktitle={Design, Automation   Test in Europe Conference   Exhibition (DATE), 2017}, 
	title={{A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example}}, 
	year={2017},	
	volume={},
	number={},
	pages={898-901},
	doi={}}

@unpublished{ABNG20d,
	author = {Inga Abel  and Helmut Graeb},
	title = {{FUBOCO: Structure Synthesis of Basic Op-Amps by FUnctional BlOck COmposition}},
	year = {2021},
	howpublished = {{}},
	note = {{}},
	pubstate = {},
	url = {http://arxiv.org/abs/2101.07517},
}

@unpublished{ABNG20,
	author = {Inga Abel and Maximilian Neuner and Helmut Graeb},
	title = {{A Functional Block Decomposition Method for Automatic Op-Amp Design}},
	OPThowpublished = {{}},
	note = {{(Dec, 2020)}},
	OPTlocation = {location},
	OPTisbn = {isbn},
	OPTmonth = {Dec},
	OPTyear = {year},
	OPTaddendum = {addendum},
	OPTpubstate = {},
	url = {https://arxiv.org/abs/2012.09051},
	urldate = {},
	
}
@ARTICLE{ABNG20c,
	author={Abel, Inga and Neuner, Maximilian and Graeb, Helmut},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 	
	title={A Hierarchical Performance Equation Library for Basic Op-Amp Design}, 	
	year={2021},
	volume={},
	number={},
	pages={1-1},
	doi={10.1109/TCAD.2021.3101691}}

@INPROCEEDINGS{ABNG19,
	author={I. {Abel} and M. {Neuner} and H. {Graeb}},
	booktitle={VDE/VDI-GMM MikroSystemTechnik Kongress}, 
	title={{Automatische Initialdimensionierung von analogen Operationsverstärkern}}, 
	year={2019},
	volume={},
	number={},
	pages={},}


@INPROCEEDINGS{ICCD2019,
	author={I. {Abel} and M. {Neuner} and H. {Graeb}},
	booktitle={IEEE 37th International Conference on Computer Design (ICCD)}, 
	title={{Constraint-Programmed Initial Sizing of Analog Operational Amplifiers}}, 
	year={2019},
	volume={},
	number={},
	pages={413-421},}

@INPROCEEDINGS{DATE21,
	author={Maximilian Neuner and Inga Abel and Helmut Graeb},
	booktitle={Design, Automation and Test in Europe (DATE))}, 
	title={{Library-free Structure Recognition for Analog Circuits}}, 
	year={2021},
	volume={},
	number={},
	pages={},}




@INPROCEEDINGS{ICCAD,
	author={I. {Abel}  and H. {Graeb}},
	booktitle={IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
	title={{Structural Synthesis of Operational Amplifiers Based on Functional Block Modeling}}, 
	year={2020},
	volume={},
	number={},
	pages={},}

@article{ABNG20b,
	title = {{COPRICSI: COnstraint-PRogrammed Initial Circuit SIzing}},
	journal = {Integration},
	volume = {76},
	pages = {148 - 158},
	year = {2021},
	OPTissn = "0167-9260",
	OPTdoi = "https://doi.org/10.1016/j.vlsi.2020.10.002",
	OPTurl = "http://www.sciencedirect.com/science/article/pii/S0167926020302819",
	author = {Inga Abel and Maximilian Neuner and Helmut Graeb},
}

@INPROCEEDINGS{SMACD,
	author={I. {Abel} and Clara Kowalsky  and H. {Graeb}},
	booktitle={International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)}, 
	title={{A fast Structural Synthesis Algorithm for Op-Amps based on Multi-Threading Strategies}}, 
	year={2021},
	volume={},
	number={},
	pages={},}

@article{MultiStageOpAmpDesign,
	author = {Shi, Guoyong},
	title = {Automatic Stage-Form Circuit Reduction for Multistage Opamp Design Equation Generation},
	year = {2019},
	issue_date = {January 2020},
	journal={ACM Transactions on Design Automation of Electronic Systems}, 
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	volume = {25},
	number = {1},
	issn = {1084-4309},
	url = {},
	doi = {10.1145/3363499},
	abstract = {},
	month = oct,
	articleno = {2},
	numpages = {26},
	keywords = {}
}


@INPROCEEDINGS{GPCAD,
	author={M. {del Mar Hershenson} and S. P. {Boyd} and T. H. {Lee}},
	booktitle={1998 IEEE/ACM International Conference on Computer-Aided Design},
	title={ {GPCAD: a tool for CMOS op-amp synthesis}},
	year={1998},
	volume={},
	number={},
	pages={},
	keywords={operational amplifiers;circuit CAD;CMOS integrated circuits;convex programming;GPCAD;CMOS op-amp synthesis;transistor sizing;CMOS operational amplifiers;performance measures;posynomial functions;amplifier design problems;geometric program;convex optimization problem;global optimization methods;globally optimal design;infeasible specifications;common op-amp architectures;example designs;Operational amplifiers;Optimization methods;Design optimization;Analog integrated circuits;CMOS analog integrated circuits;Analog circuits;CMOS technology;Permission;CMOS integrated circuits;Integrated circuit technology},
	doi={},
	ISSN={},
	month={Nov},}

@INPROCEEDINGS{GraphCircuitModel,
	author={M. {Zwerger} and H. {Graeb}},
	booktitle={2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)},
	title={{Short-circuit-path and floating-node verification of analog circuits in power-down mode}},
	year={2012},
	volume={},
	number={},
	pages={241-244},
	keywords={ageing;analogue circuits;circuit complexity;graph theory;short-circuit-path;floating-node verification;analog circuits;power-down mode;aging-aware verification;voltage propagation algorithm;node voltage estimation;circuit structure;graph-based formulation;circuit quadratic complexity analysis;Electric potential;Transistors;Analog circuits;Complexity theory;Switches;Logic gates;Algorithm design and analysis},
	doi={10.1109/SMACD.2012.6339384},
	ISSN={},
	month={Sep.},}

@INPROCEEDINGS{AGraphGrammarBasedApproachToAutomatedMultiObjectiveAnalogCircuitDesign,
author={A. {Das} and R. {Vemuri}},
booktitle={2009 Design, Automation   Test in Europe Conference   Exhibition}, 
title={A graph grammar based approach to automated multi-objective analog circuit design}, 
year={2009},
volume={},
number={},
pages={700-705},
doi={}
}

@INPROCEEDINGS{ANALOG,	
	author={I. {Abel} and H. {Graeb}},
	booktitle={17th ITG/GMM-Symposium Design of Analog Circuits with EDA Methods (ANALOG)}, 
	title={Automatic Initial Sizing of Operational Amplifiers with Support of Weak, Moderate and Strong Inversion}, 
	year={2020},
	volume={},
	number={},
	pages={1-4},	
	doi={}}

@INPROCEEDINGS{LUSZ93,
	author={M. Luby and A. Sinclair and D. Zuckerman},
	booktitle={Proceedings of the Second Isreal Symposium on the Theory of Computing and Systems},
	title={ {Optimal speedup of Las Vegas algorithms}},
	year={1993},
	volume={},
	number={},
	pages={},
	keywords={operational amplifiers;circuit CAD;CMOS integrated circuits;convex programming;GPCAD;CMOS op-amp synthesis;transistor sizing;CMOS operational amplifiers;performance measures;posynomial functions;amplifier design problems;geometric program;convex optimization problem;global optimization methods;globally optimal design;infeasible specifications;common op-amp architectures;example designs;Operational amplifiers;Optimization methods;Design optimization;Analog integrated circuits;CMOS analog integrated circuits;Analog circuits;CMOS technology;Permission;CMOS integrated circuits;Integrated circuit technology},
	doi={},
	ISSN={},
	month={},}

@INPROCEEDINGS{MACK77a,
	author = {A. K. Mackworth},
	title = {{Consistency in networks of relations}},
	booktitle = {Artificial Intelligence},
	volume = {8},
	number = {},
	pages = {99-118},
	year = {1977},
	month = {},
	abstract = "{}",
	issn = {},
	doi = {},
	url = {},
}

@INPROCEEDINGS{MACK77b,
	author = {A. K. Mackworth},
	title = {{On reading sketch maps}},
	booktitle = {5th International Joint Conference Artificial Intelligence, IJCAI},
	volume = {8},
	number = {},
	pages = {598-606},
	year = {1977},
	month = {},
	abstract = "{}",
	issn = {},
	doi = {},
	url = {},
}


@ARTICLE{AnAutomatedTopologySynthesisFrameworkForAnalogIntegratedCircuits,
	author={Z. {Zhao} and L. {Zhang}},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={{An Automated Topology Synthesis Framework for Analog Integrated Circuits}}, 
	year={2020},
	volume={39},
	number={12},
	pages={4325-4337},
	doi={}}

@INPROCEEDINGS{GeneratorBasedApproachForAnalogCircuitAndLayoutDesignAndOptimization,
	author={A. {Graupner} and R. {Jancke} and R. {Wittmann}},
	booktitle={2011 Design, Automation   Test in Europe}, 
	title={Generator based approach for analog circuit and layout design and optimization}, 
	year={2011},	
	volume={},	
	number={},
	pages={1-6},
	doi={}}

@INPROCEEDINGS{AnalogCircuitTopologicalFeatureExtractionWithUnsupervisedLearningOfNewSubStructures,
	author={H. {Li} and F. {Jiao} and A. {Doboli}},
	booktitle={2016 Design, Automation   Test in Europe Conference   Exhibition (DATE)}, 
	title={Analog circuit topological feature extraction with unsupervised learning of new sub-structures}, 
	year={2016},
	volume={},
	number={},
	pages={1509-1512},	
	doi={}}

@INPROCEEDINGS{NSGA2,
	author={O. {Cuate} and O. {Schuetze} and F. {Grasso} and E. {Tlelo-Cuautle}},
	booktitle={2019 42nd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)}, 
	title={{Sizing CMOS operational transconductance amplifiers applying NSGA-II and MOEAD}}, 
	year={2019},
	volume={},
	number={},
	pages={149-152},}

@article{PVT,
	title = {{Optimization and CMOS design of chaotic oscillators robust to PVT variations: INVITED}},
	journal = {Integration},
	volume = {65},
	pages = {32 - 42},
	year = {2019},
	author = {Victor Hugo Carbajal-Gomez and Esteban Tlelo-Cuautle and Jesus Manuel Munoz-Pacheco and Luis Gerardo {de la Fraga} and Carlos Sanchez-Lopez and Francisco Vidal Fernandez-Fernandez},
}



@ARTICLE{VariationAwareStructuralSynthesisOfAnalogCircuitsViaHierarchicalBuildingBlocksAndStructuralHomotopy,
	author={T. {McConaghy} and P. {Palmers} and M. {Steyaert} and G. G. E. {Gielen}},	
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 	
	title={{Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy}}, 
	year={2009},	
	volume={28},
	number={9},
	pages={1281-1294},}

@ARTICLE{TrustworthyGeneticProgrammingBasedSynthesisOfAnalogCircuitTopologiesUsingHierarchicalDomainSpecificBuildingBlocks,
	author={T. {McConaghy} and P. {Palmers} and M. {Steyaert} and G. G. E. {Gielen}},
	journal={IEEE Transactions on Evolutionary Computation}, 
	title={Trustworthy Genetic Programming-Based Synthesis of Analog Circuit Topologies Using Hierarchical Domain-Specific Building Blocks}, 
	year={2011},
	volume={15},
	number={4},
	pages={557-570},}

@INBOOK{StructuralSynthesisAndOptimizationOfAnalogCircuits,
	author={F. {Fernandez} and Á. {Rodríguez-Vázquez} and J. L. {Huertas} and G. G. E. {Gielen}},
	booktitle={Symbolic Analysis Techniques: Applications to Analog Design Automation}, 	
	title={{Structural Synthesis and Optimization of Analog Circuits}}, 
	year={1998},
	volume={},
	number={},
	pages={211-232},}

@INPROCEEDINGS{AutomaticTopologySelectionAndSizingOfClassDLoopFiltersForMinimizingDistortion,
	author={D. {Guilherme} and J. {Guilherme} and N. {Horta}},
	booktitle={2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)}, 
	title={{Automatic topology selection and sizing of Class-D loop-filters for minimizing distortion}}, 
	year={2010},
	volume={},
	number={},
	pages={1-4},}

@INPROCEEDINGS{NovelCircuitTopologySynthesisMethodUsingCircuitFeatureMiningAndSymbolicComparison,
	author={C. {Ferent} and A. {Doboli}},
	booktitle={2014 Design, Automation   Test in Europe Conference   Exhibition (DATE)}, 
	title={Novel circuit topology synthesis method using circuit feature mining and symbolic comparison}, 
	year={2014},
	volume={},
	number={},	
	pages={1-4}}

@INPROCEEDINGS{ALowVoltageLowPowerAmplifierCreatedByReasoningBasedSystematicTopologySynthesis,
	author={F. {Jiao} and A. {Doboli}},
	booktitle={2015 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
	title={A low-voltage, low-power amplifier created by reasoning-based, systematic topology synthesis}, 
	year={2015},
	volume={},
	number={},
	pages={2648-2651},}

@inproceedings{TopologySynthesisOfAnalogCircuitsBasedOnAdaptivelyGeneratedBuildingBlocks,
	author = {Angan Das and Ranga Vemuri },
	title = {{Topology Synthesis of Analog Circuits Based on Adaptively Generated Building Blocks}},
	year = {2008},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	booktitle = {Proceedings of the 45th Annual Design Automation Conference},
	pages = {44–49},
	numpages = {6},
	keywords = {automated design, genetic algorithm, topology generation},
	location = {Anaheim, California},
	series = {DAC ’08}
}






@INPROCEEDINGS{SizingRuleMethodeForAnalogIntegratedCircuitDesign,
	author={H. {Graeb} and S. {Zizala} and J. {Eckmueller} and K. {Antreich}},
	booktitle={IEEE/ACM International Conference on Computer Aided Design.},
	title={The sizing rules method for analog integrated circuit design},
	year={2001},
	volume={},
	number={},
	pages={},
	keywords={circuit optimisation;VLSI;CMOS analogue integrated circuits;integrated circuit layout;software libraries;integrated circuit reliability;surface fitting;sizing rules method;analog integrated circuits;integrated circuit design;CMOS design;hierarchical library;transistor pair groups;hierarchical generic list;constraints;reliability;physical effects;automatic recognition;circuit schematic;design knowledge;preparatory modeling effort;analog circuit synthesis;industrial applications;design centering;response surface modeling;analog placement;Analog integrated circuits;Circuit synthesis;Equations;Design automation;CMOS analog integrated circuits;Analog circuits;Response surface methodology;Circuit optimization;Electronic design automation and methodology;CMOS technology},
	doi={},
	ISSN={},
	month={},}

@book{LOMA17,
	author = {N. Lourenco and R. Martins and N. C. Gomes Horta},
	title = {{Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects}},
	year = {2017},
	publisher = {Springer},
	sourceofpub = {others},
}

@INPROCEEDINGS{BSIM6,
	author={M. -. Chalkiadaki and A. Mangla and C. C. Enz and Y. S. Chauhan and M. A. Karim and S. Venugopalan and A. Niknejad and C. Hu},
	booktitle={2012 Proceedings of the ESSCIRC (ESSCIRC)},
	title={{Evaluation of the BSIM6 compact MOSFET model's scalability in 40nm CMOS technology}},
	year={2012},
	volume={},
	number={},
	pages={34-37},
	keywords={CMOS integrated circuits;MOSFET;reliability;semiconductor device models;BSIM6 compact MOSFET model;aggressive downscaling;advanced bulk CMOS technology;physical phenomena;reliable model;MOS transistor;charge-based compact model BSIM6;scaling capabilities;reliability;complex IC designs;size 40 nm;Semiconductor device modeling;Integrated circuit modeling;MOSFET circuits;CMOS integrated circuits;CMOS technology;MOSFETs;Predictive models},
	doi={10.1109/ESSCIRC.2012.6341250},
	ISSN={1930-8833},
	month={Sept}
}

@INPROCEEDINGS{TelescopicLayoutCells,
	author={S. Arlt and G. Scarbata and S. Ritter and C. Wisser},
	booktitle={Proceedings Euro ASIC '92},
	title={{Telescopic layout cells for analog CMOS circuits}},
	year={1992},
	volume={},
	number={},
	pages={139-143},
	keywords={analogue circuits;application specific integrated circuits;circuit layout CAD;CMOS integrated circuits;integrated circuit technology;linear integrated circuits;operational amplifiers;automatic layout generation;opamp;op-amp;analog CMOS circuits;analog building blocks;application specific integrated circuits;telescopic layout cells;geometrical layout;circuit topology;operational amplifiers;CMOS analog integrated circuits;Application specific integrated circuits;Optical design;Design optimization;Circuit topology;Space technology;Process design;Design methodology;CMOS technology;Integrated circuit technology},
	doi={10.1109/EUASIC.1992.228034},
	ISSN={},
	month={June},}

@Book{StructuredAnalogDesign,
	author = {Danica Stefanovic and Maher Kayal},
	ALTeditor = {•},
	title = {{Structured Analog CMOS Design}},
	publisher = {Springer Netherlands},
	year = {2008},
	OPTkey = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	OPTedition = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@Book{LakerSansen,
	author = {Kenneth R. Laker and Willy M. C. Sansen },
	ALTeditor = {•},
	title = {{Design of analog integrated circuits and systems}},
	publisher = {McGraw-Hill},
	year = {1994},
	OPTkey = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	OPTedition = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@inproceedings{SwarmIntelligenceBasedSizing,
	author = {Revna Acar Vural and Tulay Yildirim},
	title = {{Swarm Intelligence Based Sizing Methodology for
	CMOS Operational Amplifier}},
	booktitle = {12th IEEE International Symposium on Computational Intelligence and Informatics },
	year = {2011},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTmaintitle = {maintitle},
	OPTmainsubtitle = {mainsubtitle},
	OPTmaintitleaddon = {maintitleaddon},
	OPTbooksubtitle = {booksubtitle},
	OPTbooktitleaddon = {booktitleaddon},
	OPTeventtitle = {eventtitle},
	OPTeventdate = {eventdate},
	OPTvenue = {venue},
	OPTlanguage = {language},
	OPTvolume = {volume},
	OPTpart = {part},
	OPTvolumes = {volumes},
	OPTseries = {series},
	OPTnumber = {number},
	OPTnote = {note},
	OPTorganization = {organization},
	OPTpublisher = {publisher},
	OPTlocation = {location},
	OPTmonth = {month},
	OPTisbn = {isbn},
	OPTchapter = {chapter},
	OPTpages = {pages},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}


@ARTICLE{IntegerBasedTopologieSelecting,
	author={P. C. Maulik and L. R. Carley and R. A. Rutenbar},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={Integer programming based topology selection of cell-level analog circuits},
	year={1995},
	volume={14},
	number={4},
	pages={401-412},
	keywords={network topology;analogue integrated circuits;circuit CAD;integrated circuit design;integer programming;nonlinear programming;network parameters;operational amplifiers;topology selection;cell-level analog circuits;analog circuit synthesis;mixed-integer nonlinear programming problem;parameter selection;binary integer variables;design parameters;device sizes;bias voltages;branch and bound method;CMOS two-stage op amps;Linear programming;Circuit topology;Analog circuits;Circuit synthesis;Application specific integrated circuits;Voltage;Design automation;Integrated circuit interconnections;Integrated circuit synthesis;Operational amplifiers},
	ISSN={0278-0070},
	month={April}
}


@ARTICLE{AnalogLayoutGeneration,
	author={E. Yilmaz and G. Dundar},
	journal={IEEE Transactions onoften Computer-Aided Design of Integrated Circuits and Systems},
	title={{Analog Layout Generator for CMOS Circuits}},
	year={2009},
	volume={28},
	number={1},
	pages={32-45},
	keywords={CMOS analogue integrated circuits;electronic design automation;integrated circuit layout;analog layout generator;CMOS circuits;layout level automation tool;analog automation flow;YASA tool;spicelike simulator;CMOS analog integrated circuits;Design automation;Routing;Process design;Computational modeling;Circuit simulation;Design engineering;Analog circuits;Costs;Time to market;Analog design automation;automatic layout generation;CMOS analog integrated circuits;computer-aided engineering;integrated circuit layout},
	doi={10.1109/TCAD.2008.2009137},
	ISSN={0278-0070},
	month={Jan}
}

@INPROCEEDINGS{AutomaticPlacement,
	author={Y. Wu and X. Zhang and L. Chen and S. Fang},
	booktitle={2013 Ninth International Conference on Natural Computation (ICNC)},
	title={Automatic placement for matched devices of analog circuits},
	year={2013},
	volume={},
	number={},
	pages={1723-1727},
	keywords={integrated circuit design;integrated circuit layout;mixed analogue-digital integrated circuits;matched devices;mixed signal system;design layout;automatic analog circuit placement;Fingers;Arrays;Analog circuits;Layout;Stacking;Performance evaluation;Algorithm design and analysis;analog circuit;matched device group;automatic placement},
	doi={10.1109/ICNC.2013.6818260},
	ISSN={2157-9563},
	month={July}
}

@article{ClassificationAnalogSyntheseTools,
	title = {Classification of analog synthesis tools based on their architecture selection mechanisms},
	journal = {Integration, the VLSI Journal},
	volume = {41},
	number = {2},
	pages = {238 - 252},
	year = {2008},
	issn = {0167-9260},
	doi = {https://doi.org/10.1016/j.vlsi.2007.06.001},
	url = {http://www.sciencedirect.com/science/article/pii/S0167926007000417},
	author = {E. Martens and G. Gielen},
	keywords = {Analogue electronic design automation tools, Classification, Analogue synthesis, Analogue systems}
}

@INPROCEEDINGS{GraebOptimierungMitConstraintsNumerisch,
	author={R. Schwencker and J. Eckmueller and H. Graeb and K. Antreich},
	booktitle={Design, Automation and Test in Europe Conference},
	title={Automating the sizing of analog {CMOS} circuits by consideration of structural constraints},
	year={1999},
	volume={},
	number={},
	pages={},
	keywords={CMOS analogue integrated circuits;integrated circuit design;minimisation;iterative methods;circuit CAD;operational amplifiers;analog CMOS circuits;structural constraints;automatic sizing;iterative trust region method;sensitivity-based method;CMOS analog integrated circuits;Circuit simulation;Computational modeling;Signal design;Numerical simulation;Electronic design automation and methodology;Design automation;Mirrors;Analog circuits;Iterative algorithms},
	doi={},
	ISSN={},
	month={},}

@ARTICLE{GeometricProgrammingAppFormular,
	author={M. d. Hershenson and S. P. Boyd and T. H. Lee},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={Optimal design {of a CMOS op-amp} via geometric programming},
	year={2001},
	volume={},
	number={},
	pages={},
	keywords={CMOS analogue integrated circuits;operational amplifiers;geometric programming;integrated circuit design;circuit optimisation;circuit CAD;CMOS op-amp;geometric programming;component values;transistor dimensions;design objectives;posynomial functions;design variables;amplifier design problem;globally optimal amplifier designs;open-loop gain;process conditions;power dissipation;unity-gain bandwidth;robust designs;Operational amplifiers;Power measurement;Gain measurement;Performance gain;Bandwidth;Design optimization;Optimization methods;Power amplifiers;Computer architecture;Power dissipation},
	doi={},
	ISSN={},
	month={},}


@INPROCEEDINGS{GeometricFoldedCascode,
	author={M. del Mar Hershenson and S. P. Boyd and T. H. Lee},
	booktitle={1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)},
	title={Automated design of folded-cascode op-amps with sensitivity analysis},
	year={1998},
	volume={},
	number={},
	pages={},
	keywords={CMOS analogue integrated circuits;operational amplifiers;sensitivity analysis;circuit CAD;integrated circuit design;linear network synthesis;linear network analysis;circuit optimisation;geometric programming;automated design;folded-cascode op-amps;sensitivity analysis;transistor sizing;CMOS operational amplifiers;performance measures;posynomial functions;design variables;amplifier design problems;geometric programs;convex problems;global optimization methods;convex optimization;analog circuit design;two-stage amplifier architecture;Operational amplifiers;Sensitivity analysis;Optimization methods;Analog circuits;Capacitors;Computer architecture;Frequency;Telephony;Filters;Degradation},
	doi={},
	ISSN={},
	month={},}



@article{Baron,
	author = {Nikolaos V. Sahinidis},
	title = {{BARON: A General Purpose Global Optimization
	Software Package}},
	journal = {Journal of Global Optimization},
	year = {1996},
	OPTtranslator = {translator},
	OPTannotator = {annotator},
	OPTcommentator = {commentator},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTeditor = {editor},
	OPTeditora = {editora},
	OPTeditorb = {editorb},
	OPTeditorc = {editorc},
	OPTjournalsubtitle = {journalsubtitle},
	OPTissuetitle = {issuetitle},
	OPTissuesubtitle = {issuesubtitle},
	OPTlanguage = {language},
	OPToriglanguage = {origlanguage},
	OPTseries = {series},
	volume = {8},
	number = { },
	OPTeid = {eid},
	OPTissue = {issue},
	OPTmonth = {month},
	pages = {201-205},
	OPTversion = {version},
	OPTnote = {note},
	OPTissn = {issn},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}




@ARTICLE{AutomaticSynthesisAndSizingGeneticProgramming,
	author={J. R. {Koza} and F. H. {Bennett} and D. {Andre} and M. A. {Keane} and F. {Dunlap}},
	journal={IEEE Transactions on Evolutionary Computation}, 
	title={Automated synthesis of analog electrical circuits by means of genetic programming}, 
	year={1997},
	volume={1},
	number={2},
	pages={109-128},
	doi={}}



@article{SizeSensetiveMethod,
	author = {Shi, Guoyong and Chen, Jiajun and Tai, Andy and Lee, Frank},
	title = {{A Size Sensitivity Method for Interactive CMOS Circuit Sizing}},
	journal = {Analog Integr. Circuits Signal Process.},
	issue_date = {November  2013},
	volume = {77},
	number = {2},
	month = nov,
	year = {2013},
	issn = {0925-1030},
	pages = {95--104},
	numpages = {10},
	url = {http://dx.doi.org/10.1007/s10470-013-0143-6},
	doi = {10.1007/s10470-013-0143-6},
	acmid = {2558294},
	publisher = {Kluwer Academic Publishers},
	address = {Hingham, MA, USA},
	keywords = {Device sizing, EKV model, Size sensitivity, Symbolic computation},
} 


@Book{Allen,
	author = {Phillip E. Allan, Douglas R. Holberg},
	ALTeditor = {•},
	title = {{CMOS Analog Circuit Design}},
	publisher = {Oxford University Press },
	year = {2012},
	OPTkey = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	OPTedition = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@Book{AnalogIntegratedCircuitDesign,
	author = {David Johns, Ken Martin },
	ALTeditor = {•},
	title = {{Analog Integrated Circuit Design}},
	publisher = {John Wiley and Sons},
	year = {1997},
	OPTkey = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	OPTedition = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@Book{MOSCapacitances,
	author = {Behzad Razavi},
	ALTeditor = {•},
	title = {Design of {Analog CMOS Integrated Circuits}},
	publisher = {Tata McGraw-Hill},
	year = {2002},
	OPTkey = {•},
	OPTvolume = {•},
	OPTnumber = {•},
	OPTseries = {•},
	OPTaddress = {•},
	OPTedition = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@Manual{Gecode,
title = {Modeling {and Programming with Gecode} },
OPTkey = {•},
author = {Christian Schulte, Guido Tack, Mikael Z. Lagerkvist},
OPTorganization = {•},
address = {www.gecode.org},
edition = {6.0.1},
month = {May},
year = {2018},
OPTnote = {•},
OPTannote = {•}
}

@Manual{Matlab,
	title = {{Global Optimization Toolbox User's Guide} },
	OPTkey = {•},
	author = {Matlab},
	organization = {The MathWorks, Inc.},
	address = {www.mathworks.com/help/gads/},
	OPTedition = {},
	month = {September},
	year = {2018},
	OPTnote = {•},
	OPTannote = {•}
}



@Book{HBCP,
author = {Francesca Rossi, Peter van Beek, Toby Walsh},
ALTeditor = {•},
title = {Handbook of Constraint Programming},
publisher = {Elsevier},
year = {2006},
OPTkey = {•},
volume = {Volume 2},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
edition = {2},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@manual{Wicked,
title = {{{WiCkeD}}},
year = {2009},
url = {www.muneda.com},
organization = {MunEDA},
howpublished = {www.muneda.com},
sourceofpub = {others},
PubId = {24943}
}

@ARTICLE{SynthesisAsterixOblix,
	author={E. S. Ochotta and R. A. Rutenbar and L. R. Carley},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={{Synthesis of high-performance analog circuits in ASTRX/OBLX}},
	year={1996},
	volume={15},
	number={3},
	pages={273-294},
	keywords={analogue integrated circuits;network topology;integrated circuit design;circuit CAD;simulated annealing;circuit analysis computing;digital simulation;high-performance analog circuits;ASTRX/OBLX;analog circuit topology;performance specifications;sized circuit schematic;asymptotic waveform evaluation;circuit performance;simulated annealing;circuit synthesis problem;analog synthesis benchmarks;operational amplifier;expert manual design;pipelined A/D converter;Circuit synthesis;Analog circuits;Circuit topology;Circuit optimization;Predictive models;Circuit simulation;Simulated annealing;Operational amplifiers;Manuals;Circuit testing},
	doi={10.1109/43.489099},
	ISSN={0278-0070},
	month={March},}

@internet{WSTS,
	title = {World Semiconductor Trade Statistics},
	year = {2015},
	url = {https://www.wsts.org/},
	organization = {World Semiconductor Trade Statistics},
	howpublished = {https://www.wsts.org/},
	sourceofpub = {others},
	key = {World Semiconductor Trade Statistics}
}

@internet{ITRS2011,
	title = {International Technology Roadmap for Semiconductors},
	year = {2011},
	url = {https://www.itrs.net/},
	organization = {International Technology Roadmap for Semiconductors},
	howpublished = {https://www.itrs.org/},
	sourceofpub = {others},
	key = {World Semiconductor Trade Statistics}
}



@INPROCEEDINGS{GraebITRS,
	author={H. {Graeb}},
	booktitle={2012 Design, Automation   Test in Europe Conference   Exhibition (DATE)}, 
	title={{ITRS 2011 Analog EDA Challenges and Approaches}}, 
	year={2012},
	volume={},
	number={},
	pages={1150-1155},
	doi={10.1109/DATE.2012.6176575}}


@manual{BSIM,
	title = {{{BSIM}}},
	year = 2018,
	url = {www.bsim.berkeley.edu},
	organization = {BSIM Group},
	howpublished = {www.bsim.berkeley.edu},
	sourceofpub = {others},
	PubId = {24943}
}

@inproceedings{Minion,
	author = {Ian P. Gent and Chris Jefferson and Ian Miguel},
	title = {{MINION: A Fast, Scalable, Constraint Solver}},
	year = {2006},
	booktitle={17th European Conference on Artificial Intelligence ECAI},
	OPTsubtitle = {},
	OPTtitleaddon = {titleaddon},
	OPTmaintitle = {maintitle},
	OPTmainsubtitle = {mainsubtitle},
	OPTmaintitleaddon = {maintitleaddon},
	OPTeventtitle = {eventtitle},
	OPTeventdate = {eventdate},
	OPTvenue = {venue},
	OPTlanguage = {language},
	OPTvolume = {volume},
	OPTpart = {part},
	OPTvolumes = {volumes},
	OPTseries = {series},
	OPTnumber = {number},
	OPTnote = {note},
	OPTorganization = {organization},
	OPTpublisher = {publisher},
	OPTlocation = {location},
	OPTmonth = {month},
	OPTisbn = {isbn},
	OPTchapter = {chapter},
	OPTpages = {pages},
	OPTpagetotal = {pagetotal},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}


@manual{Cadence,
title = {{{Cadence}}},
year = 2018,
url = {www.cadence.com},
organization = {Cadence Design Systems},
howpublished = {www.cadence.com},
}


@PhdThesis{Harvey1995,
	author = {W. D. Harvey},
	title = {Nonsystematic backtracking search},
	school = {Stanford University},
	year = {1995},
	OPTkey = {•},
	OPTtype = {•},
	OPTaddress = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}

@PhdThesis{Eick2013,
author = {Michael Eick},
title = {Structure and Signal Path Analysis for Analog and Digital Circuits},
school = {Technische Universität München},
year = {2013},
OPTkey = {•},
OPTtype = {•},
OPTaddress = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@Article{EDAWeekly,
	author = {J. Horgan},
	title = {Analog},
	journal = {EDA Weekly},
	year = {2005},
	OPTkey = {},
	OPTvolume = {},
	OPTnumber = {},
	OPTpages = {},
	month = {March},
	OPTnote = {},
	OPTannote = {}
}

@Article{LDS,
author = {W. D. Harvey, M. L. Ginsberg},
title = {Limited {Discrepancy Search}},
journal = {Morgan Kaufmann},
year = {1995},
OPTkey = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTpages = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}


@PhdThesis{Zwerger2016,
author = {Michael Zwerger},
title = {{Verification and Synthesis of Analog Power-Down Circuits}},
school = {TU Munich},
OPTkey = {•},
month = {Jan},
year = {2017},
OPTannote = {•}
}

@BachelorThesis{BA,
author = {Inga Abel},
title = {Eine {Datenstruktur zur Identifikation von Funktionsblöcken in analogen Schaltungen}},
school = {Technische Universitaet Muenchen},
year = {2016},
OPTkey = {•},
OPTtype = {•},
OPTaddress = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@book{Optimization,
	author = {R. Fletcher},
	title = {Practical Methods of Optimization},
	year = {2000},
	OPTeditor = {editor},
	OPTeditora = {editora},
	OPTeditorb = {editorb},
	OPTeditorc = {editorc},
	OPTtranslator = {translator},
	OPTannotator = {annotator},
	OPTcommentator = {commentator},
	OPTintroduction = {introduction},
	OPTforeword = {foreword},
	OPTafterword = {afterword},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTmaintitle = {maintitle},
	OPTmainsubtitle = {mainsubtitle},
	OPTmaintitleaddon = {maintitleaddon},
	OPTlanguage = {language},
	OPToriglanguage = {origlanguage},
	OPTvolume = {volume},
	OPTpart = {part},
	edition = {zweite},
	OPTvolumes = {volumes},
	OPTseries = {series},
	OPTnumber = {number},
	OPTnote = {note},
	publisher = {Wiley},
	OPTlocation = {location},
	OPTisbn = {isbn},
	OPTchapter = {chapter},
	OPTpages = {pages},
	OPTpagetotal = {pagetotal},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}


@MastersThesis{MA,
	author = {Inga Abel},
	title = {Automatic {Sizing of Analog Operational Amplifiers Using Constraint Programming}},
	school = {Technische Universitaet Muenchen},
	year = {2018},
	OPTkey = {•},
	OPTtype = {•},
	OPTaddress = {•},
	OPTmonth = {•},
	OPTnote = {•},
	OPTannote = {•}
}



@article{SAT,
	author = {Mathew W. Moskewicz and Conor F. Madigan and Ying Zhao and Lintao Zhang, Sharad Malik},
	title = {{Chaff: Engineering an Efficient SAT Solver}},
	journal = {DAC},
	year = {2001},
	OPTtranslator = {translator},
	OPTannotator = {annotator},
	OPTcommentator = {commentator},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTeditor = {editor},
	OPTeditora = {editora},
	OPTeditorb = {editorb},
	OPTeditorc = {editorc},
	OPTjournalsubtitle = {journalsubtitle},
	OPTissuetitle = {issuetitle},
	OPTissuesubtitle = {issuesubtitle},
	OPTlanguage = {language},
	OPToriglanguage = {origlanguage},
	OPTseries = {series},
	OPTvolume = {volume},
	OPTnumber = {number},
	OPTeid = {eid},
	OPTissue = {issue},
	OPTmonth = {month},
	OPTpages = {pages},
	OPTversion = {version},
	OPTnote = {note},
	OPTissn = {issn},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}


@article{BranchAndBound,
	ISSN = {00129682, 14680262},
	URL = {http://www.jstor.org/stable/1910129},
	abstract = {In the classical linear programming problem the behaviour of continuous, nonnegative variables subject to a system of linear inequalities is investigated. One possible generalization of this problem is to relax the continuity condition the variables. This paper presents a simple numerical algorithm for the solution of programming problems in which some or all of the variables can take only discrete values. The algorithm requires no special techniques beyond these used in ordinary linear programming, and lends itself to automatic computing. Its use is illustrated on two numerical examples.},
	author = {A. H. Land and A. G. Doig},
	journal = {Econometrica},
	number = {3},
	pages = {497--520},
	publisher = {[Wiley, Econometric Society]},
	title = {An{ Automatic Method of Solving Discrete Programming Problems}},
	volume = {28},
	year = {1960}
}



@InCollection{Jerke,
author = {Göran Jerke and Jens Lienig and Jan B. Freuer},
title = {{Constraint-Driven design methology: A path to analog design automation}},
booktitle = {Analog Layout Synthesis},
OPTcrossref = {H. E. Graeb},
OPTkey = {•},
pages = {269-297},
publisher = {Springer},
year = {2011},
editor = {H. E. Graeb},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTtype = {•},
chapter = {7},
address = {New York},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@ARTICLE{ModiefiedNodalAnalysis,
	author={Chung-Wen Ho and A. Ruehli and P. Brennan},
	journal={IEEE Transactions on Circuits and Systems},
	title={The modified nodal approach to network analysis},
	year={1975},
	volume={22},
	number={6},
	pages={504-509},
	keywords={Computer applications, circuit design;Computer-aided circuit analysis and design;Network analysis;Equations;Voltage;Circuit analysis computing;Cancer;Computer networks;Gyrators;Inductors;Capacitors;Admittance},
	doi={10.1109/TCS.1975.1084079},
	ISSN={0098-4094},
	month={June},}


@PhdThesis{Massier2010,
author = {Tobias Massier},
title = {On the Structural Analysis of CMOS and Bipolar Analog Integrated Circuits},
school = {Technische Universität München},
year = {2010},
OPTkey = {•},
OPTtype = {•},
OPTaddress = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}



@InProceedings{Hauptseminar,
author = {Benedikt Schmidt},
title = {Constraint {Programming Algorithm used in Gecode}},
booktitle = {Advanced Seminar For VLSI Design Methods},
OPTcrossref = {•},
OPTkey = {•},
OPTpages = {•},
year = {2014},
OPTeditor = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTmonth = {•},
organization = {Technische Universität München},
OPTpublisher = {•},
OPTnote = {•},
OPTannote = {•}
}



@Article{Massier2008,
author = {Tobias Massier and Helmut Graeb and Ulf Schlichtmann},
title = {{The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis}},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
year = {2008},
OPTkey = {•},
volume = {},
number = {},
pages = {},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}
@Article{Shichman1968,
author = {Harold Shichman and David A. Hodges},
title = {Modeling and simulation of insulated-gate field-effect transistor switching circuits},
journal = {IEEE Journal of Solid-State Circuits SC},
year = {1968},
OPTkey = {•},
volume = {},
number = {},
OPTpages = {},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}


@Book{Sansen2007,
author = {Willy M. C. Sansen},
ALTeditor = {•},
title = {Analog Design Essentials},
publisher = {Springer},
year = {2007},
OPTkey = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@article{Barke06,
	author = {Barke, E.},
	title = {A Network Comparison Algorithm for Layout Verification of Integrated Circuits},
	year = {2006},
	issue_date = {November 2006},
	publisher = {IEEE Press},
	volume = {3},
	number = {2},
	pages = {135–141},
	numpages = {7}
}

@Article{Fisher1987,
author = {John A. Fisher and Rudolf Koch},
title = {A {highly linear CMOS buffer amplifier}},
journal = {IEEE J. Solid-State Circuits},
year = {1987},
OPTkey = {•},
volume = {SSC-22},
number = {3},
pages = {330-334},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@Article{Vallee1994,
author = {R.E. Vallee and E.I. El Masry},
title = {A very high-frequency {CMOS complementary folded cascode amplifier}},
journal = {IEEE J. Solid-State Circuits},
year = {1994},
OPTkey = {•},
volume = {29},
number = {2},
pages = {130-133},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@Misc{Valgrind,
key = {},
author = {{$Valgrind^{TM}$ Developers}},
OPTtitle = {•},
howpublished = {Homepage, http://www.valgrind.org/info/developers.html},
OPTmonth = {•},
year = {2015},
OPTnote = {•},
OPTannote = {•}
}

@Book{Seifart,
author = {Manfred Seifart},
ALTeditor = {•},
title = {Analoge Schaltungen},
publisher = {Verlag Technik Berlin},
year = {2003},
key = {6. durchgesehene Auflage},
OPTvolume = {},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@ARTICLE{CMRR,
author={G. Giustolisi and G. Palmisano and G. Palumbo},
journal={IEEE Transactions on Instrumentation and Measurement},
title={{CMRR frequency response of CMOS operational transconductance amplifiers}},
year={2000},
volume={49},
number={1},
pages={137-143},
keywords={CMOS analogue integrated circuits;SPICE;current mirrors;frequency response;instrumentation amplifiers;operational amplifiers;poles and zeros;1.2 micron;100 MHz;CMOS OTA;CMOS process models;CMRR frequency response;SPICE simulator;common-mode gain;current mirror;differential amplifiers;frequency domain analysis;high frequency effects;high-accuracy integrated amplifiers;instrument amplifiers;poles;source-coupled pair;zeros;Circuit simulation;Differential amplifiers;Equations;Frequency response;Instruments;Linearity;Operational amplifiers;Performance gain;Poles and zeros;Transconductance},
doi={10.1109/19.836324},
ISSN={0018-9456},
month={Feb},}

@Book{Gossner,
author = {Stefan Gossner},
ALTeditor = {•},
title = {Grundlagen der Elektronik},
publisher = {Shaker Verlag},
year = {2006},
OPTkey = {},
OPTvolume = {},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {},
OPTannote = {•}
}


@Book{Nossek,
author = {Josef A. Nossek},
ALTeditor = {},
title = {Schaltungstechnik 1, Vorleseungsskript},
publisher = {Technische Universität München},
year = {2012},
OPTkey = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}



@Book{OMCD,
author = {Helmut Graeb },
ALTeditor = {•},
title = {{Optimization Methods for Circuit Design, Compendium}},
publisher = {Technische Universität München, Institute for Electronic Design Automation},
year = {2016},
OPTkey = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTedition = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}


@ARTICLE{ThreeStageAmplifier,
author={A. D. Grasso and D. Marano and G. Palumbo and S. Pennisi},
journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
title={{High-Performance Three-Stage Single-Miller CMOS OTA with no Upper Limit of CL}},
year={2018},
volume={},
number={},
pages={1-1},
keywords={Gain;Transistors;Capacitors;Circuit stability;Transconductance;Stability analysis;Digital audio players;operational transconductance amplifiers;large capacitive loads;Miller compensation;multistage amplifiers.},
doi={10.1109/TCSII.2017.2756923},
ISSN={1549-7747},
month={},}


@TechReport{EKVModel,
author = {Matthias Bucher and Christophe Lallement and Christian Enz and Fabien Théodoloz and François Krummenacher},
title = {{The EPFL-EKV MOSFET Model Equations for Simulation}},
institution = {Electronics Laboratories, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland},
year = {1998},
OPTkey = {•},
OPTtype = {•},
OPTnumber = {•},
OPTaddress = {•},
OPTmonth = {•},
OPTnote = {•},
OPTannote = {•}
}

@ARTICLE{ThreeStageAmplifierDesignGuide,
author={Jae-Seung Lee and Jun Hyun Bae and Ho-Young Kim and Ji-Yong Um and Jae-Yoon Sim and Hong June Park},
journal={Journal of Semiconductor Technology and Science},
title={{A Design Guide of 3-stage CMOS Operational Amplifier
with Nested Gm-C Frequency Compensation}},
year={2007},
volume={7},
number={1},
pages={20 - 27},
keywords={},
doi={},
ISSN={},
month={March},}

@InProceedings{TimeReductionAnalogCircuits,
author = {Yuehan Gao and Jingsong He},
title = {An approach to reducing the time complexity of analog active circuit evolutionary design},
booktitle = {1th International Conference on Natural Computation (ICNC)},
OPTcrossref = {•},
OPTkey = {•},
pages = {1098 - 1102},
year = {2015},
OPTeditor = {•},
OPTvolume = {•},
OPTnumber = {•},
OPTseries = {•},
OPTaddress = {•},
OPTmonth = {•},
OPTorganization = {•},
OPTpublisher = {•},
OPTnote = {•},
OPTannote = {•}
}


@INPROCEEDINGS{VergleichOptimierungAlgorithmen,
	author={A. Sasikumar and R. Muthaiah},
	booktitle={2017 International Conference on Networks Advances in Computational Technologies (NetACT)},
	title={{Operational amplifier circuit sizing based on NSGA-II and particle swarm optimization}},
	year={2017},
	volume={},
	number={},
	pages={64-68},
	keywords={analogue integrated circuits;circuit optimisation;genetic algorithms;integrated circuit design;operational amplifiers;particle swarm optimisation;NSGA-II;particle swarm optimization;simulation based design;analog integrated circuit design;evolutionary algorithm;multiobjective optimization based techniques;multiobjective optimization method;analog IC transistor sizes;nondominated sorting genetic algorithm;operational amplifier circuit sizing;two stage opamp;analog IC transistor size design;biasing currents;circuit design time reduction;constraint function;PSO;Analog circuits;Optimization;Algorithm design and analysis;Linear programming;Operational amplifiers;Particle swarm optimization;analog design automation;integrated circuits;particle swarm optimization;non-dominated sorting genetic algorithm},
	doi={10.1109/NETACT.2017.8076742},
	ISSN={},
	month={July},}

@INPROCEEDINGS{SchnelleOptimierung,
	author={A. Garbaya and M. Kotti and N. Drira and M. Fakhfakh and E. Tlelo-Cuautle and P. Siarry},
	booktitle={2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)},
	title={An {RBF-PSO technique for the rapid optimization of (CMOS) analog circuits}},
	year={2018},
	volume={},
	number={},
	pages={1-4},
	keywords={CMOS analogue integrated circuits;electronic engineering computing;particle swarm optimisation;radial basis function networks;RBF-PSO technique;substitution modeling techniques;rapid optimal sizing;CMOS analog circuits;radial basis function substitution model;particle swarm optimization metaheuristic;metamodeling techniques;optimization loop;in-loop optimization technique;Optimization;Analog circuits;Semiconductor device modeling;Mathematical model;Integrated circuit modeling;Computational modeling;Particle swarm optimization;Analog Circuit Design;Substitution Modeling Techniques;Radial Basis Function;Particle Swarm Optimization;In-loop Optimization;CCII;VF},
	doi={10.1109/MOCAST.2018.8376657},
	ISSN={},
	month={May},}

@ARTICLE{OptimizationSimulatedAnnealing,
	author={G. G. E. Gielen and H. C. C. Walscharts and W. M. C. Sansen},
	journal={IEEE Journal of Solid-State Circuits},
	title={Analog circuit design optimization based on symbolic simulation and simulated annealing},
	year={1990},
	volume={25},
	number={3},
	pages={707-713},
	keywords={analogue circuits;digital simulation;linear integrated circuits;network topology;optimisation;symbolic simulation;simulated annealing;automatic design optimization;analog integrated circuits;OPTIMAN;ISAAC;circuit topology;independent design variables;user-defined design objective;global optimization;Analog circuits;Design optimization;Circuit simulation;Circuit topology;Analog integrated circuits;Constraint optimization;Optimization methods;Circuit analysis;Analytical models;Simulated annealing},
	doi={10.1109/4.102664},
	ISSN={0018-9200},
	month={June},}

@INPROCEEDINGS{OptimizationGeneticAlgorithm,
	author={M. Taherzadeh-Sani and R. Lotfi and H. Zare-Hoseini and O. Shoaei},
	booktitle={Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on},
	title={Design optimization of analog integrated circuits using simulation-based genetic algorithm},
	year={2003},
	volume={1},
	number={},
	pages={73-76 vol.1},
	keywords={analogue integrated circuits;circuit optimisation;circuit simulation;genetic algorithms;integrated circuit design;HSPICE simulation;analog integrated circuits;automated analog design tool;circuit specifications;design optimization;mixed-mode system;operational transconductance amplifier;simulation-based genetic algorithm},
	doi={10.1109/SCS.2003.1226951},
	ISSN={},
	month={July},}


@ARTICLE{OptimizationPSO,
	author={Mourad Fakhfakh and Yann Cooren and Amin Sallem and Mourad Loulou and Patrick Siarry},
	journal={Analog Integrated Circuits and Signal Processing},
	title={Analog circuit design optimization through the particle swarm optimization technique},
	year={2010},
	volume={63},
	number={},
	pages={71-82},
	keywords={},
	doi={0.1007/s10470-009-9361-3},
	ISSN={},
	month={},}


@INPROCEEDINGS{OptimizationCurve,
	author={R. Schwencker and F. Schenkel and H. Graeb and K. Antreich},
	booktitle={Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)},
	title={The generalized boundary curve-a common method for automatic nominal design and design centering of analog circuits},
	year={2000},
	volume={},
	number={},
	pages={42-47},
	keywords={mixed analogue-digital integrated circuits;iterative methods;integrated circuit design;circuit CAD;generalized boundary curve;automatic nominal design;design centering;analog circuits;circuit sizing;operating tolerances;robustness objectives;parameter distances;worst case distances;parameter correction;iterative trust region algorithm;computational costs;mixed-signal ICs;Algorithm design and analysis;Cost function;Robustness;Circuit simulation;Iterative algorithms;Analog circuits;Iterative methods;Computational modeling;Electronic design automation and methodology;Pulp manufacturing},
	doi={10.1109/DATE.2000.840013},
	ISSN={},
	month={March},}

@ARTICLE{WCD,
	author={K. J. Antreich and H. E. Graeb and C. U. Wieser},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={Circuit analysis and optimization driven by worst-case distances},
	year={1994},
	volume={},
	number={},
	pages={},
	keywords={circuit analysis computing;CMOS integrated circuits;integrated logic circuits;buffer circuits;switched capacitor filters;computational complexity;integrated circuit design methodology;circuit analysis;specification analysis;worst-case transistor model parameters;worst-case operating conditions;worst-case distances;circuit robustness;deterministic method;parametric circuit design;yield optimization;design centering;circuit simulators;computational complexity;CMOS inverter;tolerance bodies;CMOS buffer amplifier;switched capacitor filter;Circuit analysis;Integrated circuit yield;Integrated circuit synthesis;Integrated circuit manufacture;Pulp manufacturing;Integrated circuit measurements;Robustness;Circuit synthesis;Design optimization;Computational modeling},
	doi={},
	ISSN={},
	month={},}

@book{YieldOptimization,
	author = {J. Zhang and M. Styblinski},
	title = {{Yield and Variability Optimization of
	Integrated Circuits}},
	year = {1995},
	OPTeditor = {editor},
	OPTeditora = {editora},
	OPTeditorb = {editorb},
	OPTeditorc = {editorc},
	OPTtranslator = {translator},
	OPTannotator = {annotator},
	OPTcommentator = {commentator},
	OPTintroduction = {introduction},
	OPTforeword = {foreword},
	OPTafterword = {afterword},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTmaintitle = {maintitle},
	OPTmainsubtitle = {mainsubtitle},
	OPTmaintitleaddon = {maintitleaddon},
	OPTlanguage = {language},
	OPToriglanguage = {origlanguage},
	OPTvolume = {volume},
	OPTpart = {part},
	OPTedition = {edition},
	OPTvolumes = {volumes},
	OPTseries = {series},
	OPTnumber = {number},
	OPTnote = {note},
	publisher = {Kluwer},
	location = {Norwell, MA},
	OPTisbn = {isbn},
	OPTchapter = {chapter},
	OPTpages = {pages},
	OPTpagetotal = {pagetotal},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}

@INPROCEEDINGS{Bandgap,
	author={S. S. Sangolli and S. H. Rohini},
	booktitle={2015 5th Nirma University International Conference on Engineering (NUiCONE)},
	title={{Design of low voltage bandgap reference circuit using subthreshold MOSFET}},
	year={2015},
	volume={},
	number={},
	pages={1-6},
	keywords={integrated circuit design;low-power electronics;MOSFET;reference circuits;low voltage bandgap reference circuit;subthreshold MOSFET;output reference voltage;temperature compensation;voltage 1.2 V;voltage 0.363 V;gain 89.6 dB;voltage 0.364 V;temperature 0 degC to 100 degC;voltage 1.08 V to 1.32 V;current 900 nA;power 0.9 muW;Photonic band gap;Resistors;MOSFET;Temperature sensors;Threshold voltage;Low voltage;Logic gates;Bandgap reference circuit;PTAT;CTAT;temperature coefficient},
	doi={10.1109/NUICONE.2015.7449627},
	ISSN={},
	month={Nov},}

@INPROCEEDINGS{AIDA,
  author={R. {Martins} and N. {Lourenço} and A. {Canelas} and R. {Póvoa} and N. {Horta}},
  booktitle={2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)}, 
  title={AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout generation}, 
  year={2015},
  volume={},
  number={},
  pages={1-4},
  doi={}}

@ARTICLE{MultilevelSymmetryConstraintGeneration,
  author={S. {Bhattacharya} and N. {Jangkrajarng} and C. -. R. {Shi}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Multilevel symmetry-constraint generation for retargeting large analog layouts}, 
  year={2006},
  volume={25},
  number={6},
  pages={945-960},
  doi={}}
  
  @ARTICLE{AnIntegratedLayoutSynthesisApproachForAnalogICS,
  author={R. {Castro-Lopez} and O. {Guerra} and E. {Roca} and F. V. {Fernandez}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={An Integrated Layout-Synthesis Approach for Analog ICs}, 
  year={2008},
  volume={27},
  number={7},
  pages={1179-1189},
  doi={}}

@INPROCEEDINGS{AutomaticLayoutGenerationForCMOSOperationalAmplifiers,
  author={ {Koh Han Young} and C. H. {Sequin} and P. R. {Gray}},
  booktitle={[IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers}, 
  title={Automatic layout generation for {CMOS} operational amplifiers}, 
  year={1988},
  volume={},
  number={},
  pages={548-551},
  doi={}}

@ARTICLE{AnalogPlacementBasedSymmetryIslandFormulation,
  author={P. {Lin} and Y. {Chang} and S. {Lin}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Analog Placement Based on Symmetry-Island Formulation}, 
  year={2009},
  volume={28},
  number={6},
  pages={791-804},
  doi={}}

	@ARTICLE{MARS,
	author={M. Eick and H. E. Graeb},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={{MARS: Matching-Driven Analog Sizing}},
	year={2012},
	volume={},
	number={},
	pages={},
	keywords={analogue integrated circuits;feedback;optimisation;matching-driven analog sizing;MARS;matching constraint automatic computation;numerical optimization;symmetry sizing constraint generation;qualitative signal flow;feedback path;multiple signal handling;multiple symmetry axes;nonlinear circuit;linear circuit;analog integrated circuit;Transistors;Mirrors;Integrated circuit modeling;Algorithm design and analysis;Transfer functions;Analog circuits;Robustness;Analog integrated circuits;constraint generation;symmetry detection;transistor sizing},
	doi={},
	ISSN={},
	month={},}

@ARTICLE{ConstraintBasedLayoutDrivenSizing,
	author={H. Habal and H. Graeb},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={{Constraint-Based Layout-Driven Sizing of Analog Circuits}},
	year={2011},
	volume={30},
	number={8},
	pages={1089-1102},
	keywords={analogue circuits;circuit layout;circuit optimisation;constraint-based layout-driven sizing;analog circuits;automatic synthesis;analog circuit layout;circuit design;quantization error;manufacturing grid alignment;circuit placement;nonlinear optimization algorithm;layout-driven circuit sizing;CPU;wall clock time;contemporary workstation;time 2.1 h;Layout;Algorithm design and analysis;Routing;Performance evaluation;Integrated circuit modeling;Optimization;MOS devices;Analog circuit;layout synthesis;layout-aware sizing;optimization},
	doi={10.1109/TCAD.2011.2158732},
	ISSN={0278-0070},
	month={Aug},}

@book{AnalogDesignCenteringAndSizing,
	author = {Helmut Graeb},
	title = {{Analog Design Centering and Sizing}},
	year = {2007},
	OPTeditor = {editor},
	OPTeditora = {editora},
	OPTeditorb = {editorb},
	OPTeditorc = {editorc},
	OPTtranslator = {translator},
	OPTannotator = {annotator},
	OPTcommentator = {commentator},
	OPTintroduction = {introduction},
	OPTforeword = {foreword},
	OPTafterword = {afterword},
	OPTsubtitle = {subtitle},
	OPTtitleaddon = {titleaddon},
	OPTmaintitle = {maintitle},
	OPTmainsubtitle = {mainsubtitle},
	OPTmaintitleaddon = {maintitleaddon},
	OPTlanguage = {language},
	OPToriglanguage = {origlanguage},
	OPTvolume = {volume},
	OPTpart = {part},
	OPTedition = {edition},
	OPTvolumes = {volumes},
	OPTseries = {series},
	OPTnumber = {number},
	OPTnote = {note},
	publisher = {Springer},
	OPTlocation = {location},
	isbn = {978-1-4020-6003-8},
	OPTchapter = {chapter},
	OPTpages = {pages},
	OPTpagetotal = {pagetotal},
	OPTaddendum = {addendum},
	OPTpubstate = {pubstate},
	OPTdoi = {doi},
	OPTeprint = {eprint},
	OPTeprintclass = {eprintclass},
	OPTeprinttype = {eprinttype},
	OPTurl = {url},
	OPTurldate = {urldate},
}

@ARTICLE{ACADMethology,
author={D. M. Binkley and C. E. Hopper and S. D. Tucker and B. C. Moss and J. M. Rochelle and D. P. Foty},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={{A CAD methodology for optimizing transistor current and sizing in analog CMOS design}},
year={2003},
volume={},
number={},
pages={},
keywords={circuit CAD;CMOS analogue integrated circuits;integrated circuit design;circuit optimisation;integrated circuit noise;flicker noise;white noise;transistor-level CAD methodology;computer-aided design methodology;MOS transistor;MOSFET current optimisation;MOSFET size optimisation;analog CMOS design;drain current;inversion level;channel length;MOS inversion coefficient;optimal DC gain;circuit transconductance;output conductance;drain-source saturation voltage;white noise;flicker noise;DC matching;submicron CMOS process;0.5 micron;Design automation;Design optimization;Bandwidth;Design methodology;Semiconductor device modeling;MOSFETs;Integrated circuit layout;Circuit optimization;CMOS integrated circuits;Integrated circuit noise},
doi={},
ISSN={},
month={},}


@ARTICLE{EfficientAndAccurateStatisticalAnalogYieldOptimization,
author={B. Liu and F. V. Fernandez and G. G. E. Gielen},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={{Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques}},
year={2011},
volume={},
number={},
pages={},
keywords={CMOS analogue integrated circuits;evolutionary computation;Monte Carlo methods;search problems;statistical analog yield optimization;variation-aware circuit sizing;computational intelligence techniques;nanometer complementary metal-oxide-semiconductor technology;worst-case design methods;response-surface-based yield optimization methods;Monte-Carlo simulation;MC-based analog yield optimization;sampling-based yield optimization approach;ordinal optimization-based random-scale differential evolution algorithm;two-stage estimation flow;evolutionary algorithm;random-scale mutation operator;Latin-hypercube sampling techniques;process-variation-aware single-objective circuit sizing;Optimization;Yield estimation;Computational modeling;Accuracy;Integrated circuit modeling;Algorithm design and analysis;Analytical models;Differential evolution;ordinal optimization;variation-aware analog sizing;yield optimization},
doi={},
ISSN={},
month={},}


	@ARTICLE{DelightSPICE,
	author={W. Nye and D. C. Riley and A. Sangiovanni-Vincentelli and A. L. Tits},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={{DELIGHT.SPICE: an optimization-based system for the design of integrated circuits}},
	year={1988},
	volume={},
	number={},
	pages={},
	keywords={circuit CAD;digital simulation;optimisation;digital IC redesign;circuit CAD;analogue IC redesign;AC sensitivity computation;DC sensitivity computation;interactive optimisation-based CAD system;examples;optimization-based system;design of integrated circuits;DELIGHT.SPICE;DELIGHT;SPICE circuit analysis program;powerful optimization algorithms;designer intuition;man-machine interaction;adjusting parameters of electronic circuits automatically;study complex tradeoffs;multiple competing objectives;simultaneously satisfying multiple-constraint specifications;transient sensitivity computation;improvement in circuit performance;Design optimization;Integrated circuit modeling;Microwave filters;Circuit analysis computing;Circuit synthesis;Process design;Matched filters;Design methodology;Man machine systems;Digital circuits},
	doi={},
	ISSN={},
	month={},}


@ARTICLE{YieldAwarePareto,
author={S. Jung and J. Lee and J. Kim},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={{Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits}},
year={2014},
volume={33},
number={10},
pages={1437-1449},
keywords={analogue circuits;circuit optimisation;interpolation;Pareto optimisation;yield-aware Pareto front extraction method;discrete hierarchical optimization;analog circuit block;hierarchical system-level optimization;component-level Pareto fronts;meta-models;Pareto-optimal design points;discrete grid;yield distribution estimation;interpolation;control-variate technique;optimal power allocation;clock recovery path;clock jitter minimization;power budgets;Monte-Carlo simulation;Clocks;Algorithm design and analysis;Optimization;Mixers;Jitter;Correlation;Analog/mixed-signal circuits;circuit optimization;hierarchical optimization;pareto-front extraction;yield-aware optimization},
doi={10.1109/TCAD.2014.2331563},
ISSN={0278-0070},
month={Oct},}


@ARTICLE{RobustAnalogRFCircuitDesign,
author={X. Li and P. Gopalakrishnan and Y. Xu and L. T. Pileggi},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={Robust Analog/RF Circuit Design With Projection-Based Performance Modeling},
year={2007},
volume={26},
number={1},
pages={2-15},
keywords={analogue integrated circuits;circuit optimisation;geometric programming;iterative methods;polynomials;radiofrequency integrated circuits;analog/RF circuit design;projection-performance modeling;robust analog design tool;posttuning;analog circuit optimization;transistor-level simulation;circuit performance;geometric programming;large-scale process;environmental variations;implicit power iteration algorithm;optimal projection space;Robustness;Radio frequency;Circuit synthesis;Solid modeling;Design optimization;Circuit analysis;Performance analysis;Analog circuits;Analytical models;Circuit simulation;Analog/RF circuit;circuit optimization;performance model;robust design},
doi={10.1109/TCAD.2006.882513},
ISSN={0278-0070},
month={Jan},}


	@ARTICLE{FEATS,
	author={M. Meissner and L. Hedrich},
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	title={{FEATS: Framework for Explorative Analog Topology Synthesis}},
	year={2015},
	volume={},
	number={},
	pages={},
	keywords={analogue circuits;network synthesis;framework for explorative analog topology synthesis;FEATS;automated analog circuit synthesis;analog synthesis approaches;stochastic-driven circuit generation methods;analog circuit design;circuit generation algorithm;design-space exploration;isomorphism algorithm;Topology;Abstracts;Libraries;Algorithm design and analysis;Ports (Computers);Analog circuits;Engines;Synthesis;design for space exploration;Symmetry detection;performance optimization;symbolic techniques;Design for space exploration;performance optimization;symbolic techniques;symmetry detection;synthesis},
	doi={},
	ISSN={},
	month={},}


@misc{SCTL19,
author = {Ch. Schulte and G. Tack and M. Z. Lagerkvist},
title = {{Modeling and Programming with Gecode}},
year = {2019},
howpublished = {https://www.gecode.org/doc-latest/MPG.pdf},
sourceofpub = {others},
PubId = {26635}
}

@inproceedings{TASS06,
author = {G. Tack and Ch. Schulte and G. Smolka},
title = {{Generating propagators for finite set constraints}},
year = {2006},
pages = {},
publisher = {Springer},
editor = {F. Benhamou},
booktitle = {Proceedings of the 12th International Conference on Principles and Practice of Constraint Programming},
sourceofpub = {others},
PubId = {26636}
}

@book{FRAB03,
author = {Thom Fruhwirth and Slim Abdennadher},
title = {{Essentials of Constraint Programming}},
year = {2003},
publisher = {Springer-Verlag},
address = {Berlin, Heidelberg},
sourceofpub = {others},
PubId = {26112}
}

@book{HOFS11,
author = {P. Hofstedt},
title = {{Multiparadigm Constraint Programming Languages}},
year = {2011},
publisher = {Springer},
sourceofpub = {others},
PubId = {26637}
}

@article{DEGR87,
author = {M. G. R. Degrauwe and O. Nys and E. Dijkstra and J. Rijmenants and S. Bitz and B. L. A. G. Goffart and E. A. Vittoz and S. Cserveny and C. Meixenberger and G. van der Stappen and H. J. Oguey},
title = {{{IDAC}: {A}n interactive design tool for analog {CMOS} circuits}},
year = {1987},
journal = {IEEE Journal of Solid-State Circuits},
volume = {},
pages = {},
sourceofpub = {others},
PubId = {19041}
}

@article{ELPE89,
author = {F. El-Turky and E. Perry},
title = {{{BLADES}: {A}n artificial intelligence approach to analog circuit design}},
year = {1989},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
pages = {},
sourceofpub = {others},
PubId = {19127}
}

@article{HARC89,
author = {R. Harjani and Rob A. Rutenbar and L. Carley},
title = {{{OASYS}: {A} Framework for Analog Circuit Synthesis}},
year = {1989},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
pages = {},
sourceofpub = {others},
PubId = {19468}
}

@article{KOSG90a,
author = {H. Y. Koh and C. H. Sequin and P. R. Gray},
title = {{OPASYN: a compiler for CMOS operational amplifiers}},
year = {1990},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
pages = {},
sourceofpub = {others},
}

@inproceedings{MACA91,
author = {Prabir C. Maulik and L. Richard Carley},
title = {{Automating analog circuit design using constrained optimization techniques}},
year = {1991},
pages = {},
booktitle = {IEEE/ACM International Conference on Computer-Aided Design},
sourceofpub = {others},
PubId = {24162}
}




@article{OCRC96,
author = {Emil S. Ochotta and Rob A. Rutenbar and L. Richard Carley},
title = {{Synthesis of High-Performance Analog Circuits in {ASTRX/OBLX}}},
year = {1996},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
number = {},
pages = {},
sourceofpub = {others},
PubId = {22779}
}

@article{PKRC00,
author = {Rodney Phelps and Michael Krasnicki and Rob A. Rutenbar and L. Richard Carley and James R. Hellums},
title = {{Anaconda: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search}},
year = {2000},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
number = {},
pages = {},
sourceofpub = {others},
PubId = {23516}
}
@article{PRSF19,
author = {Fabio Passos and Elisenda Roca and Javier Sieiro and Rafaella Fiorelli and Rafael Castro-Lopez and Jose Maria Lopez-Villegas and Francisco V. Fernandez},
title = {{A Multilevel Bottom-up Optimization Methodology for the Automated Synthesis of RF Systems}},
year = {2019},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
sourceofpub = {others},
PubId = {26641}
}
@article{LIFG11,
author = {Bo Liu and Francisco V. Fernandez and Georges Gielen},
title = {{Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques}},
year = {2011},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
sourceofpub = {others},
PubId = {26642}
}
@article{CPML19,
author = {Antonio Canelas and Ricardo Povoa and Ricardo Martins and Nuno Lourenco and Jorge Guilherme and Joao Paulo Carvalho and Nuno Horta},
title = {{FUZYE: A Fuzzy C-Means Analog IC Yield Optimization using Evolutionary-based Algorithms}},
year = {2019},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
sourceofpub = {others},
PubId = {26643}
}
@inproceedings{BADP15,
author = {Gonenc Berkol and Engin Afacan and Gunhan Dundar and Ali Emre Pusane and Faik Baskaya},
title = {{A novel yield aware multi-objective analog circuit optimization tool}},
year = {2015},
booktitle = {IEEE International Symposium on Circuits and Systems},
sourceofpub = {others},
PubId = {26644}
}



@article{ANGW94,
author = {Kurt Antreich and Helmut Graeb and C. Wieser},
title = {{Circuit analysis and optimization driven by worst-case distances}},
year = {1994},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
number = {},
pages = {},
sourceofpub = {EDA-Analog},
comment = {wll: yield-ordner mathematik beweis einzelausbeute},
PubId = {23497}
}

@inproceedings{ANGR91a,
author = {Kurt Antreich and Helmut Graeb},
title = {{Circuit optimization driven by worst-case distances}},
year = 1991,
pages = {},
booktitle = {IEEE/ACM International Conference on Computer-Aided Design},
sourceofpub = {EDA-Analog},
comment = {wll: yield-ordner guetefunktion},
PubId = {18344}
}



@article{PDLL01,
author = {Geert {Van der Plas} and Geert Debyser and Francky Leyn and Koen Lampaert and Jan Vandenbussche and Georges Gielen and Willy Sansen and Petar Veselinovic and Domine Leenaerts},
title = {{{AMGIE}--{A} Synthesis Environment for {CMOS} Analog Integrated Circuits}},
year = {2001},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
number = {},
pages = {},
sourceofpub = {others},
PubId = {24024}
}

@book{DesignOfAnalogCircuitsThroughSymbolicAnalysis,
	author = {Fakhfakh, Mourad and Tlelo-Cuautle, Esteban and Fernandez, Francisco},
	year = {2012},
	month = {01},
	pages = {},
	title = {Design of Analog Circuits through Symbolic Analysis},
	isbn = {978-1-60805-095-6}
}





@inproceedings{LDGS97a,
author = {F. Leyn and W. Daems and G. Gielen and W. Sansen},
title = {{Analog Circuit Sizing with Constraint Programming Modeling and Minimax Optimization}},
year = {1997},
booktitle = {IEEE International Symposium on Circuits and Systems},
sourceofpub = {others},
PubId = {26638}
}



@inproceedings{LPRT13,
author = {Xue-Xin Liu and Adolfo Adair Palma-Rodriguez and Santiago Rodriguez-Chavez and Sheldon X.-D. Tan and Esteban Tlelo-Cuautle and Yici Cai},
title = {{Performance bound and yield analysis for analog circuits under process variations}},
year = {2013},
booktitle = {Asia and South Pacific Design Automation Conference},
sourceofpub = {others},
PubId = {26639}
}
@inproceedings{VEGI01,
author = {Wim Verhaegen and Georges Gielen},
title = {{Efficient {DDD}-based Symbolic Analysis of Large Linear Analog Circuits}},
year = {2001},
booktitle = {ACM/IEEE Design Automation Conference},
sourceofpub = {others},
PubId = {23739}
}
@article{SHTA00,
author = {C.-J. Richard Shi and Xiang-Dong Tan},
title = {{Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams}},
year = {2000},
journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume = {},
number = {},
pages = {},
sourceofpub = {others},
PubId = {23329}
}


@article{GYSH14,
author = {Fang Gong and Hao Yu and Yiyu Shi and Lei He},
title = {{Variability-Aware Parametric Yield Estimation for Analog/Mixed-Signal Circuits: Concepts, Algorithms, and Challenges}},
year = {2014},
journal = {IEEE Design and Test},
sourceofpub = {others},
PubId = {26640}
}


