#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 22:54:29 2022
# Process ID: 4764
# Current directory: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8700 C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.xpr
# Log file: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/vivado.log
# Journal file: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment\vivado.jou
# Running On: DESKTOP-QO1RQK3, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 16974 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ultype/lab8_7segment' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/ultype/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/ultype/lab8_7segment/lab8_7segment.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/ultype/lab8_7segment/lab8_7segment.srcs/utils_1/imports/design_1_top_0_0_synth_1' of run 'design_1_top_0_0_synth_1' is not writable, setting it to default location 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/utils_1/imports/design_1_top_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/ultype/lab8_7segment/lab8_7segment.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/ultype/lab8_7segment/lab8_7segment.srcs/utils_1/imports/design_1_top_0_0_impl_1' of run 'design_1_top_0_0_impl_1' is not writable, setting it to default location 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/utils_1/imports/design_1_top_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
INFO: [Project 1-230] Project 'lab8_7segment.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 20 22:55:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Apr 20 22:56:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 20 22:58:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1600.418 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2772.309 ; gain = 1171.891
set_property PROGRAM.FILE {C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new
close [ open C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new/seg7.v w ]
add_files C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new/seg7.v
update_compile_order -fileset sources_1
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:top:1.0 - top_0
Successfully read diagram <design_1> from block design file <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.398 ; gain = 117.715
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.398 ; gain = 117.715
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:03:00 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:03:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.422 ; gain = 187.266
launch_runs impl_1 -jobs 4
[Wed Apr 20 23:03:09 2022] Launched design_1_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_0_0_synth_1: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
synth_1: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
[Wed Apr 20 23:03:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
reset_run design_1_top_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:04:15 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:04:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Apr 20 23:06:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 20 23:07:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:10:32 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:10:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
reset_run design_1_top_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:11:25 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:11:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.ip_user_files/bd/design_1/ip/design_1_top_0_0_2/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <debounce> not found while processing module instance <debounce_1> [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run design_1_top_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:15:55 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:15:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Apr 20 23:17:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 20 23:20:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 20 23:23:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
open_bd_design {C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 156 216} [get_bd_cells processing_system7_0]
set_property location {1 119 277} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells processing_system7_0]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
save_bd_design
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:37:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
reset_run synth_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1

CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
update_module_reference design_1_top_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'top'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_top_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'top'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/imports/new/top.v:83]
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_top_0_0 to use current project options
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\KevinWu\Desktop\pynq_project\pynq_base2\lab8_7segment\lab8_7segment.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 20 23:46:37 2022] Launched design_1_top_0_0_synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/design_1_top_0_0_synth_1/runme.log
[Wed Apr 20 23:46:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/KevinWu/Desktop/pynq_project/pynq_base2/lab8_7segment/lab8_7segment.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 23:48:47 2022...
