Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date             : Mon Jan 12 15:16:15 2026
| Host             : DESKTOP-D5AIFNJ running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.151        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.557        |
| Device Static (W)        | 0.595        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |        3 |       --- |             --- |
| CLB Logic               |     0.083 |    12868 |       --- |             --- |
|   LUT as Logic          |     0.074 |     7476 |    230400 |            3.24 |
|   CARRY8                |     0.006 |      740 |     28800 |            2.57 |
|   Register              |     0.003 |     2691 |    460800 |            0.58 |
|   LUT as Shift Register |    <0.001 |        3 |    101760 |           <0.01 |
|   Others                |     0.000 |      479 |       --- |             --- |
| Signals                 |     0.132 |    25277 |       --- |             --- |
| DSPs                    |     0.266 |      380 |      1728 |           21.99 |
| I/O                     |     0.060 |      101 |       360 |           28.06 |
| Static Power            |     0.595 |          |           |                 |
| Total                   |     1.151 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint           |       0.850 |     0.722 |       0.584 |      0.138 |       NA    | Unspecified | NA         |
| Vccint_io        |       0.850 |     0.073 |       0.003 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram          |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux           |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io        |       1.800 |     0.066 |       0.011 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33           |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18           |       1.800 |     0.021 |       0.021 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc           |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP      |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP      |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR  |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL        |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX        |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500   |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501   |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502   |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503   |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC        |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU       |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| VMGTAVCC (GTH)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVTT (GTH)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTVCCAUX (GTH) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| sys_clk | clk    |            10.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_level                   |     0.557 |
|   CSR_choice                |     0.002 |
|   DISCRIMINATOR             |     0.189 |
|     NEURON_L3               |     0.029 |
|       activate_func         |     0.013 |
|       genblk1[2].reg_mult   |     0.001 |
|       mult_0                |     0.003 |
|       mult_1                |     0.003 |
|       mult_2                |     0.003 |
|       reg_pre_activation    |     0.002 |
|     genblk1[0].NEURON_L2    |     0.054 |
|       activate_func         |     0.010 |
|       genblk1[1].multiplier |     0.003 |
|       genblk1[2].multiplier |     0.004 |
|       genblk1[2].reg_mult   |     0.001 |
|       genblk1[3].multiplier |     0.004 |
|       genblk1[4].multiplier |     0.004 |
|       genblk1[5].multiplier |     0.003 |
|       genblk1[6].multiplier |     0.003 |
|       genblk1[7].multiplier |     0.004 |
|       genblk1[8].multiplier |     0.004 |
|       genblk1[9].multiplier |     0.003 |
|       reg_total_sum         |     0.002 |
|     genblk1[1].NEURON_L2    |     0.054 |
|       activate_func         |     0.009 |
|       genblk1[1].multiplier |     0.004 |
|       genblk1[2].multiplier |     0.004 |
|       genblk1[2].reg_mult   |     0.001 |
|       genblk1[3].multiplier |     0.004 |
|       genblk1[4].multiplier |     0.004 |
|       genblk1[5].multiplier |     0.003 |
|       genblk1[6].multiplier |     0.003 |
|       genblk1[7].multiplier |     0.004 |
|       genblk1[8].multiplier |     0.004 |
|       genblk1[9].multiplier |     0.004 |
|       reg_total_sum         |     0.001 |
|     genblk1[2].NEURON_L2    |     0.053 |
|       activate_func         |     0.009 |
|       genblk1[1].multiplier |     0.004 |
|       genblk1[2].multiplier |     0.004 |
|       genblk1[2].reg_mult   |     0.001 |
|       genblk1[3].multiplier |     0.004 |
|       genblk1[4].multiplier |     0.004 |
|       genblk1[5].multiplier |     0.004 |
|       genblk1[6].multiplier |     0.003 |
|       genblk1[7].multiplier |     0.004 |
|       genblk1[8].multiplier |     0.004 |
|       genblk1[9].multiplier |     0.004 |
|       reg_total_sum         |     0.001 |
|   GENERATOR                 |     0.303 |
|     genblk1[0].NEURON_L2    |     0.022 |
|       activate_func         |     0.015 |
|       mult_0                |     0.002 |
|       mult_1                |     0.002 |
|       reg_3                 |     0.001 |
|     genblk1[1].NEURON_L2    |     0.022 |
|       activate_func         |     0.015 |
|       mult_0                |     0.002 |
|       mult_1                |     0.002 |
|       reg_3                 |     0.001 |
|     genblk1[2].NEURON_L2    |     0.021 |
|       activate_func         |     0.015 |
|       mult_0                |     0.002 |
|       mult_1                |     0.002 |
|       reg_3                 |     0.001 |
|     genblk2[0].NEURON_L3    |     0.027 |
|       activate_func         |     0.011 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_4                 |     0.001 |
|     genblk2[1].NEURON_L3    |     0.027 |
|       activate_func         |     0.011 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_2                 |     0.001 |
|       reg_4                 |     0.001 |
|     genblk2[2].NEURON_L3    |     0.026 |
|       activate_func         |     0.010 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_2                 |     0.002 |
|       reg_4                 |     0.001 |
|     genblk2[3].NEURON_L3    |     0.026 |
|       activate_func         |     0.011 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_2                 |     0.001 |
|       reg_4                 |     0.001 |
|     genblk2[4].NEURON_L3    |     0.027 |
|       activate_func         |     0.010 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.003 |
|       reg_2                 |     0.001 |
|       reg_4                 |     0.001 |
|     genblk2[5].NEURON_L3    |     0.026 |
|       activate_func         |     0.010 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_4                 |     0.001 |
|     genblk2[6].NEURON_L3    |     0.026 |
|       activate_func         |     0.010 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_4                 |     0.001 |
|     genblk2[7].NEURON_L3    |     0.026 |
|       activate_func         |     0.011 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.003 |
|       reg_4                 |     0.001 |
|     genblk2[8].NEURON_L3    |     0.027 |
|       activate_func         |     0.012 |
|       mult_0                |     0.004 |
|       mult_1                |     0.004 |
|       mult_2                |     0.004 |
|       reg_4                 |     0.001 |
+-----------------------------+-----------+


