<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: AHB1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AHB1<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___b_u_s___l_l.html">BUS</a> &raquo; <a class="el" href="group___b_u_s___l_l___exported___functions.html">BUS Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaadc7ef59e841476a39fb254f389da4cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaadc7ef59e841476a39fb254f389da4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gaadc7ef59e841476a39fb254f389da4cc">More...</a><br /></td></tr>
<tr class="separator:gaadc7ef59e841476a39fb254f389da4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadf4289e09ed3649859b83536a67283"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gabadf4289e09ed3649859b83536a67283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB1 peripheral clock is enabled or not @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gabadf4289e09ed3649859b83536a67283">More...</a><br /></td></tr>
<tr class="separator:gabadf4289e09ed3649859b83536a67283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga07db30626fe04d7cb541dc2a221c95cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga07db30626fe04d7cb541dc2a221c95cf">More...</a><br /></td></tr>
<tr class="separator:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">LL_AHB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab3508b69484a00beeb3aa33ad1ab2075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab3508b69484a00beeb3aa33ad1ab2075">More...</a><br /></td></tr>
<tr class="separator:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704fd2020d55701ddfcc7913434f4282"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">LL_AHB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga704fd2020d55701ddfcc7913434f4282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#ga704fd2020d55701ddfcc7913434f4282">More...</a><br /></td></tr>
<tr class="separator:ga704fd2020d55701ddfcc7913434f4282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44b8c0492f3a182cd22ee4db87be171"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">LL_AHB1_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad44b8c0492f3a182cd22ee4db87be171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gad44b8c0492f3a182cd22ee4db87be171">More...</a><br /></td></tr>
<tr class="separator:gad44b8c0492f3a182cd22ee4db87be171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">LL_AHB1_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_h_b1.html#gab97b1b5574c7e98b55e3d3f2e29fc7fd">More...</a><br /></td></tr>
<tr class="separator:gab97b1b5574c7e98b55e3d3f2e29fc7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga07db30626fe04d7cb541dc2a221c95cf" name="ga07db30626fe04d7cb541dc2a221c95cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07db30626fe04d7cb541dc2a221c95cf">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_BKPSRAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CCMDATARAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACTX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACRX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACPTP (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab97b1b5574c7e98b55e3d3f2e29fc7fd" name="gab97b1b5574c7e98b55e3d3f2e29fc7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97b1b5574c7e98b55e3d3f2e29fc7fd">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_DisableClockLowPower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_DisableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_DisableClockLowPower. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_BKPSRAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_FLITF </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM1 </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM2 (*) </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM3 (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACTX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACRX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACPTP (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadc7ef59e841476a39fb254f389da4cc" name="gaadc7ef59e841476a39fb254f389da4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc7ef59e841476a39fb254f389da4cc">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable AHB1 peripherals clock. @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_BKPSRAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CCMDATARAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACTX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACRX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACPTP (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad44b8c0492f3a182cd22ee4db87be171" name="gad44b8c0492f3a182cd22ee4db87be171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad44b8c0492f3a182cd22ee4db87be171">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_EnableClockLowPower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable AHB1 peripheral clocks in low-power mode @rmtoll AHB1LPENR GPIOALPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOBLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIODLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOELPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOHLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOILPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOJLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR GPIOKLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR CRCLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR FLITFLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR SRAM3LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR BKPSRAMLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA1LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2LPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR DMA2DLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR RNGLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACTXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACRXLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR ETHMACPTPLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSLPEN LL_AHB1_GRP1_EnableClockLowPower<br  />
 AHB1LPENR OTGHSULPILPEN LL_AHB1_GRP1_EnableClockLowPower. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_BKPSRAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_FLITF </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM1 </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM2 (*) </li>
<li>LL_AHB1_GRP1_PERIPH_SRAM3 (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACTX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACRX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACPTP (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab3508b69484a00beeb3aa33ad1ab2075" name="gab3508b69484a00beeb3aa33ad1ab2075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3508b69484a00beeb3aa33ad1ab2075">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_ALL </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabadf4289e09ed3649859b83536a67283" name="gabadf4289e09ed3649859b83536a67283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadf4289e09ed3649859b83536a67283">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if AHB1 peripheral clock is enabled or not @rmtoll AHB1ENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIODEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOHEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOIEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOJEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GPIOKEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR BKPSRAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CCMDATARAMEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR RNGEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACTXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACRXEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR ETHMACPTPEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR OTGHSULPIEN LL_AHB1_GRP1_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_BKPSRAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CCMDATARAM (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACTX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACRX (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMACPTP (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga704fd2020d55701ddfcc7913434f4282" name="ga704fd2020d55701ddfcc7913434f4282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704fd2020d55701ddfcc7913434f4282">&#9670;&nbsp;</a></span>LL_AHB1_GRP1_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release AHB1 peripherals reset. @rmtoll AHB1RSTR GPIOARST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIODRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOERST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOHRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOIRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOJRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GPIOKRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR RNGRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR ETHMACRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR OTGHSRST LL_AHB1_GRP1_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_AHB1_GRP1_PERIPH_ALL </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOA </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOB </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOC </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOD (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOE (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOF (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOH (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOI (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOJ (*) </li>
<li>LL_AHB1_GRP1_PERIPH_GPIOK (*) </li>
<li>LL_AHB1_GRP1_PERIPH_CRC </li>
<li>LL_AHB1_GRP1_PERIPH_DMA1 </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2 </li>
<li>LL_AHB1_GRP1_PERIPH_RNG (*) </li>
<li>LL_AHB1_GRP1_PERIPH_DMA2D (*) </li>
<li>LL_AHB1_GRP1_PERIPH_ETHMAC (*) </li>
<li>LL_AHB1_GRP1_PERIPH_OTGHS (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
