; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_softplus_tanh_35(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 7, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 127, !dbg !12
  %13 = or disjoint i32 %10, %12, !dbg !13
  %14 = srem i32 %13, 512, !dbg !14
  %15 = sext i32 %13 to i64, !dbg !15
  %16 = getelementptr float, ptr addrspace(1) %1, i64 %15, !dbg !15
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %16, i1 true) #3, !dbg !16
  %18 = bitcast i32 %17 to float, !dbg !16
  %19 = sext i32 %14 to i64, !dbg !17
  %20 = getelementptr float, ptr addrspace(1) %2, i64 %19, !dbg !17
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %20, i1 true) #3, !dbg !18
  %22 = bitcast i32 %21 to float, !dbg !18
  %23 = getelementptr float, ptr addrspace(1) %3, i64 %19, !dbg !19
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 true) #3, !dbg !20
  %25 = bitcast i32 %24 to float, !dbg !20
  %26 = getelementptr float, ptr addrspace(1) %4, i64 %19, !dbg !21
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !22
  %28 = bitcast i32 %27 to float, !dbg !22
  %29 = getelementptr float, ptr addrspace(1) %5, i64 %19, !dbg !23
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !24
  %31 = bitcast i32 %30 to float, !dbg !24
  %32 = getelementptr float, ptr addrspace(1) %6, i64 %15, !dbg !25
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #3, !dbg !26
  %34 = fsub float %18, %22, !dbg !27
  %35 = fadd float %25, 0x3EE4F8B580000000, !dbg !28
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i = icmp eq i32 %36, 0, !dbg !29
  %37 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !29
  %.not1.i = icmp eq i32 %37, 0, !dbg !29
  br i1 %.not.i, label %43, label %38, !dbg !29

38:                                               ; preds = %8
  br i1 %.not1.i, label %41, label %39, !dbg !29

39:                                               ; preds = %38
  %40 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %35) #3, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

41:                                               ; preds = %38
  %42 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %35) #3, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

43:                                               ; preds = %8
  br i1 %.not1.i, label %46, label %44, !dbg !29

44:                                               ; preds = %43
  %45 = tail call float @llvm.nvvm.sqrt.rn.f(float %35) #3, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

46:                                               ; preds = %43
  %47 = tail call float @llvm.nvvm.sqrt.approx.f(float %35) #3, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

__nv_sqrtf.exit:                                  ; preds = %39, %41, %44, %46
  %.0.i = phi float [ %40, %39 ], [ %42, %41 ], [ %45, %44 ], [ %47, %46 ], !dbg !29
  %48 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !30
  %49 = fmul float %34, %48, !dbg !31
  %50 = fmul float %49, %28, !dbg !32
  %51 = fadd float %50, %31, !dbg !33
  %52 = fcmp ogt float %51, 2.000000e+01, !dbg !34
  %53 = fmul float %51, 0x3FF7154760000000, !dbg !35
  %54 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %53) #3, !dbg !35
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i5 = icmp eq i32 %55, 0, !dbg !36
  %56 = tail call float @llvm.nvvm.add.rz.ftz.f(float %54, float 1.000000e+00) #3, !dbg !36
  %57 = tail call float @llvm.nvvm.add.rz.f(float %54, float 1.000000e+00) #3, !dbg !36
  %.01.i6 = select i1 %.not.i5, float %57, float %56, !dbg !36
  %58 = bitcast float %.01.i6 to i32, !dbg !36
  %59 = add i32 %58, -1061158912, !dbg !36
  %60 = and i32 %59, -8388608, !dbg !36
  %61 = bitcast float %54 to i32, !dbg !36
  %62 = sub i32 %61, %60, !dbg !36
  %63 = bitcast i32 %62 to float, !dbg !36
  %64 = sub i32 1082130432, %60, !dbg !36
  %65 = bitcast i32 %64 to float, !dbg !36
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not14.i = icmp eq i32 %66, 0, !dbg !36
  %67 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 2.500000e-01, float %65, float -1.000000e+00) #3, !dbg !36
  %68 = tail call float @llvm.nvvm.fma.rn.f(float 2.500000e-01, float %65, float -1.000000e+00) #3, !dbg !36
  %.09.i = select i1 %.not14.i, float %68, float %67, !dbg !36
  %69 = fadd float %.09.i, %63, !dbg !36
  %70 = sitofp i32 %60 to float, !dbg !36
  %71 = fmul float %70, 0x3E80000000000000, !dbg !36
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not15.i = icmp eq i32 %72, 0, !dbg !36
  %73 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFA737EF00000000, float %69, float 0x3FBB000240000000) #3, !dbg !36
  %74 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFA737EF00000000, float %69, float 0x3FBB000240000000) #3, !dbg !36
  %.012.i = select i1 %.not15.i, float %74, float %73, !dbg !36
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not16.i = icmp eq i32 %75, 0, !dbg !36
  %76 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %69, float 0xBFC0EF1C00000000) #3, !dbg !36
  %77 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %69, float 0xBFC0EF1C00000000) #3, !dbg !36
  %.010.i = select i1 %.not16.i, float %77, float %76, !dbg !36
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not17.i = icmp eq i32 %78, 0, !dbg !36
  %79 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %69, float 0x3FC28C8EA0000000) #3, !dbg !36
  %80 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %69, float 0x3FC28C8EA0000000) #3, !dbg !36
  %.06.i7 = select i1 %.not17.i, float %80, float %79, !dbg !36
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not18.i = icmp eq i32 %81, 0, !dbg !36
  %82 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i7, float %69, float 0xBFC54D1BA0000000) #3, !dbg !36
  %83 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i7, float %69, float 0xBFC54D1BA0000000) #3, !dbg !36
  %.02.i8 = select i1 %.not18.i, float %83, float %82, !dbg !36
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not19.i = icmp eq i32 %84, 0, !dbg !36
  %85 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i8, float %69, float 0x3FC995F3C0000000) #3, !dbg !36
  %86 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i8, float %69, float 0x3FC995F3C0000000) #3, !dbg !36
  %.0.i9 = select i1 %.not19.i, float %86, float %85, !dbg !36
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not20.i = icmp eq i32 %87, 0, !dbg !36
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i9, float %69, float 0xBFD0000840000000) #3, !dbg !36
  %89 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i9, float %69, float 0xBFD0000840000000) #3, !dbg !36
  %.011.i = select i1 %.not20.i, float %89, float %88, !dbg !36
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not21.i = icmp eq i32 %90, 0, !dbg !36
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %69, float 0x3FD5555CC0000000) #3, !dbg !36
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %69, float 0x3FD5555CC0000000) #3, !dbg !36
  %.08.i = select i1 %.not21.i, float %92, float %91, !dbg !36
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not22.i = icmp eq i32 %93, 0, !dbg !36
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %69, float -5.000000e-01) #3, !dbg !36
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %69, float -5.000000e-01) #3, !dbg !36
  %.07.i = select i1 %.not22.i, float %95, float %94, !dbg !36
  %96 = fmul float %69, %.07.i, !dbg !36
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not23.i = icmp eq i32 %97, 0, !dbg !36
  %98 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %96, float %69, float %69) #3, !dbg !36
  %99 = tail call float @llvm.nvvm.fma.rn.f(float %96, float %69, float %69) #3, !dbg !36
  %.05.i10 = select i1 %.not23.i, float %99, float %98, !dbg !36
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not24.i = icmp eq i32 %100, 0, !dbg !36
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %71, float 0x3FE62E4300000000, float %.05.i10) #3, !dbg !36
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %71, float 0x3FE62E4300000000, float %.05.i10) #3, !dbg !36
  %.04.i11 = select i1 %.not24.i, float %102, float %101, !dbg !36
  %103 = icmp ugt i32 %61, 2139095039, !dbg !36
  br i1 %103, label %104, label %__nv_log1pf.exit, !dbg !36

104:                                              ; preds = %__nv_sqrtf.exit
  %105 = icmp sgt i32 %61, -1082130432, !dbg !36
  br i1 %105, label %__nv_fmaf_rn.exit.i, label %109, !dbg !36

__nv_fmaf_rn.exit.i:                              ; preds = %104
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not25.i = icmp eq i32 %106, 0, !dbg !36
  %107 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %54, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !36
  %108 = tail call float @llvm.nvvm.fma.rn.f(float %54, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !36
  %.03.i12 = select i1 %.not25.i, float %108, float %107, !dbg !36
  br label %109, !dbg !36

109:                                              ; preds = %__nv_fmaf_rn.exit.i, %104
  %r.0.i = phi float [ %.03.i12, %__nv_fmaf_rn.exit.i ], [ %.04.i11, %104 ], !dbg !36
  %110 = fcmp oeq float %54, 0.000000e+00, !dbg !36
  %r.1.i = select i1 %110, float -0.000000e+00, float %r.0.i, !dbg !36
  br label %__nv_log1pf.exit, !dbg !36

__nv_log1pf.exit:                                 ; preds = %__nv_sqrtf.exit, %109
  %r.2.i = phi float [ %r.1.i, %109 ], [ %.04.i11, %__nv_sqrtf.exit ], !dbg !36
  %111 = select i1 %52, float %51, float %r.2.i, !dbg !37
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not.i1 = icmp eq i32 %112, 0, !dbg !38
  %113 = tail call float @llvm.nvvm.fabs.ftz.f(float %111) #3, !dbg !38
  %114 = tail call float @llvm.nvvm.fabs.f(float %111) #3, !dbg !38
  %.01.i = select i1 %.not.i1, float %114, float %113, !dbg !38
  %115 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !38
  br i1 %115, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !38

__internal_fmad.exit1.i:                          ; preds = %__nv_log1pf.exit
  %116 = fmul float %.01.i, 0x4007154760000000, !dbg !38
  %117 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %116) #3, !dbg !38
  %118 = fadd float %117, 1.000000e+00, !dbg !38
  %119 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %118) #4, !dbg !38, !srcloc !39
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not6.i = icmp eq i32 %120, 0, !dbg !38
  %121 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %119, float -2.000000e+00, float 1.000000e+00) #3, !dbg !38
  %122 = tail call float @llvm.nvvm.fma.rn.f(float %119, float -2.000000e+00, float 1.000000e+00) #3, !dbg !38
  %.03.i = select i1 %.not6.i, float %122, float %121, !dbg !38
  %123 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !38
  %s.0.i = select i1 %123, float 1.000000e+00, float %.03.i, !dbg !38
  %124 = bitcast float %s.0.i to i32, !dbg !38
  %125 = bitcast float %111 to i32, !dbg !38
  %126 = and i32 %125, -2147483648, !dbg !38
  %127 = or i32 %126, %124, !dbg !38
  %128 = bitcast i32 %127 to float, !dbg !38
  br label %__nv_tanhf.exit, !dbg !38

__internal_fmad.exit3.i:                          ; preds = %__nv_log1pf.exit
  %129 = fmul float %111, %111, !dbg !38
  %130 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not1.i2 = icmp eq i32 %130, 0, !dbg !38
  %131 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %129, float 0xBFAAC795C0000000) #3, !dbg !38
  %132 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %129, float 0xBFAAC795C0000000) #3, !dbg !38
  %.06.i = select i1 %.not1.i2, float %132, float %131, !dbg !38
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not2.i3 = icmp eq i32 %133, 0, !dbg !38
  %134 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %129, float 0x3FC10B2820000000) #3, !dbg !38
  %135 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %129, float 0x3FC10B2820000000) #3, !dbg !38
  %.05.i = select i1 %.not2.i3, float %135, float %134, !dbg !38
  %136 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not3.i = icmp eq i32 %136, 0, !dbg !38
  %137 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %129, float 0xBFD5553DA0000000) #3, !dbg !38
  %138 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %129, float 0xBFD5553DA0000000) #3, !dbg !38
  %.0.i4 = select i1 %.not3.i, float %138, float %137, !dbg !38
  %139 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not4.i = icmp eq i32 %139, 0, !dbg !38
  %140 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i4, float %129, float 0.000000e+00) #3, !dbg !38
  %141 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i4, float %129, float 0.000000e+00) #3, !dbg !38
  %.04.i = select i1 %.not4.i, float %141, float %140, !dbg !38
  %142 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !38
  %.not5.i = icmp eq i32 %142, 0, !dbg !38
  %143 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %111, float %111) #3, !dbg !38
  %144 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %111, float %111) #3, !dbg !38
  %.02.i = select i1 %.not5.i, float %144, float %143, !dbg !38
  br label %__nv_tanhf.exit, !dbg !38

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %128, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !38
  %145 = bitcast i32 %33 to float, !dbg !26
  %146 = fmul float %51, %s.1.i, !dbg !40
  %147 = fadd float %146, %145, !dbg !41
  %148 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !42
  %149 = bitcast float %147 to i32, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %149, ptr addrspace(1) %148, i1 true) #3, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.f(float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "culiw6qhjtkqzsnbgelikgzztm2ur5x3243pzkczceyov3emd5td.py", directory: "inductor_cache/ul")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_softplus_tanh_35, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_softplus_tanh_35, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_mul_softplus_tanh_35", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_mul_softplus_tanh_35", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 30, scope: !7)
!16 = !DILocation(line: 26, column: 35, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 31, scope: !7)
!22 = !DILocation(line: 29, column: 36, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 32, column: 18, scope: !7)
!28 = !DILocation(line: 34, column: 18, scope: !7)
!29 = !DILocation(line: 35, column: 26, scope: !7)
!30 = !DILocation(line: 37, column: 18, scope: !7)
!31 = !DILocation(line: 40, column: 19, scope: !7)
!32 = !DILocation(line: 41, column: 20, scope: !7)
!33 = !DILocation(line: 42, column: 20, scope: !7)
!34 = !DILocation(line: 44, column: 20, scope: !7)
!35 = !DILocation(line: 45, column: 24, scope: !7)
!36 = !DILocation(line: 46, column: 28, scope: !7)
!37 = !DILocation(line: 47, column: 35, scope: !7)
!38 = !DILocation(line: 48, column: 27, scope: !7)
!39 = !{i32 21046}
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 50, column: 20, scope: !7)
!42 = !DILocation(line: 51, column: 28, scope: !7)
!43 = !DILocation(line: 51, column: 40, scope: !7)
!44 = !DILocation(line: 51, column: 4, scope: !7)
