
---------- Begin Simulation Statistics ----------
final_tick                               173040141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685992                       # Number of bytes of host memory used
host_op_rate                                   255602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   391.25                       # Real time elapsed on the host
host_tick_rate                              442278455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173040                       # Number of seconds simulated
sim_ticks                                173040141000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.483533                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600038                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               869                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             445                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              278                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602370                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     624                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.730401                       # CPI: cycles per instruction
system.cpu.discardedOps                          2802                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901234                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        59038744                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.577901                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173040141                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       114001397                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       370062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        46537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       552578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1105431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       369936                       # Transaction distribution
system.membus.trans_dist::CleanEvict              126                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1114578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1114578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372258                       # Request fanout histogram
system.membus.respLayer1.occupancy         6473026000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6661296000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             93693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       875605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           459161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          459161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        93333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1657354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1658285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       146176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270889728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271035904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          370210                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94703616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           923064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 876378     94.94%     94.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46686      5.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             923064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5152471000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4972447998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3240999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               180463                       # number of demand (read+write) hits
system.l2.demand_hits::total                   180593                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 130                       # number of overall hits
system.l2.overall_hits::.cpu.data              180463                       # number of overall hits
system.l2.overall_hits::total                  180593                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372031                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data            372031                       # number of overall misses
system.l2.overall_misses::total                372261                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44237839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44264370000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26531000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44237839000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44264370000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552854                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552854                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.638889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.673367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.638889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.673367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115352.173913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118909.012959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118906.815380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115352.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118909.012959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118906.815380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              369936                       # number of writebacks
system.l2.writebacks::total                    369936                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  36796891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36818743000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  36796891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36818743000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.636111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.673363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.636111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.673363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95423.580786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98908.663034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98906.519135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95423.580786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98908.663034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98906.519135                       # average overall mshr miss latency
system.l2.replacements                         370210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       505669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           505669                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       505669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       505669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              192                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          192                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             87189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44230697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44230697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        459161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            459161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.810112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118908.673233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118908.673233                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  36791257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36791257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.810112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98908.673233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98908.673233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26531000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26531000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.638889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115352.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115352.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21852000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21852000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.636111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.636111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95423.580786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95423.580786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        93333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         93333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 121050.847458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121050.847458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5634000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5634000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98842.105263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98842.105263                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2042.811453                       # Cycle average of tags in use
system.l2.tags.total_refs                     1058891                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.844508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.927704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2040.883749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2490046                       # Number of tag accesses
system.l2.tags.data_accesses                  2490046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95239424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95298048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94703616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94703616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       369936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            338788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         550389196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             550727984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       338788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           338788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      547292758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            547292758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      547292758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           338788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        550389196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1098020742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1479744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000927866250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        74420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        74420                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2269621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1409211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     369936                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479744                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31567492500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             59486842500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21200.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39950.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1339753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1330035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489032                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479744                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  72218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  74421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  74421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       298964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.526953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   512.402283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.756709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3997      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6357      2.13%      3.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118333     39.58%     43.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2580      0.86%     43.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19435      6.50%     50.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2479      0.83%     51.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15588      5.21%     56.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4107      1.37%     57.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126088     42.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       298964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        74420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.008385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.875002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.482053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         74418    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74420                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.883378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.876005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.518058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              420      0.56%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      0.13%      0.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3302      4.44%      5.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      0.18%      5.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            70433     94.64%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74420                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95298048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94702144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95298048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94703616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       550.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    550.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    547.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  173039875000                       # Total gap between requests
system.mem_ctrls.avgGap                     233146.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95239424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94702144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 338788.443312699324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 550389195.533538103104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 547284251.230470299721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1479744                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32599750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  59454242750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4109504852250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35589.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39952.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2777172.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1065780660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            566472060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315472960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3861072180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13659144720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38214145770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34267080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96949169310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.269824                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87689715500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5777980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  79572445500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1068829440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            568096320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316215520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3863071440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13659144720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38174413350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34300539840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96950310630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.276420                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87770825000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5777980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79491336000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2983169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2983169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2983169                       # number of overall hits
system.cpu.icache.overall_hits::total         2983169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          360                       # number of overall misses
system.cpu.icache.overall_misses::total           360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31473000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31473000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31473000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31473000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2983529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2983529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2983529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2983529                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        87425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        87425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        87425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        87425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30753000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30753000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        85425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        85425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        85425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        85425                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2983169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2983169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31473000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31473000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2983529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2983529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        87425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        87425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30753000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30753000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        85425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        85425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           148.982138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8287.580556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   148.982138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.581961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.581961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2983889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2983889                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47797849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47797849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47797889                       # number of overall hits
system.cpu.dcache.overall_hits::total        47797889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1008741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1008741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1008753                       # number of overall misses
system.cpu.dcache.overall_misses::total       1008753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104329587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104329587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104329587000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104329587000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020668                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 103425.544317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103425.544317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 103424.313980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103424.313980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       505669                       # number of writebacks
system.cpu.dcache.writebacks::total            505669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       456252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       456252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       456252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       456252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       552489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       552489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552494                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  54377798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54377798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  54378285000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54378285000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98423.313405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98423.313405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98423.304144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98423.304144                       # average overall mshr miss latency
system.cpu.dcache.replacements                 552366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35617671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35617671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        93341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         93341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4249208000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4249208000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45523.489142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45523.489142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        93328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        93328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4061709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4061709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43520.797617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43520.797617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12180178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12180178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       915400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       915400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 100080379000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 100080379000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109329.668997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109329.668997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       456239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       456239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       459161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       459161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  50316089000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50316089000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109582.671438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109582.671438                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       487000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       487000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        97400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        97400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.956739                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48350411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.513006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.956739                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49359164                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49359164                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173040141000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
