verilog xil_defaultlib -i "E:/xilinx_2025_1/2025.1/Vivado/data/rsb/busdef" --include "E:/xilinx_2025_1/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/6cfa/hdl" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/sim/ZYNQ_CORE_processing_system7_0_0.v" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/sim/bd_6a5f.v" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_0/sim/bd_6a5f_one_0.v" \

sv xil_defaultlib -i "E:/xilinx_2025_1/2025.1/Vivado/data/rsb/busdef" --include "E:/xilinx_2025_1/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/6cfa/hdl" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_2/sim/bd_6a5f_s00mmu_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_3/sim/bd_6a5f_s00tr_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_4/sim/bd_6a5f_s00sic_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_5/sim/bd_6a5f_s00a2s_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_6/sim/bd_6a5f_sarn_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_7/sim/bd_6a5f_srn_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_8/sim/bd_6a5f_sawn_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_9/sim/bd_6a5f_swn_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_10/sim/bd_6a5f_sbn_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_11/sim/bd_6a5f_m00s2a_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/bd_0/ip/ip_12/sim/bd_6a5f_m00e_0.sv" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_smc_0/sim/ZYNQ_CORE_axi_smc_0.sv" \

verilog xil_defaultlib -i "E:/xilinx_2025_1/2025.1/Vivado/data/rsb/busdef" --include "E:/xilinx_2025_1/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/6cfa/hdl" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.srcs/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/f0b6/hdl/verilog" --include "../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ipshared/a8e4/hdl/verilog" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_util_vector_logic_0_0/sim/ZYNQ_CORE_util_vector_logic_0_0.v" \
"../../../../../zync7020_mini/zync7020_mini.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
