Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 16 18:48:13 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.353        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.353        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.809ns (68.625%)  route 0.827ns (31.375%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  ssd/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    ssd/clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.947 r  ssd/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.947    ssd/clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.591    15.014    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    ssd/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.806ns (68.589%)  route 0.827ns (31.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.944 r  ssd/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.944    ssd/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.013    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[17]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    ssd/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 1.785ns (68.336%)  route 0.827ns (31.664%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.923 r  ssd/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.923    ssd/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.013    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    ssd/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.711ns (67.413%)  route 0.827ns (32.587%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.849 r  ssd/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.849    ssd/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.013    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[18]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    ssd/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.695ns (67.206%)  route 0.827ns (32.794%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ssd/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ssd/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.833 r  ssd/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.833    ssd/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.013    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    ssd/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.692ns (67.167%)  route 0.827ns (32.833%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  ssd/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.830    ssd/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.588    15.011    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[13]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 1.671ns (66.891%)  route 0.827ns (33.109%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.809 r  ssd/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.809    ssd/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.588    15.011    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[15]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.597ns (65.881%)  route 0.827ns (34.119%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.735 r  ssd/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.735    ssd/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.588    15.011    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[14]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.581ns (65.654%)  route 0.827ns (34.346%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  ssd/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.496    ssd/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.719 r  ssd/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.719    ssd/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.588    15.011    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    ssd/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.578    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 ssd/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.578ns (65.858%)  route 0.818ns (34.142%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.818     6.585    ssd/clkdiv_reg_n_0_[1]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.259 r  ssd/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    ssd/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  ssd/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    ssd/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.707 r  ssd/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.707    ssd/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.588    15.011    ssd/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    ssd/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ssd/clkdiv_reg_n_0_[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ssd/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ssd/clkdiv[0]_i_2_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  ssd/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    ssd/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[12]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  ssd/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    ssd/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    ssd/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[8]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  ssd/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    ssd/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    ssd/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.511    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.829    ssd/clkdiv_reg_n_0_[16]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  ssd/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    ssd/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.027    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    ssd/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.189     1.843    ssd/p_0_in[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  ssd/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    ssd/clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ssd/clkdiv_reg_n_0_[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ssd/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ssd/clkdiv[0]_i_2_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  ssd/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    ssd/clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[12]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  ssd/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    ssd/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    ssd/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  ssd/clkdiv_reg[13]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    ssd/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ssd/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.828    ssd/clkdiv_reg_n_0_[8]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.979 r  ssd/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    ssd/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    ssd/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  ssd/clkdiv_reg[9]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    ssd/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.511    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.829    ssd/clkdiv_reg_n_0_[16]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.980 r  ssd/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    ssd/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.027    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[17]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    ssd/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ssd/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ssd/clkdiv_reg_n_0_[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ssd/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ssd/clkdiv[0]_i_2_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.018 r  ssd/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    ssd/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    ssd/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  ssd/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     ssd/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     ssd/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     ssd/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     ssd/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     ssd/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     ssd/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     ssd/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     ssd/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     ssd/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     ssd/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     ssd/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     ssd/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     ssd/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     ssd/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     ssd/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.862ns  (logic 6.078ns (32.225%)  route 12.784ns (67.775%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.987    12.347    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.124    12.471 r  ssd/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.841    15.312    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    18.862 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.862    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.542ns  (logic 6.301ns (33.984%)  route 12.241ns (66.016%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.986    12.346    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.152    12.498 r  ssd/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.299    14.797    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    18.542 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.542    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.527ns  (logic 6.021ns (32.499%)  route 12.506ns (67.501%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 r  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 r  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.675    10.842    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.327    11.169 f  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.128    12.296    ssd/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124    12.420 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.613    15.034    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.527 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.527    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.524ns  (logic 6.105ns (32.957%)  route 12.419ns (67.043%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.986    12.346    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124    12.470 r  ssd/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.477    14.947    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.524 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.524    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.339ns  (logic 6.319ns (34.456%)  route 12.020ns (65.544%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.987    12.347    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.152    12.499 r  ssd/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.077    14.576    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    18.339 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.339    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.300ns  (logic 6.083ns (33.243%)  route 12.216ns (66.757%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830    12.190    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    12.314 r  ssd/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.430    14.744    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.300 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.300    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.669ns  (logic 6.062ns (34.305%)  route 11.608ns (65.695%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           4.765     5.732    ssd/LED_OBUF[9]
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     5.856 r  ssd/A2G_OBUF[6]_inst_i_42/O
                         net (fo=3, routed)           0.810     6.665    ssd/A2G_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.154     6.819 r  ssd/A2G_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.590     7.410    ssd/A2G_OBUF[6]_inst_i_43_n_0
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.353     7.763 r  ssd/A2G_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.263     9.026    ssd/A2G_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I3_O)        0.326     9.352 f  ssd/A2G_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.662    10.014    ssd/A2G_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.153    10.167 f  ssd/A2G_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.866    11.034    ssd/A2G_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.327    11.361 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.989    12.349    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.124    12.473 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663    14.136    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.669 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.669    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 5.018ns (43.791%)  route 6.441ns (56.209%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=9, routed)           6.441     7.908    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.460 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.460    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 4.521ns (43.181%)  route 5.949ns (56.819%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=8, routed)           5.949     6.916    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    10.471 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.471    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 4.530ns (44.457%)  route 5.659ns (55.543%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=6, routed)           5.659     6.641    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.189 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.189    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.517ns (80.097%)  route 0.377ns (19.903%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=9, routed)           0.377     0.639    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.895 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.895    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.548ns (80.271%)  route 0.381ns (19.729%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=9, routed)           0.381     0.658    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.929 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.929    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.561ns (80.746%)  route 0.372ns (19.254%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=8, routed)           0.372     0.664    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.933 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.933    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.513ns (75.531%)  route 0.490ns (24.469%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=9, routed)           0.490     0.750    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.003 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.003    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.484ns (74.010%)  route 0.521ns (25.990%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.521     0.768    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.005 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.005    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.546ns (76.964%)  route 0.463ns (23.036%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=10, routed)          0.463     0.753    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.008 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.008    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.467ns (72.999%)  route 0.543ns (27.001%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.543     0.788    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.009 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.009    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.496ns (74.250%)  route 0.519ns (25.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=12, routed)          0.519     0.764    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.015 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.015    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.503ns (73.210%)  route 0.550ns (26.790%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=11, routed)          0.550     0.800    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.053 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.053    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.502ns (71.469%)  route 0.600ns (28.531%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=12, routed)          0.600     0.869    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.101 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.101    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.569ns (40.112%)  route 6.822ns (59.888%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          1.638     7.404    ssd/p_0_in[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.528 r  ssd/A2G_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.638     8.166    ssd/A2G_OBUF[6]_inst_i_51_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  ssd/A2G_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.644     8.934    ssd/A2G_OBUF[6]_inst_i_37_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.058 f  ssd/A2G_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.161     9.219    ssd/A2G_OBUF[6]_inst_i_16_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.343 f  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.128    10.471    ssd/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124    10.595 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.613    13.208    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.701 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.701    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.222ns  (logic 4.626ns (41.224%)  route 6.596ns (58.776%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          1.638     7.404    ssd/p_0_in[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.528 f  ssd/A2G_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.638     8.166    ssd/A2G_OBUF[6]_inst_i_51_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.124     8.290 f  ssd/A2G_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.644     8.934    ssd/A2G_OBUF[6]_inst_i_37_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.058 r  ssd/A2G_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.161     9.219    ssd/A2G_OBUF[6]_inst_i_16_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.675    10.018    ssd/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.124    10.142 r  ssd/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.841    12.983    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.533 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.533    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.003ns  (logic 4.847ns (44.055%)  route 6.156ns (55.945%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[19]/Q
                         net (fo=26, routed)          2.017     7.783    ssd/p_0_in[1]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  ssd/A2G_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.154     8.061    ssd/A2G_OBUF[6]_inst_i_53_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  ssd/A2G_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.520     8.705    ssd/A2G_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  ssd/A2G_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.425     9.254    ssd/A2G_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.741    10.119    ssd/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.150    10.269 r  ssd/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.299    12.567    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    16.313 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.313    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.987ns  (logic 4.653ns (42.350%)  route 6.334ns (57.650%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[19]/Q
                         net (fo=26, routed)          2.017     7.783    ssd/p_0_in[1]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  ssd/A2G_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.154     8.061    ssd/A2G_OBUF[6]_inst_i_53_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  ssd/A2G_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.520     8.705    ssd/A2G_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  ssd/A2G_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.425     9.254    ssd/A2G_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.741    10.119    ssd/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.124    10.243 r  ssd/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.477    12.720    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.297 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.297    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.976ns  (logic 4.631ns (42.198%)  route 6.344ns (57.802%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[19]/Q
                         net (fo=26, routed)          2.017     7.783    ssd/p_0_in[1]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  ssd/A2G_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.154     8.061    ssd/A2G_OBUF[6]_inst_i_53_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  ssd/A2G_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.520     8.705    ssd/A2G_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  ssd/A2G_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.425     9.254    ssd/A2G_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.798    10.176    ssd/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I3_O)        0.124    10.300 r  ssd/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.430    12.730    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.285 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.285    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 4.865ns (45.478%)  route 5.832ns (54.522%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.708     5.311    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          1.638     7.404    ssd/p_0_in[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.528 r  ssd/A2G_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.638     8.166    ssd/A2G_OBUF[6]_inst_i_51_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  ssd/A2G_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.644     8.934    ssd/A2G_OBUF[6]_inst_i_37_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.058 f  ssd/A2G_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.161     9.219    ssd/A2G_OBUF[6]_inst_i_16_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.343 f  ssd/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.675    10.018    ssd/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.150    10.168 r  ssd/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.077    12.245    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    16.007 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.007    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.369ns  (logic 4.610ns (44.454%)  route 5.760ns (55.546%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[19]/Q
                         net (fo=26, routed)          2.017     7.783    ssd/p_0_in[1]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  ssd/A2G_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.154     8.061    ssd/A2G_OBUF[6]_inst_i_53_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  ssd/A2G_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.520     8.705    ssd/A2G_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  ssd/A2G_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.425     9.254    ssd/A2G_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  ssd/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.981    10.359    ssd/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.483 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663    12.145    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.679 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.679    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 4.328ns (42.691%)  route 5.809ns (57.309%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[18]/Q
                         net (fo=27, routed)          0.862     6.627    ssd/p_0_in[0]
    SLICE_X1Y76          LUT3 (Prop_lut3_I0_O)        0.152     6.779 r  ssd/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.948    11.727    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.447 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.447    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.384ns (49.627%)  route 4.450ns (50.373%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[18]/Q
                         net (fo=27, routed)          2.162     7.928    ssd/p_0_in[0]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.152     8.080 r  ssd/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.288    10.368    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.144 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.144    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.342ns (49.363%)  route 4.454ns (50.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    ssd/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  ssd/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ssd/clkdiv_reg[19]/Q
                         net (fo=26, routed)          1.726     7.492    ssd/p_0_in[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I1_O)        0.146     7.638 r  ssd/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.728    10.365    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    14.105 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.105    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.437ns (68.938%)  route 0.647ns (31.062%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.246     1.900    ssd/p_0_in[2]
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  ssd/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.347    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.597 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.597    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.497ns (66.340%)  route 0.760ns (33.660%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.309     1.963    ssd/p_0_in[2]
    SLICE_X1Y75          LUT3 (Prop_lut3_I1_O)        0.042     2.005 r  ssd/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.451     2.456    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.770 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.770    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.380ns (56.422%)  route 1.066ns (43.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.314     1.968    ssd/p_0_in[2]
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.045     2.013 r  ssd/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.752     2.765    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.960 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.960    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.439ns (58.489%)  route 1.021ns (41.511%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.309     1.963    ssd/p_0_in[2]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.045     2.008 r  ssd/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.713     2.720    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.973 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.973    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.442ns (56.380%)  route 1.116ns (43.620%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.481     2.135    ssd/p_0_in[2]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.045     2.180 r  ssd/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.815    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.071 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.071    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.440ns (55.245%)  route 1.167ns (44.755%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.628     2.282    ssd/p_0_in[2]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.045     2.327 r  ssd/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.866    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.120 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.120    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.465ns (55.316%)  route 1.184ns (44.684%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.481     2.136    ssd/p_0_in[2]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.045     2.181 r  ssd/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.374     2.554    ssd/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.045     2.599 r  ssd/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.928    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.162 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.162    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.422ns (52.541%)  route 1.285ns (47.459%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.565     2.219    ssd/p_0_in[2]
    SLICE_X1Y72          LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  ssd/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.984    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.220 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.220    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.522ns (55.558%)  route 1.217ns (44.442%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.628     2.282    ssd/p_0_in[2]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.044     2.326 r  ssd/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.916    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.253 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.253    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.489ns (54.232%)  route 1.257ns (45.768%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    ssd/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  ssd/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/clkdiv_reg[20]/Q
                         net (fo=22, routed)          0.447     2.102    ssd/p_0_in[2]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.046     2.148 r  ssd/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.810     2.957    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     4.260 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.260    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





