# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../regfile.srcs/sources_1/new/regfile.vhd" \
"../../../../regfile.srcs/sim_1/new/tb_regfile.vhd" \

# Do not sort compile order
nosort
