# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 8 2021 15:05:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED0
			6.2.2::Path details for port: LED1
			6.2.3::Path details for port: LED2
			6.2.4::Path details for port: LED3
			6.2.5::Path details for port: LED4
			6.2.6::Path details for port: LED5
			6.2.7::Path details for port: LED6
			6.2.8::Path details for port: LED7
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED0
			6.5.2::Path details for port: LED1
			6.5.3::Path details for port: LED2
			6.5.4::Path details for port: LED3
			6.5.5::Path details for port: LED4
			6.5.6::Path details for port: LED5
			6.5.7::Path details for port: LED6
			6.5.8::Path details for port: LED7
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 268.01 MHz  | Target: 204.08 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        4900             1169        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED0       CLK         9303          top|CLK:R              
LED1       CLK         9030          top|CLK:R              
LED2       CLK         8819          top|CLK:R              
LED3       CLK         9135          top|CLK:R              
LED4       CLK         8819          top|CLK:R              
LED5       CLK         9135          top|CLK:R              
LED6       CLK         8181          top|CLK:R              
LED7       CLK         9135          top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED0       CLK         9003                  top|CLK:R              
LED1       CLK         8708                  top|CLK:R              
LED2       CLK         8519                  top|CLK:R              
LED3       CLK         8814                  top|CLK:R              
LED4       CLK         8519                  top|CLK:R              
LED5       CLK         8814                  top|CLK:R              
LED6       CLK         7825                  top|CLK:R              
LED7       CLK         8814                  top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 268.01 MHz | Target: 204.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_14_LC_5_4_6/in3
Capture Clock    : delay_14_LC_5_4_6/clk
Setup Constraint : 4900p
Path slack       : 1169p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5919
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
delay_11_LC_5_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281   1169  RISE       1
delay_11_LC_5_4_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407   1169  RISE       2
delay_12_LC_5_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407   1169  RISE       1
delay_12_LC_5_4_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533   1169  RISE       2
delay_13_LC_5_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533   1169  RISE       1
delay_13_LC_5_4_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659   1169  RISE       1
I__370/I                        InMux                          0              5659   1169  RISE       1
I__370/O                        InMux                        259              5919   1169  RISE       1
delay_14_LC_5_4_6/in3           LogicCell40_SEQ_MODE_1000      0              5919   1169  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_14_LC_5_4_6/in3
Capture Clock    : delay_14_LC_5_4_6/clk
Setup Constraint : 4900p
Path slack       : 1169p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5919
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
delay_11_LC_5_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281   1169  RISE       1
delay_11_LC_5_4_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407   1169  RISE       2
delay_12_LC_5_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407   1169  RISE       1
delay_12_LC_5_4_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533   1169  RISE       2
delay_13_LC_5_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533   1169  RISE       1
delay_13_LC_5_4_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659   1169  RISE       1
I__370/I                        InMux                          0              5659   1169  RISE       1
I__370/O                        InMux                        259              5919   1169  RISE       1
delay_14_LC_5_4_6/in3           LogicCell40_SEQ_MODE_1000      0              5919   1169  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: LED0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED0
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9303


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6302
---------------------------- ------
Clock To Out Delay             9303

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_0_LC_2_1_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__122/I                        Odrv12                     0      3001               RISE  1       
I__122/O                        Odrv12                     491    3492               RISE  1       
I__123/I                        Sp12to4                    0      3492               RISE  1       
I__123/O                        Sp12to4                    428    3920               RISE  1       
I__124/I                        Span4Mux_s0_v              0      3920               RISE  1       
I__124/O                        Span4Mux_s0_v              203    4124               RISE  1       
I__125/I                        LocalMux                   0      4124               RISE  1       
I__125/O                        LocalMux                   330    4453               RISE  1       
I__126/I                        IoInMux                    0      4453               RISE  1       
I__126/O                        IoInMux                    259    4713               RISE  1       
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4713               RISE  1       
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6950               FALL  1       
LED0_obuf_iopad/DIN             IO_PAD                     0      6950               FALL  1       
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9303               FALL  1       
LED0                            top                        0      9303               FALL  1       

6.2.2::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9030


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6029
---------------------------- ------
Clock To Out Delay             9030

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_1_LC_1_3_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__83/I                         Odrv4                      0      3001               RISE  1       
I__83/O                         Odrv4                      351    3352               RISE  1       
I__84/I                         Span4Mux_v                 0      3352               RISE  1       
I__84/O                         Span4Mux_v                 351    3703               RISE  1       
I__85/I                         Span4Mux_s0_h              0      3703               RISE  1       
I__85/O                         Span4Mux_s0_h              147    3850               RISE  1       
I__86/I                         LocalMux                   0      3850               RISE  1       
I__86/O                         LocalMux                   330    4180               RISE  1       
I__87/I                         IoInMux                    0      4180               RISE  1       
I__87/O                         IoInMux                    259    4439               RISE  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4439               RISE  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6676               FALL  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      6676               FALL  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9030               FALL  1       
LED1                            top                        0      9030               FALL  1       

6.2.3::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_2_LC_2_1_6/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__127/I                        Odrv4                      0      3001               RISE  1       
I__127/O                        Odrv4                      351    3352               RISE  1       
I__128/I                        IoSpan4Mux                 0      3352               RISE  1       
I__128/O                        IoSpan4Mux                 288    3640               RISE  1       
I__129/I                        LocalMux                   0      3640               RISE  1       
I__129/O                        LocalMux                   330    3969               RISE  1       
I__130/I                        IoInMux                    0      3969               RISE  1       
I__130/O                        IoInMux                    259    4229               RISE  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      6466               FALL  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
LED2                            top                        0      8819               FALL  1       

6.2.4::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6134
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_3_LC_1_3_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__73/I                         Odrv4                      0      3001               FALL  1       
I__73/O                         Odrv4                      372    3373               FALL  1       
I__74/I                         IoSpan4Mux                 0      3373               FALL  1       
I__74/O                         IoSpan4Mux                 323    3696               FALL  1       
I__75/I                         IoSpan4Mux                 0      3696               FALL  1       
I__75/O                         IoSpan4Mux                 323    4018               FALL  1       
I__76/I                         LocalMux                   0      4018               FALL  1       
I__76/O                         LocalMux                   309    4327               FALL  1       
I__77/I                         IoInMux                    0      4327               FALL  1       
I__77/O                         IoInMux                    217    4544               FALL  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               FALL  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6782               FALL  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      6782               FALL  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9135               FALL  1       
LED3                            top                        0      9135               FALL  1       

6.2.5::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_4_LC_2_1_0/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__64/I                         Odrv4                      0      3001               RISE  1       
I__64/O                         Odrv4                      351    3352               RISE  1       
I__65/I                         IoSpan4Mux                 0      3352               RISE  1       
I__65/O                         IoSpan4Mux                 288    3640               RISE  1       
I__66/I                         LocalMux                   0      3640               RISE  1       
I__66/O                         LocalMux                   330    3969               RISE  1       
I__67/I                         IoInMux                    0      3969               RISE  1       
I__67/O                         IoInMux                    259    4229               RISE  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      6466               FALL  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
LED4                            top                        0      8819               FALL  1       

6.2.6::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6134
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_5_LC_1_3_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__68/I                         Odrv4                      0      3001               FALL  1       
I__68/O                         Odrv4                      372    3373               FALL  1       
I__69/I                         IoSpan4Mux                 0      3373               FALL  1       
I__69/O                         IoSpan4Mux                 323    3696               FALL  1       
I__70/I                         IoSpan4Mux                 0      3696               FALL  1       
I__70/O                         IoSpan4Mux                 323    4018               FALL  1       
I__71/I                         LocalMux                   0      4018               FALL  1       
I__71/O                         LocalMux                   309    4327               FALL  1       
I__72/I                         IoInMux                    0      4327               FALL  1       
I__72/O                         IoInMux                    217    4544               FALL  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               FALL  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6782               FALL  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      6782               FALL  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9135               FALL  1       
LED5                            top                        0      9135               FALL  1       

6.2.7::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_6_LC_2_1_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__131/I                        LocalMux                   0      3001               RISE  1       
I__131/O                        LocalMux                   330    3331               RISE  1       
I__132/I                        IoInMux                    0      3331               RISE  1       
I__132/O                        IoInMux                    259    3590               RISE  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      5828               FALL  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
LED6                            top                        0      8181               FALL  1       

6.2.8::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6134
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_7_LC_1_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__78/I                         Odrv4                      0      3001               FALL  1       
I__78/O                         Odrv4                      372    3373               FALL  1       
I__79/I                         IoSpan4Mux                 0      3373               FALL  1       
I__79/O                         IoSpan4Mux                 323    3696               FALL  1       
I__80/I                         IoSpan4Mux                 0      3696               FALL  1       
I__80/O                         IoSpan4Mux                 323    4018               FALL  1       
I__81/I                         LocalMux                   0      4018               FALL  1       
I__81/O                         LocalMux                   309    4327               FALL  1       
I__82/I                         IoInMux                    0      4327               FALL  1       
I__82/O                         IoInMux                    217    4544               FALL  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               FALL  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6782               FALL  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      6782               FALL  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9135               FALL  1       
LED7                            top                        0      9135               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED0      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED0
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9003


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6002
---------------------------- ------
Clock To Out Delay             9003

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_0_LC_2_1_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__122/I                        Odrv12                     0      3001               FALL  1       
I__122/O                        Odrv12                     540    3541               FALL  1       
I__123/I                        Sp12to4                    0      3541               FALL  1       
I__123/O                        Sp12to4                    449    3990               FALL  1       
I__124/I                        Span4Mux_s0_v              0      3990               FALL  1       
I__124/O                        Span4Mux_s0_v              189    4180               FALL  1       
I__125/I                        LocalMux                   0      4180               FALL  1       
I__125/O                        LocalMux                   309    4488               FALL  1       
I__126/I                        IoInMux                    0      4488               FALL  1       
I__126/O                        IoInMux                    217    4706               FALL  1       
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4706               FALL  1       
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6711               RISE  1       
LED0_obuf_iopad/DIN             IO_PAD                     0      6711               RISE  1       
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9003               RISE  1       
LED0                            top                        0      9003               RISE  1       

6.5.2::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8708


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5707
---------------------------- ------
Clock To Out Delay             8708

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_1_LC_1_3_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__83/I                         Odrv4                      0      3001               FALL  1       
I__83/O                         Odrv4                      372    3373               FALL  1       
I__84/I                         Span4Mux_v                 0      3373               FALL  1       
I__84/O                         Span4Mux_v                 372    3745               FALL  1       
I__85/I                         Span4Mux_s0_h              0      3745               FALL  1       
I__85/O                         Span4Mux_s0_h              140    3885               FALL  1       
I__86/I                         LocalMux                   0      3885               FALL  1       
I__86/O                         LocalMux                   309    4194               FALL  1       
I__87/I                         IoInMux                    0      4194               FALL  1       
I__87/O                         IoInMux                    217    4411               FALL  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4411               FALL  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6417               RISE  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      6417               RISE  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8708               RISE  1       
LED1                            top                        0      8708               RISE  1       

6.5.3::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_2_LC_2_1_6/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__127/I                        Odrv4                      0      3001               FALL  1       
I__127/O                        Odrv4                      372    3373               FALL  1       
I__128/I                        IoSpan4Mux                 0      3373               FALL  1       
I__128/O                        IoSpan4Mux                 323    3696               FALL  1       
I__129/I                        LocalMux                   0      3696               FALL  1       
I__129/O                        LocalMux                   309    4004               FALL  1       
I__130/I                        IoInMux                    0      4004               FALL  1       
I__130/O                        IoInMux                    217    4222               FALL  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      6228               RISE  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
LED2                            top                        0      8519               RISE  1       

6.5.4::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8814


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5813
---------------------------- ------
Clock To Out Delay             8814

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_3_LC_1_3_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__73/I                         Odrv4                      0      3001               RISE  1       
I__73/O                         Odrv4                      351    3352               RISE  1       
I__74/I                         IoSpan4Mux                 0      3352               RISE  1       
I__74/O                         IoSpan4Mux                 288    3640               RISE  1       
I__75/I                         IoSpan4Mux                 0      3640               RISE  1       
I__75/O                         IoSpan4Mux                 288    3927               RISE  1       
I__76/I                         LocalMux                   0      3927               RISE  1       
I__76/O                         LocalMux                   330    4257               RISE  1       
I__77/I                         IoInMux                    0      4257               RISE  1       
I__77/O                         IoInMux                    259    4516               RISE  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4516               RISE  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6522               RISE  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      6522               RISE  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8814               RISE  1       
LED3                            top                        0      8814               RISE  1       

6.5.5::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_4_LC_2_1_0/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__64/I                         Odrv4                      0      3001               FALL  1       
I__64/O                         Odrv4                      372    3373               FALL  1       
I__65/I                         IoSpan4Mux                 0      3373               FALL  1       
I__65/O                         IoSpan4Mux                 323    3696               FALL  1       
I__66/I                         LocalMux                   0      3696               FALL  1       
I__66/O                         LocalMux                   309    4004               FALL  1       
I__67/I                         IoInMux                    0      4004               FALL  1       
I__67/O                         IoInMux                    217    4222               FALL  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      6228               RISE  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
LED4                            top                        0      8519               RISE  1       

6.5.6::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8814


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5813
---------------------------- ------
Clock To Out Delay             8814

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_5_LC_1_3_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__68/I                         Odrv4                      0      3001               RISE  1       
I__68/O                         Odrv4                      351    3352               RISE  1       
I__69/I                         IoSpan4Mux                 0      3352               RISE  1       
I__69/O                         IoSpan4Mux                 288    3640               RISE  1       
I__70/I                         IoSpan4Mux                 0      3640               RISE  1       
I__70/O                         IoSpan4Mux                 288    3927               RISE  1       
I__71/I                         LocalMux                   0      3927               RISE  1       
I__71/O                         LocalMux                   330    4257               RISE  1       
I__72/I                         IoInMux                    0      4257               RISE  1       
I__72/O                         IoInMux                    259    4516               RISE  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4516               RISE  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6522               RISE  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      6522               RISE  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8814               RISE  1       
LED5                            top                        0      8814               RISE  1       

6.5.7::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__367/I                                          ClkMux                     0      2153               RISE  1       
I__367/O                                          ClkMux                     309    2461               RISE  1       
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_6_LC_2_1_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__131/I                        LocalMux                   0      3001               FALL  1       
I__131/O                        LocalMux                   309    3310               FALL  1       
I__132/I                        IoInMux                    0      3310               FALL  1       
I__132/O                        IoInMux                    217    3527               FALL  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      5533               RISE  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
LED6                            top                        0      7825               RISE  1       

6.5.8::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8814


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5813
---------------------------- ------
Clock To Out Delay             8814

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__363/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__363/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__364/I                                          GlobalMux                  0      1998               RISE  1       
I__364/O                                          GlobalMux                  154    2153               RISE  1       
I__365/I                                          ClkMux                     0      2153               RISE  1       
I__365/O                                          ClkMux                     309    2461               RISE  1       
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_7_LC_1_3_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__78/I                         Odrv4                      0      3001               RISE  1       
I__78/O                         Odrv4                      351    3352               RISE  1       
I__79/I                         IoSpan4Mux                 0      3352               RISE  1       
I__79/O                         IoSpan4Mux                 288    3640               RISE  1       
I__80/I                         IoSpan4Mux                 0      3640               RISE  1       
I__80/O                         IoSpan4Mux                 288    3927               RISE  1       
I__81/I                         LocalMux                   0      3927               RISE  1       
I__81/O                         LocalMux                   330    4257               RISE  1       
I__82/I                         IoInMux                    0      4257               RISE  1       
I__82/O                         IoInMux                    259    4516               RISE  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4516               RISE  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6522               RISE  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      6522               RISE  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8814               RISE  1       
LED7                            top                        0      8814               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_14_LC_5_4_6/in3
Capture Clock    : delay_14_LC_5_4_6/clk
Setup Constraint : 4900p
Path slack       : 1169p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5919
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
delay_11_LC_5_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281   1169  RISE       1
delay_11_LC_5_4_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407   1169  RISE       2
delay_12_LC_5_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407   1169  RISE       1
delay_12_LC_5_4_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533   1169  RISE       2
delay_13_LC_5_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              5533   1169  RISE       1
delay_13_LC_5_4_5/carryout      LogicCell40_SEQ_MODE_1000    126              5659   1169  RISE       1
I__370/I                        InMux                          0              5659   1169  RISE       1
I__370/O                        InMux                        259              5919   1169  RISE       1
delay_14_LC_5_4_6/in3           LogicCell40_SEQ_MODE_1000      0              5919   1169  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_13_LC_5_4_5/in3
Capture Clock    : delay_13_LC_5_4_5/clk
Setup Constraint : 4900p
Path slack       : 1295p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2792
---------------------------------------   ---- 
End-of-path arrival time (ps)             5793
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
delay_11_LC_5_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281   1169  RISE       1
delay_11_LC_5_4_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407   1169  RISE       2
delay_12_LC_5_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              5407   1169  RISE       1
delay_12_LC_5_4_4/carryout      LogicCell40_SEQ_MODE_1000    126              5533   1169  RISE       2
I__264/I                        InMux                          0              5533   1295  RISE       1
I__264/O                        InMux                        259              5793   1295  RISE       1
delay_13_LC_5_4_5/in3           LogicCell40_SEQ_MODE_1000      0              5793   1295  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_12_LC_5_4_4/in3
Capture Clock    : delay_12_LC_5_4_4/clk
Setup Constraint : 4900p
Path slack       : 1422p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2665
---------------------------------------   ---- 
End-of-path arrival time (ps)             5666
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
delay_11_LC_5_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              5281   1169  RISE       1
delay_11_LC_5_4_3/carryout      LogicCell40_SEQ_MODE_1000    126              5407   1169  RISE       2
I__265/I                        InMux                          0              5407   1421  RISE       1
I__265/O                        InMux                        259              5666   1421  RISE       1
delay_12_LC_5_4_4/in3           LogicCell40_SEQ_MODE_1000      0              5666   1421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_11_LC_5_4_3/in3
Capture Clock    : delay_11_LC_5_4_3/clk
Setup Constraint : 4900p
Path slack       : 1548p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2539
---------------------------------------   ---- 
End-of-path arrival time (ps)             5540
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
delay_10_LC_5_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              5154   1169  RISE       1
delay_10_LC_5_4_2/carryout      LogicCell40_SEQ_MODE_1000    126              5281   1169  RISE       2
I__266/I                        InMux                          0              5281   1548  RISE       1
I__266/O                        InMux                        259              5540   1548  RISE       1
delay_11_LC_5_4_3/in3           LogicCell40_SEQ_MODE_1000      0              5540   1548  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_10_LC_5_4_2/in3
Capture Clock    : delay_10_LC_5_4_2/clk
Setup Constraint : 4900p
Path slack       : 1674p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2413
---------------------------------------   ---- 
End-of-path arrival time (ps)             5414
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
delay_9_LC_5_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              5028   1169  RISE       1
delay_9_LC_5_4_1/carryout       LogicCell40_SEQ_MODE_1000    126              5154   1169  RISE       2
I__267/I                        InMux                          0              5154   1674  RISE       1
I__267/O                        InMux                        259              5414   1674  RISE       1
delay_10_LC_5_4_2/in3           LogicCell40_SEQ_MODE_1000      0              5414   1674  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_9_LC_5_4_1/in3
Capture Clock    : delay_9_LC_5_4_1/clk
Setup Constraint : 4900p
Path slack       : 1800p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2287
---------------------------------------   ---- 
End-of-path arrival time (ps)             5288
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
delay_8_LC_5_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              4902   1169  RISE       1
delay_8_LC_5_4_0/carryout       LogicCell40_SEQ_MODE_1000    126              5028   1169  RISE       2
I__268/I                        InMux                          0              5028   1800  RISE       1
I__268/O                        InMux                        259              5288   1800  RISE       1
delay_9_LC_5_4_1/in3            LogicCell40_SEQ_MODE_1000      0              5288   1800  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_8_LC_5_4_0/in3
Capture Clock    : delay_8_LC_5_4_0/clk
Setup Constraint : 4900p
Path slack       : 1926p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2161
---------------------------------------   ---- 
End-of-path arrival time (ps)             5162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                        LocalMux                       0              3001   1169  RISE       1
I__275/O                        LocalMux                     330              3331   1169  RISE       1
I__277/I                        InMux                          0              3331   1169  RISE       1
I__277/O                        InMux                        259              3590   1169  RISE       1
I__279/I                        CascadeMux                     0              3590   1169  RISE       1
I__279/O                        CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2            LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout       LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout       LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout       LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout       LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout       LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout       LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
delay_7_LC_5_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              4579   1169  RISE       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    126              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              4706   1169  RISE       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             196              4902   1169  RISE       2
I__269/I                        InMux                          0              4902   1926  RISE       1
I__269/O                        InMux                        259              5162   1926  RISE       1
delay_8_LC_5_4_0/in3            LogicCell40_SEQ_MODE_1000      0              5162   1926  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_7_LC_5_3_7/in3
Capture Clock    : delay_7_LC_5_3_7/clk
Setup Constraint : 4900p
Path slack       : 2249p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1838
---------------------------------------   ---- 
End-of-path arrival time (ps)             4839
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout  LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
delay_6_LC_5_3_6/carryin   LogicCell40_SEQ_MODE_1000      0              4453   1169  RISE       1
delay_6_LC_5_3_6/carryout  LogicCell40_SEQ_MODE_1000    126              4579   1169  RISE       2
I__270/I                   InMux                          0              4579   2249  RISE       1
I__270/O                   InMux                        259              4839   2249  RISE       1
delay_7_LC_5_3_7/in3       LogicCell40_SEQ_MODE_1000      0              4839   2249  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_6_LC_5_3_6/in3
Capture Clock    : delay_6_LC_5_3_6/clk
Setup Constraint : 4900p
Path slack       : 2375p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1712
---------------------------------------   ---- 
End-of-path arrival time (ps)             4713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
delay_5_LC_5_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              4327   1169  RISE       1
delay_5_LC_5_3_5/carryout  LogicCell40_SEQ_MODE_1000    126              4453   1169  RISE       2
I__271/I                   InMux                          0              4453   2375  RISE       1
I__271/O                   InMux                        259              4713   2375  RISE       1
delay_6_LC_5_3_6/in3       LogicCell40_SEQ_MODE_1000      0              4713   2375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_5_LC_5_3_5/in3
Capture Clock    : delay_5_LC_5_3_5/clk
Setup Constraint : 4900p
Path slack       : 2502p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1585
---------------------------------------   ---- 
End-of-path arrival time (ps)             4586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
delay_4_LC_5_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              4201   1169  RISE       1
delay_4_LC_5_3_4/carryout  LogicCell40_SEQ_MODE_1000    126              4327   1169  RISE       2
I__272/I                   InMux                          0              4327   2501  RISE       1
I__272/O                   InMux                        259              4586   2501  RISE       1
delay_5_LC_5_3_5/in3       LogicCell40_SEQ_MODE_1000      0              4586   2501  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_4_LC_5_3_4/in3
Capture Clock    : delay_4_LC_5_3_4/clk
Setup Constraint : 4900p
Path slack       : 2628p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1459
---------------------------------------   ---- 
End-of-path arrival time (ps)             4460
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
delay_3_LC_5_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              4074   1169  RISE       1
delay_3_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    126              4201   1169  RISE       2
I__163/I                   InMux                          0              4201   2628  RISE       1
I__163/O                   InMux                        259              4460   2628  RISE       1
delay_4_LC_5_3_4/in3       LogicCell40_SEQ_MODE_1000      0              4460   2628  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_3_LC_5_3_3/in3
Capture Clock    : delay_3_LC_5_3_3/clk
Setup Constraint : 4900p
Path slack       : 2754p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1333
---------------------------------------   ---- 
End-of-path arrival time (ps)             4334
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3948   1169  RISE       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    126              4074   1169  RISE       2
I__164/I                   InMux                          0              4074   2754  RISE       1
I__164/O                   InMux                        259              4334   2754  RISE       1
delay_3_LC_5_3_3/in3       LogicCell40_SEQ_MODE_1000      0              4334   2754  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_2_LC_5_3_2/in3
Capture Clock    : delay_2_LC_5_3_2/clk
Setup Constraint : 4900p
Path slack       : 2880p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1207
---------------------------------------   ---- 
End-of-path arrival time (ps)             4208
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
delay_1_LC_5_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              3822   1169  RISE       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    126              3948   1169  RISE       2
I__165/I                   InMux                          0              3948   2880  RISE       1
I__165/O                   InMux                        259              4208   2880  RISE       1
delay_2_LC_5_3_2/in3       LogicCell40_SEQ_MODE_1000      0              4208   2880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_1_LC_5_3_1/in3
Capture Clock    : delay_1_LC_5_3_1/clk
Setup Constraint : 4900p
Path slack       : 3007p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1080
---------------------------------------   ---- 
End-of-path arrival time (ps)             4081
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                   LocalMux                       0              3001   1169  RISE       1
I__275/O                   LocalMux                     330              3331   1169  RISE       1
I__277/I                   InMux                          0              3331   1169  RISE       1
I__277/O                   InMux                        259              3590   1169  RISE       1
I__279/I                   CascadeMux                     0              3590   1169  RISE       1
I__279/O                   CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3590   1169  RISE       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    231              3822   1169  RISE       2
I__166/I                   InMux                          0              3822   3006  RISE       1
I__166/O                   InMux                        259              4081   3006  RISE       1
delay_1_LC_5_3_1/in3       LogicCell40_SEQ_MODE_1000      0              4081   3006  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_2_LC_2_1_6/in0
Capture Clock    : BIT_2_LC_2_1_6/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__101/I              LocalMux                       0              3001   3301  RISE       1
I__101/O              LocalMux                     330              3331   3301  RISE       1
I__104/I              InMux                          0              3331   3301  RISE       1
I__104/O              InMux                        259              3590   3301  RISE       1
BIT_2_LC_2_1_6/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_4_LC_2_1_0/in0
Capture Clock    : BIT_4_LC_2_1_0/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__101/I              LocalMux                       0              3001   3301  RISE       1
I__101/O              LocalMux                     330              3331   3301  RISE       1
I__105/I              InMux                          0              3331   3301  RISE       1
I__105/O              InMux                        259              3590   3301  RISE       1
BIT_4_LC_2_1_0/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_0_LC_2_1_7/in0
Capture Clock    : BIT_0_LC_2_1_7/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__111/I              LocalMux                       0              3001   3301  RISE       1
I__111/O              LocalMux                     330              3331   3301  RISE       1
I__113/I              InMux                          0              3331   3301  RISE       1
I__113/O              InMux                        259              3590   3301  RISE       1
BIT_0_LC_2_1_7/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_6_LC_2_1_5/in0
Capture Clock    : BIT_6_LC_2_1_5/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__111/I              LocalMux                       0              3001   3301  RISE       1
I__111/O              LocalMux                     330              3331   3301  RISE       1
I__116/I              InMux                          0              3331   3301  RISE       1
I__116/O              InMux                        259              3590   3301  RISE       1
BIT_6_LC_2_1_5/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_7_LC_1_3_4/in0
Capture Clock    : BIT_7_LC_1_3_4/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__102/I              LocalMux                       0              3001   3301  RISE       1
I__102/O              LocalMux                     330              3331   3301  RISE       1
I__110/I              InMux                          0              3331   3301  RISE       1
I__110/O              InMux                        259              3590   3301  RISE       1
BIT_7_LC_1_3_4/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_1_LC_1_3_3/in0
Capture Clock    : BIT_1_LC_1_3_3/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__112/I              LocalMux                       0              3001   3301  RISE       1
I__112/O              LocalMux                     330              3331   3301  RISE       1
I__117/I              InMux                          0              3331   3301  RISE       1
I__117/O              InMux                        259              3590   3301  RISE       1
BIT_1_LC_1_3_3/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_3_LC_1_3_5/in0
Capture Clock    : BIT_3_LC_1_3_5/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__112/I              LocalMux                       0              3001   3301  RISE       1
I__112/O              LocalMux                     330              3331   3301  RISE       1
I__118/I              InMux                          0              3331   3301  RISE       1
I__118/O              InMux                        259              3590   3301  RISE       1
BIT_3_LC_1_3_5/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_5_LC_1_3_7/in0
Capture Clock    : BIT_5_LC_1_3_7/clk
Setup Constraint : 4900p
Path slack       : 3301p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             6891

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__112/I              LocalMux                       0              3001   3301  RISE       1
I__112/O              LocalMux                     330              3331   3301  RISE       1
I__119/I              InMux                          0              3331   3301  RISE       1
I__119/O              InMux                        259              3590   3301  RISE       1
BIT_5_LC_1_3_7/in0    LogicCell40_SEQ_MODE_1000      0              3590   3301  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_2_LC_2_1_6/in1
Capture Clock    : BIT_2_LC_2_1_6/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__111/I              LocalMux                       0              3001   3301  RISE       1
I__111/O              LocalMux                     330              3331   3301  RISE       1
I__114/I              InMux                          0              3331   3371  RISE       1
I__114/O              InMux                        259              3590   3371  RISE       1
BIT_2_LC_2_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_4_LC_2_1_0/in1
Capture Clock    : BIT_4_LC_2_1_0/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__111/I              LocalMux                       0              3001   3301  RISE       1
I__111/O              LocalMux                     330              3331   3301  RISE       1
I__115/I              InMux                          0              3331   3371  RISE       1
I__115/O              InMux                        259              3590   3371  RISE       1
BIT_4_LC_2_1_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_7_LC_1_3_4/in1
Capture Clock    : BIT_7_LC_1_3_4/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__112/I              LocalMux                       0              3001   3301  RISE       1
I__112/O              LocalMux                     330              3331   3301  RISE       1
I__120/I              InMux                          0              3331   3371  RISE       1
I__120/O              InMux                        259              3590   3371  RISE       1
BIT_7_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_14_LC_5_4_6/lcout
Path End         : delay_14_LC_5_4_6/in1
Capture Clock    : delay_14_LC_5_4_6/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_14_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       2
I__352/I                 LocalMux                       0              3001   3371  RISE       1
I__352/O                 LocalMux                     330              3331   3371  RISE       1
I__353/I                 InMux                          0              3331   3371  RISE       1
I__353/O                 InMux                        259              3590   3371  RISE       1
delay_14_LC_5_4_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_11_LC_5_4_3/lcout
Path End         : delay_11_LC_5_4_3/in1
Capture Clock    : delay_11_LC_5_4_3/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_11_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2726  RISE       2
I__356/I                 LocalMux                       0              3001   2726  RISE       1
I__356/O                 LocalMux                     330              3331   2726  RISE       1
I__357/I                 InMux                          0              3331   2726  RISE       1
I__357/O                 InMux                        259              3590   2726  RISE       1
delay_11_LC_5_4_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_9_LC_5_4_1/lcout
Path End         : delay_9_LC_5_4_1/in1
Capture Clock    : delay_9_LC_5_4_1/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_9_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2473  RISE       2
I__333/I                LocalMux                       0              3001   2473  RISE       1
I__333/O                LocalMux                     330              3331   2473  RISE       1
I__335/I                InMux                          0              3331   2473  RISE       1
I__335/O                InMux                        259              3590   2473  RISE       1
delay_9_LC_5_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_2_LC_5_3_2/lcout
Path End         : delay_2_LC_5_3_2/in1
Capture Clock    : delay_2_LC_5_3_2/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_2_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1393  RISE       2
I__280/I                LocalMux                       0              3001   1393  RISE       1
I__280/O                LocalMux                     330              3331   1393  RISE       1
I__282/I                InMux                          0              3331   1393  RISE       1
I__282/O                InMux                        259              3590   1393  RISE       1
delay_2_LC_5_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_0_LC_2_1_7/in1
Capture Clock    : BIT_0_LC_2_1_7/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__88/I               LocalMux                       0              3001   3371  RISE       1
I__88/O               LocalMux                     330              3331   3371  RISE       1
I__91/I               InMux                          0              3331   3371  RISE       1
I__91/O               InMux                        259              3590   3371  RISE       1
BIT_0_LC_2_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_6_LC_2_1_5/in1
Capture Clock    : BIT_6_LC_2_1_5/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__88/I               LocalMux                       0              3001   3371  RISE       1
I__88/O               LocalMux                     330              3331   3371  RISE       1
I__94/I               InMux                          0              3331   3371  RISE       1
I__94/O               InMux                        259              3590   3371  RISE       1
BIT_6_LC_2_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_1_LC_1_3_3/in1
Capture Clock    : BIT_1_LC_1_3_3/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__89/I               LocalMux                       0              3001   3371  RISE       1
I__89/O               LocalMux                     330              3331   3371  RISE       1
I__95/I               InMux                          0              3331   3371  RISE       1
I__95/O               InMux                        259              3590   3371  RISE       1
BIT_1_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_3_LC_1_3_5/in1
Capture Clock    : BIT_3_LC_1_3_5/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__89/I               LocalMux                       0              3001   3371  RISE       1
I__89/O               LocalMux                     330              3331   3371  RISE       1
I__96/I               InMux                          0              3331   3371  RISE       1
I__96/O               InMux                        259              3590   3371  RISE       1
BIT_3_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_5_LC_1_3_7/in1
Capture Clock    : BIT_5_LC_1_3_7/clk
Setup Constraint : 4900p
Path slack       : 3372p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -400
----------------------------------------   ---- 
End-of-path required time (ps)             6962

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__89/I               LocalMux                       0              3001   3371  RISE       1
I__89/O               LocalMux                     330              3331   3371  RISE       1
I__97/I               InMux                          0              3331   3371  RISE       1
I__97/O               InMux                        259              3590   3371  RISE       1
BIT_5_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   3371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_5_4_5/lcout
Path End         : delay_13_LC_5_4_5/in2
Capture Clock    : delay_13_LC_5_4_5/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3006  RISE       2
I__359/I                 LocalMux                       0              3001   3006  RISE       1
I__359/O                 LocalMux                     330              3331   3006  RISE       1
I__360/I                 InMux                          0              3331   3006  RISE       1
I__360/O                 InMux                        259              3590   3006  RISE       1
I__362/I                 CascadeMux                     0              3590   3006  RISE       1
I__362/O                 CascadeMux                     0              3590   3006  RISE       1
delay_13_LC_5_4_5/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_5_4_4/lcout
Path End         : delay_12_LC_5_4_4/in2
Capture Clock    : delay_12_LC_5_4_4/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2880  RISE       2
I__348/I                 LocalMux                       0              3001   2880  RISE       1
I__348/O                 LocalMux                     330              3331   2880  RISE       1
I__349/I                 InMux                          0              3331   2880  RISE       1
I__349/O                 InMux                        259              3590   2880  RISE       1
I__351/I                 CascadeMux                     0              3590   2880  RISE       1
I__351/O                 CascadeMux                     0              3590   2880  RISE       1
delay_12_LC_5_4_4/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_5_4_2/lcout
Path End         : delay_10_LC_5_4_2/in2
Capture Clock    : delay_10_LC_5_4_2/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2628  RISE       2
I__338/I                 LocalMux                       0              3001   2628  RISE       1
I__338/O                 LocalMux                     330              3331   2628  RISE       1
I__340/I                 InMux                          0              3331   2628  RISE       1
I__340/O                 InMux                        259              3590   2628  RISE       1
I__342/I                 CascadeMux                     0              3590   2628  RISE       1
I__342/O                 CascadeMux                     0              3590   2628  RISE       1
delay_10_LC_5_4_2/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_5_4_0/lcout
Path End         : delay_8_LC_5_4_0/in2
Capture Clock    : delay_8_LC_5_4_0/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2375  RISE       2
I__328/I                LocalMux                       0              3001   2375  RISE       1
I__328/O                LocalMux                     330              3331   2375  RISE       1
I__330/I                InMux                          0              3331   2375  RISE       1
I__330/O                InMux                        259              3590   2375  RISE       1
I__332/I                CascadeMux                     0              3590   2375  RISE       1
I__332/O                CascadeMux                     0              3590   2375  RISE       1
delay_8_LC_5_4_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_5_3_7/lcout
Path End         : delay_7_LC_5_3_7/in2
Capture Clock    : delay_7_LC_5_3_7/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2053  RISE       2
I__343/I                LocalMux                       0              3001   2053  RISE       1
I__343/O                LocalMux                     330              3331   2053  RISE       1
I__345/I                InMux                          0              3331   2053  RISE       1
I__345/O                InMux                        259              3590   2053  RISE       1
I__347/I                CascadeMux                     0              3590   2053  RISE       1
I__347/O                CascadeMux                     0              3590   2053  RISE       1
delay_7_LC_5_3_7/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_5_3_6/lcout
Path End         : delay_6_LC_5_3_6/in2
Capture Clock    : delay_6_LC_5_3_6/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1926  RISE       2
I__302/I                LocalMux                       0              3001   1926  RISE       1
I__302/O                LocalMux                     330              3331   1926  RISE       1
I__304/I                InMux                          0              3331   1926  RISE       1
I__304/O                InMux                        259              3590   1926  RISE       1
I__306/I                CascadeMux                     0              3590   1926  RISE       1
I__306/O                CascadeMux                     0              3590   1926  RISE       1
delay_6_LC_5_3_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_5_3_5/lcout
Path End         : delay_5_LC_5_3_5/in2
Capture Clock    : delay_5_LC_5_3_5/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1800  RISE       2
I__307/I                LocalMux                       0              3001   1800  RISE       1
I__307/O                LocalMux                     330              3331   1800  RISE       1
I__309/I                InMux                          0              3331   1800  RISE       1
I__309/O                InMux                        259              3590   1800  RISE       1
I__311/I                CascadeMux                     0              3590   1800  RISE       1
I__311/O                CascadeMux                     0              3590   1800  RISE       1
delay_5_LC_5_3_5/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_5_3_4/lcout
Path End         : delay_4_LC_5_3_4/in2
Capture Clock    : delay_4_LC_5_3_4/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1674  RISE       2
I__297/I                LocalMux                       0              3001   1674  RISE       1
I__297/O                LocalMux                     330              3331   1674  RISE       1
I__299/I                InMux                          0              3331   1674  RISE       1
I__299/O                InMux                        259              3590   1674  RISE       1
I__301/I                CascadeMux                     0              3590   1674  RISE       1
I__301/O                CascadeMux                     0              3590   1674  RISE       1
delay_4_LC_5_3_4/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_5_3_3/lcout
Path End         : delay_3_LC_5_3_3/in2
Capture Clock    : delay_3_LC_5_3_3/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1548  RISE       2
I__290/I                LocalMux                       0              3001   1548  RISE       1
I__290/O                LocalMux                     330              3331   1548  RISE       1
I__292/I                InMux                          0              3331   1548  RISE       1
I__292/O                InMux                        259              3590   1548  RISE       1
I__294/I                CascadeMux                     0              3590   1548  RISE       1
I__294/O                CascadeMux                     0              3590   1548  RISE       1
delay_3_LC_5_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_5_3_1/lcout
Path End         : delay_1_LC_5_3_1/in2
Capture Clock    : delay_1_LC_5_3_1/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1295  RISE       2
I__285/I                LocalMux                       0              3001   1295  RISE       1
I__285/O                LocalMux                     330              3331   1295  RISE       1
I__287/I                InMux                          0              3331   1295  RISE       1
I__287/O                InMux                        259              3590   1295  RISE       1
I__289/I                CascadeMux                     0              3590   1295  RISE       1
I__289/O                CascadeMux                     0              3590   1295  RISE       1
delay_1_LC_5_3_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_0_LC_5_3_0/in2
Capture Clock    : delay_0_LC_5_3_0/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1169  RISE       2
I__275/I                LocalMux                       0              3001   1169  RISE       1
I__275/O                LocalMux                     330              3331   1169  RISE       1
I__277/I                InMux                          0              3331   1169  RISE       1
I__277/O                InMux                        259              3590   1169  RISE       1
I__279/I                CascadeMux                     0              3590   1169  RISE       1
I__279/O                CascadeMux                     0              3590   1169  RISE       1
delay_0_LC_5_3_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_2_LC_2_1_6/in2
Capture Clock    : BIT_2_LC_2_1_6/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__88/I               LocalMux                       0              3001   3371  RISE       1
I__88/O               LocalMux                     330              3331   3371  RISE       1
I__92/I               InMux                          0              3331   3399  RISE       1
I__92/O               InMux                        259              3590   3399  RISE       1
I__99/I               CascadeMux                     0              3590   3399  RISE       1
I__99/O               CascadeMux                     0              3590   3399  RISE       1
BIT_2_LC_2_1_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_4_LC_2_1_0/in2
Capture Clock    : BIT_4_LC_2_1_0/clk
Setup Constraint : 4900p
Path slack       : 3400p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -372
----------------------------------------   ---- 
End-of-path required time (ps)             6990

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__88/I               LocalMux                       0              3001   3371  RISE       1
I__88/O               LocalMux                     330              3331   3371  RISE       1
I__93/I               InMux                          0              3331   3399  RISE       1
I__93/O               InMux                        259              3590   3399  RISE       1
I__100/I              CascadeMux                     0              3590   3399  RISE       1
I__100/O              CascadeMux                     0              3590   3399  RISE       1
BIT_4_LC_2_1_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   3399  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_0_LC_2_1_7/in3
Capture Clock    : BIT_0_LC_2_1_7/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__101/I              LocalMux                       0              3001   3301  RISE       1
I__101/O              LocalMux                     330              3331   3301  RISE       1
I__103/I              InMux                          0              3331   3497  RISE       1
I__103/O              InMux                        259              3590   3497  RISE       1
BIT_0_LC_2_1_7/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_6_LC_2_1_5/in3
Capture Clock    : BIT_6_LC_2_1_5/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__101/I              LocalMux                       0              3001   3301  RISE       1
I__101/O              LocalMux                     330              3331   3301  RISE       1
I__106/I              InMux                          0              3331   3497  RISE       1
I__106/O              InMux                        259              3590   3497  RISE       1
BIT_6_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_1_LC_1_3_3/in3
Capture Clock    : BIT_1_LC_1_3_3/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__102/I              LocalMux                       0              3001   3301  RISE       1
I__102/O              LocalMux                     330              3331   3301  RISE       1
I__107/I              InMux                          0              3331   3497  RISE       1
I__107/O              InMux                        259              3590   3497  RISE       1
BIT_1_LC_1_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_3_LC_1_3_5/in3
Capture Clock    : BIT_3_LC_1_3_5/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__102/I              LocalMux                       0              3001   3301  RISE       1
I__102/O              LocalMux                     330              3331   3301  RISE       1
I__108/I              InMux                          0              3331   3497  RISE       1
I__108/O              InMux                        259              3590   3497  RISE       1
BIT_3_LC_1_3_5/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_5_LC_1_3_7/in3
Capture Clock    : BIT_5_LC_1_3_7/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3301  RISE       8
I__102/I              LocalMux                       0              3001   3301  RISE       1
I__102/O              LocalMux                     330              3331   3301  RISE       1
I__109/I              InMux                          0              3331   3497  RISE       1
I__109/O              InMux                        259              3590   3497  RISE       1
BIT_5_LC_1_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_7_LC_1_3_4/in3
Capture Clock    : BIT_7_LC_1_3_4/clk
Setup Constraint : 4900p
Path slack       : 3498p

Capture Clock Arrival Time (top|CLK:R#2)   4900
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -274
----------------------------------------   ---- 
End-of-path required time (ps)             7088

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3371  RISE       8
I__90/I               LocalMux                       0              3001   3497  RISE       1
I__90/O               LocalMux                     330              3331   3497  RISE       1
I__98/I               InMux                          0              3331   3497  RISE       1
I__98/O               InMux                        259              3590   3497  RISE       1
BIT_7_LC_1_3_4/in3    LogicCell40_SEQ_MODE_1000      0              3590   3497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_2_1_7/lcout
Path End         : LED0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6302
---------------------------------------   ---- 
End-of-path arrival time (ps)             9303
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_2_1_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__122/I                        Odrv12                         0              3001   +INF  RISE       1
I__122/O                        Odrv12                       491              3492   +INF  RISE       1
I__123/I                        Sp12to4                        0              3492   +INF  RISE       1
I__123/O                        Sp12to4                      428              3920   +INF  RISE       1
I__124/I                        Span4Mux_s0_v                  0              3920   +INF  RISE       1
I__124/O                        Span4Mux_s0_v                203              4124   +INF  RISE       1
I__125/I                        LocalMux                       0              4124   +INF  RISE       1
I__125/O                        LocalMux                     330              4453   +INF  RISE       1
I__126/I                        IoInMux                        0              4453   +INF  RISE       1
I__126/O                        IoInMux                      259              4713   +INF  RISE       1
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4713   +INF  RISE       1
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6950   +INF  FALL       1
LED0_obuf_iopad/DIN             IO_PAD                         0              6950   +INF  FALL       1
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9303   +INF  FALL       1
LED0                            top                            0              9303   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_2_1_6/lcout
Path End         : LED2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_2_1_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__127/I                        Odrv4                          0              3001   +INF  RISE       1
I__127/O                        Odrv4                        351              3352   +INF  RISE       1
I__128/I                        IoSpan4Mux                     0              3352   +INF  RISE       1
I__128/O                        IoSpan4Mux                   288              3640   +INF  RISE       1
I__129/I                        LocalMux                       0              3640   +INF  RISE       1
I__129/O                        LocalMux                     330              3969   +INF  RISE       1
I__130/I                        IoInMux                        0              3969   +INF  RISE       1
I__130/O                        IoInMux                      259              4229   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED2                            top                            0              8819   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_1_5/lcout
Path End         : LED6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5180
---------------------------------------   ---- 
End-of-path arrival time (ps)             8181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_1_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__131/I                        LocalMux                       0              3001   +INF  RISE       1
I__131/O                        LocalMux                     330              3331   +INF  RISE       1
I__132/I                        IoInMux                        0              3331   +INF  RISE       1
I__132/O                        IoInMux                      259              3590   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
LED6                            top                            0              8181   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_2_1_0/lcout
Path End         : LED4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_2_1_0/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__64/I                         Odrv4                          0              3001   +INF  RISE       1
I__64/O                         Odrv4                        351              3352   +INF  RISE       1
I__65/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__65/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__66/I                         LocalMux                       0              3640   +INF  RISE       1
I__66/O                         LocalMux                     330              3969   +INF  RISE       1
I__67/I                         IoInMux                        0              3969   +INF  RISE       1
I__67/O                         IoInMux                      259              4229   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED4                            top                            0              8819   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_3_7/lcout
Path End         : LED5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__68/I                         Odrv4                          0              3001   +INF  RISE       1
I__68/O                         Odrv4                        351              3352   +INF  RISE       1
I__69/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__69/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__70/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__70/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__71/I                         LocalMux                       0              3927   +INF  RISE       1
I__71/O                         LocalMux                     330              4257   +INF  RISE       1
I__72/I                         IoInMux                        0              4257   +INF  RISE       1
I__72/O                         IoInMux                      259              4516   +INF  RISE       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED5                            top                            0              9107   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_3_5/lcout
Path End         : LED3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__73/I                         Odrv4                          0              3001   +INF  RISE       1
I__73/O                         Odrv4                        351              3352   +INF  RISE       1
I__74/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__74/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__75/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__75/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__76/I                         LocalMux                       0              3927   +INF  RISE       1
I__76/O                         LocalMux                     330              4257   +INF  RISE       1
I__77/I                         IoInMux                        0              4257   +INF  RISE       1
I__77/O                         IoInMux                      259              4516   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED3                            top                            0              9107   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_1_3_4/lcout
Path End         : LED7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_1_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__78/I                         Odrv4                          0              3001   +INF  RISE       1
I__78/O                         Odrv4                        351              3352   +INF  RISE       1
I__79/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__79/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__80/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__80/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__81/I                         LocalMux                       0              3927   +INF  RISE       1
I__81/O                         LocalMux                     330              4257   +INF  RISE       1
I__82/I                         IoInMux                        0              4257   +INF  RISE       1
I__82/O                         IoInMux                      259              4516   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED7                            top                            0              9107   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_3_3/lcout
Path End         : LED1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6029
---------------------------------------   ---- 
End-of-path arrival time (ps)             9030
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_3_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__83/I                         Odrv4                          0              3001   +INF  RISE       1
I__83/O                         Odrv4                        351              3352   +INF  RISE       1
I__84/I                         Span4Mux_v                     0              3352   +INF  RISE       1
I__84/O                         Span4Mux_v                   351              3703   +INF  RISE       1
I__85/I                         Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__85/O                         Span4Mux_s0_h                147              3850   +INF  RISE       1
I__86/I                         LocalMux                       0              3850   +INF  RISE       1
I__86/O                         LocalMux                     330              4180   +INF  RISE       1
I__87/I                         IoInMux                        0              4180   +INF  RISE       1
I__87/O                         IoInMux                      259              4439   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
LED1                            top                            0              9030   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_14_LC_5_4_6/lcout
Path End         : delay_14_LC_5_4_6/in1
Capture Clock    : delay_14_LC_5_4_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_14_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__352/I                 LocalMux                       0              3001   1066  FALL       1
I__352/O                 LocalMux                     309              3310   1066  FALL       1
I__353/I                 InMux                          0              3310   1066  FALL       1
I__353/O                 InMux                        217              3527   1066  FALL       1
delay_14_LC_5_4_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_5_4_5/lcout
Path End         : delay_13_LC_5_4_5/in2
Capture Clock    : delay_13_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__359/I                 LocalMux                       0              3001   1066  FALL       1
I__359/O                 LocalMux                     309              3310   1066  FALL       1
I__360/I                 InMux                          0              3310   1066  FALL       1
I__360/O                 InMux                        217              3527   1066  FALL       1
I__362/I                 CascadeMux                     0              3527   1066  FALL       1
I__362/O                 CascadeMux                     0              3527   1066  FALL       1
delay_13_LC_5_4_5/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_5_4_4/lcout
Path End         : delay_12_LC_5_4_4/in2
Capture Clock    : delay_12_LC_5_4_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__348/I                 LocalMux                       0              3001   1066  FALL       1
I__348/O                 LocalMux                     309              3310   1066  FALL       1
I__349/I                 InMux                          0              3310   1066  FALL       1
I__349/O                 InMux                        217              3527   1066  FALL       1
I__351/I                 CascadeMux                     0              3527   1066  FALL       1
I__351/O                 CascadeMux                     0              3527   1066  FALL       1
delay_12_LC_5_4_4/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_11_LC_5_4_3/lcout
Path End         : delay_11_LC_5_4_3/in1
Capture Clock    : delay_11_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_11_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__356/I                 LocalMux                       0              3001   1066  FALL       1
I__356/O                 LocalMux                     309              3310   1066  FALL       1
I__357/I                 InMux                          0              3310   1066  FALL       1
I__357/O                 InMux                        217              3527   1066  FALL       1
delay_11_LC_5_4_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_5_4_2/lcout
Path End         : delay_10_LC_5_4_2/in2
Capture Clock    : delay_10_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__338/I                 LocalMux                       0              3001   1066  FALL       1
I__338/O                 LocalMux                     309              3310   1066  FALL       1
I__340/I                 InMux                          0              3310   1066  FALL       1
I__340/O                 InMux                        217              3527   1066  FALL       1
I__342/I                 CascadeMux                     0              3527   1066  FALL       1
I__342/O                 CascadeMux                     0              3527   1066  FALL       1
delay_10_LC_5_4_2/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_9_LC_5_4_1/lcout
Path End         : delay_9_LC_5_4_1/in1
Capture Clock    : delay_9_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_9_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__333/I                LocalMux                       0              3001   1066  FALL       1
I__333/O                LocalMux                     309              3310   1066  FALL       1
I__335/I                InMux                          0              3310   1066  FALL       1
I__335/O                InMux                        217              3527   1066  FALL       1
delay_9_LC_5_4_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_5_4_0/lcout
Path End         : delay_8_LC_5_4_0/in2
Capture Clock    : delay_8_LC_5_4_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__328/I                LocalMux                       0              3001   1066  FALL       1
I__328/O                LocalMux                     309              3310   1066  FALL       1
I__330/I                InMux                          0              3310   1066  FALL       1
I__330/O                InMux                        217              3527   1066  FALL       1
I__332/I                CascadeMux                     0              3527   1066  FALL       1
I__332/O                CascadeMux                     0              3527   1066  FALL       1
delay_8_LC_5_4_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_5_3_7/lcout
Path End         : delay_7_LC_5_3_7/in2
Capture Clock    : delay_7_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__343/I                LocalMux                       0              3001   1066  FALL       1
I__343/O                LocalMux                     309              3310   1066  FALL       1
I__345/I                InMux                          0              3310   1066  FALL       1
I__345/O                InMux                        217              3527   1066  FALL       1
I__347/I                CascadeMux                     0              3527   1066  FALL       1
I__347/O                CascadeMux                     0              3527   1066  FALL       1
delay_7_LC_5_3_7/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_5_3_6/lcout
Path End         : delay_6_LC_5_3_6/in2
Capture Clock    : delay_6_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__302/I                LocalMux                       0              3001   1066  FALL       1
I__302/O                LocalMux                     309              3310   1066  FALL       1
I__304/I                InMux                          0              3310   1066  FALL       1
I__304/O                InMux                        217              3527   1066  FALL       1
I__306/I                CascadeMux                     0              3527   1066  FALL       1
I__306/O                CascadeMux                     0              3527   1066  FALL       1
delay_6_LC_5_3_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_5_3_5/lcout
Path End         : delay_5_LC_5_3_5/in2
Capture Clock    : delay_5_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__307/I                LocalMux                       0              3001   1066  FALL       1
I__307/O                LocalMux                     309              3310   1066  FALL       1
I__309/I                InMux                          0              3310   1066  FALL       1
I__309/O                InMux                        217              3527   1066  FALL       1
I__311/I                CascadeMux                     0              3527   1066  FALL       1
I__311/O                CascadeMux                     0              3527   1066  FALL       1
delay_5_LC_5_3_5/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_5_3_4/lcout
Path End         : delay_4_LC_5_3_4/in2
Capture Clock    : delay_4_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__297/I                LocalMux                       0              3001   1066  FALL       1
I__297/O                LocalMux                     309              3310   1066  FALL       1
I__299/I                InMux                          0              3310   1066  FALL       1
I__299/O                InMux                        217              3527   1066  FALL       1
I__301/I                CascadeMux                     0              3527   1066  FALL       1
I__301/O                CascadeMux                     0              3527   1066  FALL       1
delay_4_LC_5_3_4/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_5_3_3/lcout
Path End         : delay_3_LC_5_3_3/in2
Capture Clock    : delay_3_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__290/I                LocalMux                       0              3001   1066  FALL       1
I__290/O                LocalMux                     309              3310   1066  FALL       1
I__292/I                InMux                          0              3310   1066  FALL       1
I__292/O                InMux                        217              3527   1066  FALL       1
I__294/I                CascadeMux                     0              3527   1066  FALL       1
I__294/O                CascadeMux                     0              3527   1066  FALL       1
delay_3_LC_5_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_2_LC_5_3_2/lcout
Path End         : delay_2_LC_5_3_2/in1
Capture Clock    : delay_2_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_2_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__280/I                LocalMux                       0              3001   1066  FALL       1
I__280/O                LocalMux                     309              3310   1066  FALL       1
I__282/I                InMux                          0              3310   1066  FALL       1
I__282/O                InMux                        217              3527   1066  FALL       1
delay_2_LC_5_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_5_3_1/lcout
Path End         : delay_1_LC_5_3_1/in2
Capture Clock    : delay_1_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__285/I                LocalMux                       0              3001   1066  FALL       1
I__285/O                LocalMux                     309              3310   1066  FALL       1
I__287/I                InMux                          0              3310   1066  FALL       1
I__287/O                InMux                        217              3527   1066  FALL       1
I__289/I                CascadeMux                     0              3527   1066  FALL       1
I__289/O                CascadeMux                     0              3527   1066  FALL       1
delay_1_LC_5_3_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_0_LC_5_3_0/in2
Capture Clock    : delay_0_LC_5_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__275/I                LocalMux                       0              3001   1066  FALL       1
I__275/O                LocalMux                     309              3310   1066  FALL       1
I__277/I                InMux                          0              3310   1066  FALL       1
I__277/O                InMux                        217              3527   1066  FALL       1
I__279/I                CascadeMux                     0              3527   1066  FALL       1
I__279/O                CascadeMux                     0              3527   1066  FALL       1
delay_0_LC_5_3_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_0_LC_2_1_7/in1
Capture Clock    : BIT_0_LC_2_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__88/I               LocalMux                       0              3001   1066  FALL       1
I__88/O               LocalMux                     309              3310   1066  FALL       1
I__91/I               InMux                          0              3310   1066  FALL       1
I__91/O               InMux                        217              3527   1066  FALL       1
BIT_0_LC_2_1_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_0_LC_2_1_7/in3
Capture Clock    : BIT_0_LC_2_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__101/I              LocalMux                       0              3001   1066  FALL       1
I__101/O              LocalMux                     309              3310   1066  FALL       1
I__103/I              InMux                          0              3310   1066  FALL       1
I__103/O              InMux                        217              3527   1066  FALL       1
BIT_0_LC_2_1_7/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_0_LC_2_1_7/in0
Capture Clock    : BIT_0_LC_2_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__111/I              LocalMux                       0              3001   1066  FALL       1
I__111/O              LocalMux                     309              3310   1066  FALL       1
I__113/I              InMux                          0              3310   1066  FALL       1
I__113/O              InMux                        217              3527   1066  FALL       1
BIT_0_LC_2_1_7/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_1_LC_1_3_3/in1
Capture Clock    : BIT_1_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__89/I               LocalMux                       0              3001   1066  FALL       1
I__89/O               LocalMux                     309              3310   1066  FALL       1
I__95/I               InMux                          0              3310   1066  FALL       1
I__95/O               InMux                        217              3527   1066  FALL       1
BIT_1_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_7_LC_1_3_4/in3
Capture Clock    : BIT_7_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__90/I               LocalMux                       0              3001   1066  FALL       1
I__90/O               LocalMux                     309              3310   1066  FALL       1
I__98/I               InMux                          0              3310   1066  FALL       1
I__98/O               InMux                        217              3527   1066  FALL       1
BIT_7_LC_1_3_4/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_2_LC_2_1_6/in2
Capture Clock    : BIT_2_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__88/I               LocalMux                       0              3001   1066  FALL       1
I__88/O               LocalMux                     309              3310   1066  FALL       1
I__92/I               InMux                          0              3310   1066  FALL       1
I__92/O               InMux                        217              3527   1066  FALL       1
I__99/I               CascadeMux                     0              3527   1066  FALL       1
I__99/O               CascadeMux                     0              3527   1066  FALL       1
BIT_2_LC_2_1_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_4_LC_2_1_0/in2
Capture Clock    : BIT_4_LC_2_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__88/I               LocalMux                       0              3001   1066  FALL       1
I__88/O               LocalMux                     309              3310   1066  FALL       1
I__93/I               InMux                          0              3310   1066  FALL       1
I__93/O               InMux                        217              3527   1066  FALL       1
I__100/I              CascadeMux                     0              3527   1066  FALL       1
I__100/O              CascadeMux                     0              3527   1066  FALL       1
BIT_4_LC_2_1_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_6_LC_2_1_5/in1
Capture Clock    : BIT_6_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__88/I               LocalMux                       0              3001   1066  FALL       1
I__88/O               LocalMux                     309              3310   1066  FALL       1
I__94/I               InMux                          0              3310   1066  FALL       1
I__94/O               InMux                        217              3527   1066  FALL       1
BIT_6_LC_2_1_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_3_LC_1_3_5/in1
Capture Clock    : BIT_3_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__89/I               LocalMux                       0              3001   1066  FALL       1
I__89/O               LocalMux                     309              3310   1066  FALL       1
I__96/I               InMux                          0              3310   1066  FALL       1
I__96/O               InMux                        217              3527   1066  FALL       1
BIT_3_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_2_7/lcout
Path End         : BIT_5_LC_1_3_7/in1
Capture Clock    : BIT_5_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__89/I               LocalMux                       0              3001   1066  FALL       1
I__89/O               LocalMux                     309              3310   1066  FALL       1
I__97/I               InMux                          0              3310   1066  FALL       1
I__97/O               InMux                        217              3527   1066  FALL       1
BIT_5_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_1_LC_1_3_3/in3
Capture Clock    : BIT_1_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__102/I              LocalMux                       0              3001   1066  FALL       1
I__102/O              LocalMux                     309              3310   1066  FALL       1
I__107/I              InMux                          0              3310   1066  FALL       1
I__107/O              InMux                        217              3527   1066  FALL       1
BIT_1_LC_1_3_3/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_2_LC_2_1_6/in0
Capture Clock    : BIT_2_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__101/I              LocalMux                       0              3001   1066  FALL       1
I__101/O              LocalMux                     309              3310   1066  FALL       1
I__104/I              InMux                          0              3310   1066  FALL       1
I__104/O              InMux                        217              3527   1066  FALL       1
BIT_2_LC_2_1_6/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_4_LC_2_1_0/in0
Capture Clock    : BIT_4_LC_2_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__101/I              LocalMux                       0              3001   1066  FALL       1
I__101/O              LocalMux                     309              3310   1066  FALL       1
I__105/I              InMux                          0              3310   1066  FALL       1
I__105/O              InMux                        217              3527   1066  FALL       1
BIT_4_LC_2_1_0/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_6_LC_2_1_5/in3
Capture Clock    : BIT_6_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__101/I              LocalMux                       0              3001   1066  FALL       1
I__101/O              LocalMux                     309              3310   1066  FALL       1
I__106/I              InMux                          0              3310   1066  FALL       1
I__106/O              InMux                        217              3527   1066  FALL       1
BIT_6_LC_2_1_5/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_3_LC_1_3_5/in3
Capture Clock    : BIT_3_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__102/I              LocalMux                       0              3001   1066  FALL       1
I__102/O              LocalMux                     309              3310   1066  FALL       1
I__108/I              InMux                          0              3310   1066  FALL       1
I__108/O              InMux                        217              3527   1066  FALL       1
BIT_3_LC_1_3_5/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_5_LC_1_3_7/in3
Capture Clock    : BIT_5_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__102/I              LocalMux                       0              3001   1066  FALL       1
I__102/O              LocalMux                     309              3310   1066  FALL       1
I__109/I              InMux                          0              3310   1066  FALL       1
I__109/O              InMux                        217              3527   1066  FALL       1
BIT_5_LC_1_3_7/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_2_3/lcout
Path End         : BIT_7_LC_1_3_4/in0
Capture Clock    : BIT_7_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_2_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__102/I              LocalMux                       0              3001   1066  FALL       1
I__102/O              LocalMux                     309              3310   1066  FALL       1
I__110/I              InMux                          0              3310   1066  FALL       1
I__110/O              InMux                        217              3527   1066  FALL       1
BIT_7_LC_1_3_4/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_1_LC_1_3_3/in0
Capture Clock    : BIT_1_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__112/I              LocalMux                       0              3001   1066  FALL       1
I__112/O              LocalMux                     309              3310   1066  FALL       1
I__117/I              InMux                          0              3310   1066  FALL       1
I__117/O              InMux                        217              3527   1066  FALL       1
BIT_1_LC_1_3_3/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_2_LC_2_1_6/in1
Capture Clock    : BIT_2_LC_2_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__111/I              LocalMux                       0              3001   1066  FALL       1
I__111/O              LocalMux                     309              3310   1066  FALL       1
I__114/I              InMux                          0              3310   1066  FALL       1
I__114/O              InMux                        217              3527   1066  FALL       1
BIT_2_LC_2_1_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_4_LC_2_1_0/in1
Capture Clock    : BIT_4_LC_2_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__111/I              LocalMux                       0              3001   1066  FALL       1
I__111/O              LocalMux                     309              3310   1066  FALL       1
I__115/I              InMux                          0              3310   1066  FALL       1
I__115/O              InMux                        217              3527   1066  FALL       1
BIT_4_LC_2_1_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_6_LC_2_1_5/in0
Capture Clock    : BIT_6_LC_2_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__111/I              LocalMux                       0              3001   1066  FALL       1
I__111/O              LocalMux                     309              3310   1066  FALL       1
I__116/I              InMux                          0              3310   1066  FALL       1
I__116/O              InMux                        217              3527   1066  FALL       1
BIT_6_LC_2_1_5/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_3_LC_1_3_5/in0
Capture Clock    : BIT_3_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__112/I              LocalMux                       0              3001   1066  FALL       1
I__112/O              LocalMux                     309              3310   1066  FALL       1
I__118/I              InMux                          0              3310   1066  FALL       1
I__118/O              InMux                        217              3527   1066  FALL       1
BIT_3_LC_1_3_5/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_5_LC_1_3_7/in0
Capture Clock    : BIT_5_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__112/I              LocalMux                       0              3001   1066  FALL       1
I__112/O              LocalMux                     309              3310   1066  FALL       1
I__119/I              InMux                          0              3310   1066  FALL       1
I__119/O              InMux                        217              3527   1066  FALL       1
BIT_5_LC_1_3_7/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_2_1/lcout
Path End         : BIT_7_LC_1_3_4/in1
Capture Clock    : BIT_7_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__366/I                                          ClkMux                         0              2153  RISE       1
I__366/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_2_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__112/I              LocalMux                       0              3001   1066  FALL       1
I__112/O              LocalMux                     309              3310   1066  FALL       1
I__120/I              InMux                          0              3310   1066  FALL       1
I__120/O              InMux                        217              3527   1066  FALL       1
BIT_7_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_5_4_5/lcout
Path End         : delay_14_LC_5_4_6/in3
Capture Clock    : delay_14_LC_5_4_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_5_4_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__359/I                    LocalMux                       0              3001   1066  FALL       1
I__359/O                    LocalMux                     309              3310   1066  FALL       1
I__360/I                    InMux                          0              3310   1066  FALL       1
I__360/O                    InMux                        217              3527   1066  FALL       1
I__362/I                    CascadeMux                     0              3527   1066  FALL       1
I__362/O                    CascadeMux                     0              3527   1066  FALL       1
delay_13_LC_5_4_5/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_13_LC_5_4_5/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       1
I__370/I                    InMux                          0              3661   1417  FALL       1
I__370/O                    InMux                        217              3878   1417  FALL       1
delay_14_LC_5_4_6/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_5_4_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_5_4_4/lcout
Path End         : delay_13_LC_5_4_5/in3
Capture Clock    : delay_13_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_5_4_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__348/I                    LocalMux                       0              3001   1066  FALL       1
I__348/O                    LocalMux                     309              3310   1066  FALL       1
I__349/I                    InMux                          0              3310   1066  FALL       1
I__349/O                    InMux                        217              3527   1066  FALL       1
I__351/I                    CascadeMux                     0              3527   1066  FALL       1
I__351/O                    CascadeMux                     0              3527   1066  FALL       1
delay_12_LC_5_4_4/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_12_LC_5_4_4/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__264/I                    InMux                          0              3661   1417  FALL       1
I__264/O                    InMux                        217              3878   1417  FALL       1
delay_13_LC_5_4_5/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_5_4_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_5_4_2/lcout
Path End         : delay_11_LC_5_4_3/in3
Capture Clock    : delay_11_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_5_4_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__338/I                    LocalMux                       0              3001   1066  FALL       1
I__338/O                    LocalMux                     309              3310   1066  FALL       1
I__340/I                    InMux                          0              3310   1066  FALL       1
I__340/O                    InMux                        217              3527   1066  FALL       1
I__342/I                    CascadeMux                     0              3527   1066  FALL       1
I__342/O                    CascadeMux                     0              3527   1066  FALL       1
delay_10_LC_5_4_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_10_LC_5_4_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__266/I                    InMux                          0              3661   1417  FALL       1
I__266/O                    InMux                        217              3878   1417  FALL       1
delay_11_LC_5_4_3/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_5_4_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_5_4_0/lcout
Path End         : delay_9_LC_5_4_1/in3
Capture Clock    : delay_9_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_5_4_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__328/I                   LocalMux                       0              3001   1066  FALL       1
I__328/O                   LocalMux                     309              3310   1066  FALL       1
I__330/I                   InMux                          0              3310   1066  FALL       1
I__330/O                   InMux                        217              3527   1066  FALL       1
I__332/I                   CascadeMux                     0              3527   1066  FALL       1
I__332/O                   CascadeMux                     0              3527   1066  FALL       1
delay_8_LC_5_4_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_8_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__268/I                   InMux                          0              3661   1417  FALL       1
I__268/O                   InMux                        217              3878   1417  FALL       1
delay_9_LC_5_4_1/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_5_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_5_3_6/lcout
Path End         : delay_7_LC_5_3_7/in3
Capture Clock    : delay_7_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_5_3_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__302/I                   LocalMux                       0              3001   1066  FALL       1
I__302/O                   LocalMux                     309              3310   1066  FALL       1
I__304/I                   InMux                          0              3310   1066  FALL       1
I__304/O                   InMux                        217              3527   1066  FALL       1
I__306/I                   CascadeMux                     0              3527   1066  FALL       1
I__306/O                   CascadeMux                     0              3527   1066  FALL       1
delay_6_LC_5_3_6/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_6_LC_5_3_6/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__270/I                   InMux                          0              3661   1417  FALL       1
I__270/O                   InMux                        217              3878   1417  FALL       1
delay_7_LC_5_3_7/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_5_3_5/lcout
Path End         : delay_6_LC_5_3_6/in3
Capture Clock    : delay_6_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__307/I                   LocalMux                       0              3001   1066  FALL       1
I__307/O                   LocalMux                     309              3310   1066  FALL       1
I__309/I                   InMux                          0              3310   1066  FALL       1
I__309/O                   InMux                        217              3527   1066  FALL       1
I__311/I                   CascadeMux                     0              3527   1066  FALL       1
I__311/O                   CascadeMux                     0              3527   1066  FALL       1
delay_5_LC_5_3_5/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_5_LC_5_3_5/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__271/I                   InMux                          0              3661   1417  FALL       1
I__271/O                   InMux                        217              3878   1417  FALL       1
delay_6_LC_5_3_6/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_5_3_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_5_3_4/lcout
Path End         : delay_5_LC_5_3_5/in3
Capture Clock    : delay_5_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_5_3_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__297/I                   LocalMux                       0              3001   1066  FALL       1
I__297/O                   LocalMux                     309              3310   1066  FALL       1
I__299/I                   InMux                          0              3310   1066  FALL       1
I__299/O                   InMux                        217              3527   1066  FALL       1
I__301/I                   CascadeMux                     0              3527   1066  FALL       1
I__301/O                   CascadeMux                     0              3527   1066  FALL       1
delay_4_LC_5_3_4/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_4_LC_5_3_4/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__272/I                   InMux                          0              3661   1417  FALL       1
I__272/O                   InMux                        217              3878   1417  FALL       1
delay_5_LC_5_3_5/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_5_3_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_5_3_3/lcout
Path End         : delay_4_LC_5_3_4/in3
Capture Clock    : delay_4_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_5_3_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__290/I                   LocalMux                       0              3001   1066  FALL       1
I__290/O                   LocalMux                     309              3310   1066  FALL       1
I__292/I                   InMux                          0              3310   1066  FALL       1
I__292/O                   InMux                        217              3527   1066  FALL       1
I__294/I                   CascadeMux                     0              3527   1066  FALL       1
I__294/O                   CascadeMux                     0              3527   1066  FALL       1
delay_3_LC_5_3_3/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_3_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__163/I                   InMux                          0              3661   1417  FALL       1
I__163/O                   InMux                        217              3878   1417  FALL       1
delay_4_LC_5_3_4/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_5_3_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_5_3_1/lcout
Path End         : delay_2_LC_5_3_2/in3
Capture Clock    : delay_2_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_5_3_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__285/I                   LocalMux                       0              3001   1066  FALL       1
I__285/O                   LocalMux                     309              3310   1066  FALL       1
I__287/I                   InMux                          0              3310   1066  FALL       1
I__287/O                   InMux                        217              3527   1066  FALL       1
I__289/I                   CascadeMux                     0              3527   1066  FALL       1
I__289/O                   CascadeMux                     0              3527   1066  FALL       1
delay_1_LC_5_3_1/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__165/I                   InMux                          0              3661   1417  FALL       1
I__165/O                   InMux                        217              3878   1417  FALL       1
delay_2_LC_5_3_2/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_5_3_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_5_3_0/lcout
Path End         : delay_1_LC_5_3_1/in3
Capture Clock    : delay_1_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_5_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__275/I                   LocalMux                       0              3001   1066  FALL       1
I__275/O                   LocalMux                     309              3310   1066  FALL       1
I__277/I                   InMux                          0              3310   1066  FALL       1
I__277/O                   InMux                        217              3527   1066  FALL       1
I__279/I                   CascadeMux                     0              3527   1066  FALL       1
I__279/O                   CascadeMux                     0              3527   1066  FALL       1
delay_0_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_0_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
I__166/I                   InMux                          0              3661   1417  FALL       1
I__166/O                   InMux                        217              3878   1417  FALL       1
delay_1_LC_5_3_1/in3       LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_5_4_2/lcout
Path End         : delay_12_LC_5_4_4/in3
Capture Clock    : delay_12_LC_5_4_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_5_4_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__338/I                    LocalMux                       0              3001   1066  FALL       1
I__338/O                    LocalMux                     309              3310   1066  FALL       1
I__340/I                    InMux                          0              3310   1066  FALL       1
I__340/O                    InMux                        217              3527   1066  FALL       1
I__342/I                    CascadeMux                     0              3527   1066  FALL       1
I__342/O                    CascadeMux                     0              3527   1066  FALL       1
delay_10_LC_5_4_2/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_10_LC_5_4_2/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
delay_11_LC_5_4_3/carryin   LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
delay_11_LC_5_4_3/carryout  LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__265/I                    InMux                          0              3766   1522  FALL       1
I__265/O                    InMux                        217              3983   1522  FALL       1
delay_12_LC_5_4_4/in3       LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_5_4_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_5_4_0/lcout
Path End         : delay_10_LC_5_4_2/in3
Capture Clock    : delay_10_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_5_4_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__328/I                   LocalMux                       0              3001   1066  FALL       1
I__328/O                   LocalMux                     309              3310   1066  FALL       1
I__330/I                   InMux                          0              3310   1066  FALL       1
I__330/O                   InMux                        217              3527   1066  FALL       1
I__332/I                   CascadeMux                     0              3527   1066  FALL       1
I__332/O                   CascadeMux                     0              3527   1066  FALL       1
delay_8_LC_5_4_0/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_8_LC_5_4_0/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
delay_9_LC_5_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
delay_9_LC_5_4_1/carryout  LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__267/I                   InMux                          0              3766   1522  FALL       1
I__267/O                   InMux                        217              3983   1522  FALL       1
delay_10_LC_5_4_2/in3      LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_5_4_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_5_3_1/lcout
Path End         : delay_3_LC_5_3_3/in3
Capture Clock    : delay_3_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_5_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_5_3_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__285/I                   LocalMux                       0              3001   1066  FALL       1
I__285/O                   LocalMux                     309              3310   1066  FALL       1
I__287/I                   InMux                          0              3310   1066  FALL       1
I__287/O                   InMux                        217              3527   1066  FALL       1
I__289/I                   CascadeMux                     0              3527   1066  FALL       1
I__289/O                   CascadeMux                     0              3527   1066  FALL       1
delay_1_LC_5_3_1/in2       LogicCell40_SEQ_MODE_1000      0              3527   1417  FALL       1
delay_1_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    133              3661   1417  FALL       2
delay_2_LC_5_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
delay_2_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__164/I                   InMux                          0              3766   1522  FALL       1
I__164/O                   InMux                        217              3983   1522  FALL       1
delay_3_LC_5_3_3/in3       LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_5_3_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_5_3_7/lcout
Path End         : delay_8_LC_5_4_0/in3
Capture Clock    : delay_8_LC_5_4_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1052
---------------------------------------   ---- 
End-of-path arrival time (ps)             4053
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__369/I                                          ClkMux                         0              2153  RISE       1
I__369/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_5_3_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_5_3_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__343/I                        LocalMux                       0              3001   1066  FALL       1
I__343/O                        LocalMux                     309              3310   1066  FALL       1
I__345/I                        InMux                          0              3310   1066  FALL       1
I__345/O                        InMux                        217              3527   1066  FALL       1
I__347/I                        CascadeMux                     0              3527   1066  FALL       1
I__347/O                        CascadeMux                     0              3527   1066  FALL       1
delay_7_LC_5_3_7/in2            LogicCell40_SEQ_MODE_1000      0              3527   1592  FALL       1
delay_7_LC_5_3_7/carryout       LogicCell40_SEQ_MODE_1000    133              3661   1592  FALL       1
IN_MUX_bfv_5_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              3661   1592  FALL       1
IN_MUX_bfv_5_4_0_/carryinitout  ICE_CARRY_IN_MUX             175              3836   1592  FALL       2
I__269/I                        InMux                          0              3836   1592  FALL       1
I__269/O                        InMux                        217              4053   1592  FALL       1
delay_8_LC_5_4_0/in3            LogicCell40_SEQ_MODE_1000      0              4053   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__368/I                                          ClkMux                         0              2153  RISE       1
I__368/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_5_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_2_1_7/lcout
Path End         : LED0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6302
---------------------------------------   ---- 
End-of-path arrival time (ps)             9303
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_2_1_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_2_1_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__122/I                        Odrv12                         0              3001   +INF  RISE       1
I__122/O                        Odrv12                       491              3492   +INF  RISE       1
I__123/I                        Sp12to4                        0              3492   +INF  RISE       1
I__123/O                        Sp12to4                      428              3920   +INF  RISE       1
I__124/I                        Span4Mux_s0_v                  0              3920   +INF  RISE       1
I__124/O                        Span4Mux_s0_v                203              4124   +INF  RISE       1
I__125/I                        LocalMux                       0              4124   +INF  RISE       1
I__125/O                        LocalMux                     330              4453   +INF  RISE       1
I__126/I                        IoInMux                        0              4453   +INF  RISE       1
I__126/O                        IoInMux                      259              4713   +INF  RISE       1
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4713   +INF  RISE       1
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6950   +INF  FALL       1
LED0_obuf_iopad/DIN             IO_PAD                         0              6950   +INF  FALL       1
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9303   +INF  FALL       1
LED0                            top                            0              9303   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_2_1_6/lcout
Path End         : LED2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_2_1_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_2_1_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__127/I                        Odrv4                          0              3001   +INF  RISE       1
I__127/O                        Odrv4                        351              3352   +INF  RISE       1
I__128/I                        IoSpan4Mux                     0              3352   +INF  RISE       1
I__128/O                        IoSpan4Mux                   288              3640   +INF  RISE       1
I__129/I                        LocalMux                       0              3640   +INF  RISE       1
I__129/O                        LocalMux                     330              3969   +INF  RISE       1
I__130/I                        IoInMux                        0              3969   +INF  RISE       1
I__130/O                        IoInMux                      259              4229   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED2                            top                            0              8819   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_1_5/lcout
Path End         : LED6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5180
---------------------------------------   ---- 
End-of-path arrival time (ps)             8181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_1_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_1_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__131/I                        LocalMux                       0              3001   +INF  RISE       1
I__131/O                        LocalMux                     330              3331   +INF  RISE       1
I__132/I                        IoInMux                        0              3331   +INF  RISE       1
I__132/O                        IoInMux                      259              3590   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
LED6                            top                            0              8181   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_2_1_0/lcout
Path End         : LED4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__367/I                                          ClkMux                         0              2153  RISE       1
I__367/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_2_1_0/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_2_1_0/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__64/I                         Odrv4                          0              3001   +INF  RISE       1
I__64/O                         Odrv4                        351              3352   +INF  RISE       1
I__65/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__65/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__66/I                         LocalMux                       0              3640   +INF  RISE       1
I__66/O                         LocalMux                     330              3969   +INF  RISE       1
I__67/I                         IoInMux                        0              3969   +INF  RISE       1
I__67/O                         IoInMux                      259              4229   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED4                            top                            0              8819   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_3_7/lcout
Path End         : LED5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_3_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_3_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__68/I                         Odrv4                          0              3001   +INF  RISE       1
I__68/O                         Odrv4                        351              3352   +INF  RISE       1
I__69/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__69/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__70/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__70/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__71/I                         LocalMux                       0              3927   +INF  RISE       1
I__71/O                         LocalMux                     330              4257   +INF  RISE       1
I__72/I                         IoInMux                        0              4257   +INF  RISE       1
I__72/O                         IoInMux                      259              4516   +INF  RISE       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED5                            top                            0              9107   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_3_5/lcout
Path End         : LED3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_3_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_3_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__73/I                         Odrv4                          0              3001   +INF  RISE       1
I__73/O                         Odrv4                        351              3352   +INF  RISE       1
I__74/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__74/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__75/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__75/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__76/I                         LocalMux                       0              3927   +INF  RISE       1
I__76/O                         LocalMux                     330              4257   +INF  RISE       1
I__77/I                         IoInMux                        0              4257   +INF  RISE       1
I__77/O                         IoInMux                      259              4516   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED3                            top                            0              9107   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_1_3_4/lcout
Path End         : LED7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             9107
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_1_3_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_1_3_4/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__78/I                         Odrv4                          0              3001   +INF  RISE       1
I__78/O                         Odrv4                        351              3352   +INF  RISE       1
I__79/I                         IoSpan4Mux                     0              3352   +INF  RISE       1
I__79/O                         IoSpan4Mux                   288              3640   +INF  RISE       1
I__80/I                         IoSpan4Mux                     0              3640   +INF  RISE       1
I__80/O                         IoSpan4Mux                   288              3927   +INF  RISE       1
I__81/I                         LocalMux                       0              3927   +INF  RISE       1
I__81/O                         LocalMux                     330              4257   +INF  RISE       1
I__82/I                         IoInMux                        0              4257   +INF  RISE       1
I__82/O                         IoInMux                      259              4516   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4516   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6754   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0              6754   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9107   +INF  FALL       1
LED7                            top                            0              9107   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_3_3/lcout
Path End         : LED1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6029
---------------------------------------   ---- 
End-of-path arrival time (ps)             9030
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__363/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__363/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__364/I                                          GlobalMux                      0              1998  RISE       1
I__364/O                                          GlobalMux                    154              2153  RISE       1
I__365/I                                          ClkMux                         0              2153  RISE       1
I__365/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_3_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_3_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       1
I__83/I                         Odrv4                          0              3001   +INF  RISE       1
I__83/O                         Odrv4                        351              3352   +INF  RISE       1
I__84/I                         Span4Mux_v                     0              3352   +INF  RISE       1
I__84/O                         Span4Mux_v                   351              3703   +INF  RISE       1
I__85/I                         Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__85/O                         Span4Mux_s0_h                147              3850   +INF  RISE       1
I__86/I                         LocalMux                       0              3850   +INF  RISE       1
I__86/O                         LocalMux                     330              4180   +INF  RISE       1
I__87/I                         IoInMux                        0              4180   +INF  RISE       1
I__87/O                         IoInMux                      259              4439   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
LED1                            top                            0              9030   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

