// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BoomFrontend(
  input          clock,
                 reset,
                 auto_icache_master_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_icache_master_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0]  auto_icache_master_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_icache_master_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_icache_master_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]   auto_icache_master_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [127:0] auto_icache_master_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          io_cpu_fetchpacket_ready,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_0_bits_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_bits_debug_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_is_rvc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_0_bits_debug_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_is_sfb,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [4:0]   io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_edge_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_0_bits_pc_lob,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_1_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_1_bits_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_1_bits_debug_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_is_rvc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_1_bits_debug_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_is_sfb,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [4:0]   io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_edge_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_1_bits_pc_lob,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_2_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_2_bits_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_2_bits_debug_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_is_rvc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_2_bits_debug_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_is_sfb,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [4:0]   io_cpu_fetchpacket_bits_uops_2_bits_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_edge_inst,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_2_bits_pc_lob,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_2_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_2_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_2_bits_bp_debug_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_fetchpacket_bits_uops_2_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_2_bits_debug_fsrc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [4:0]   io_cpu_get_pc_0_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_get_pc_0_entry_cfi_idx_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [2:0]   io_cpu_get_pc_0_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [4:0]   io_cpu_get_pc_0_entry_ras_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_get_pc_0_entry_start_bank,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_get_pc_0_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_get_pc_0_com_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_get_pc_0_next_val,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_get_pc_0_next_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [4:0]   io_cpu_get_pc_1_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [2:0]   io_cpu_get_pc_1_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [7:0]   io_cpu_get_pc_1_entry_br_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_get_pc_1_entry_cfi_is_call,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_get_pc_1_entry_cfi_is_ret,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_get_pc_1_entry_start_bank,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [63:0]  io_cpu_get_pc_1_ghist_old_history,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_cpu_get_pc_1_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_get_pc_1_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_get_pc_1_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [4:0]   io_cpu_get_pc_1_ghist_ras_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [39:0]  io_cpu_get_pc_1_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_cpu_sfence_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_sfence_bits_rs1,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_sfence_bits_rs2,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [38:0]  io_cpu_sfence_bits_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [4:0]   io_cpu_brupdate_b2_uop_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [5:0]   io_cpu_brupdate_b2_uop_pc_lob,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_cpu_brupdate_b2_mispredict,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_brupdate_b2_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_redirect_flush,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_redirect_val,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [39:0]  io_cpu_redirect_pc,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [4:0]   io_cpu_redirect_ftq_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [63:0]  io_cpu_redirect_ghist_old_history,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_cpu_redirect_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_redirect_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_cpu_redirect_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [4:0]   io_cpu_redirect_ghist_ras_idx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_cpu_commit_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_cpu_commit_bits,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_cpu_flush_icache,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_req_ready,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_ptw_req_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output [26:0]  io_ptw_req_bits_bits_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  output         io_ptw_req_bits_bits_need_gpa,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_resp_valid,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_ae_ptw,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_ae_final,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pf,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_gf,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_hr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_hw,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_hx,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [43:0]  io_ptw_resp_bits_pte_ppn,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_resp_bits_pte_d,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_g,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_u,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_resp_bits_pte_v,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_resp_bits_level,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_resp_bits_homogeneous,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [3:0]   io_ptw_ptbr_mode,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_status_debug,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_status_prv,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_0_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_0_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_0_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_0_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_0_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_0_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_0_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_1_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_1_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_1_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_1_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_1_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_1_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_1_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_2_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_2_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_2_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_2_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_2_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_2_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_2_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_3_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_3_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_3_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_3_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_3_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_3_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_3_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_4_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_4_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_4_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_4_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_4_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_4_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_4_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_5_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_5_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_5_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_5_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_5_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_5_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_5_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_6_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_6_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_6_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_6_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_6_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_6_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_6_mask,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_7_cfg_l,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [1:0]   io_ptw_pmp_7_cfg_a,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input          io_ptw_pmp_7_cfg_x,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_7_cfg_w,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
                 io_ptw_pmp_7_cfg_r,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [29:0]  io_ptw_pmp_7_addr,	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
  input  [31:0]  io_ptw_pmp_7_mask	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
);

  wire [39:0]      s0_vpc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :962:18, :966:38]
  wire             f1_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :959:17, :966:38, :971:17]
  wire             f2_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :958:17, :966:38, :970:17]
  wire             f4_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :955:17, :966:38]
  wire             _f4_io_enq_valid_T_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:909:38]
  wire [4:0]       _GEN;	// @[generators/boom/src/main/scala/ifu/frontend.scala:534:24, :815:38, :822:79, :823:28]
  wire [2:0]       f3_fetch_bundle_cfi_idx_bits;	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f3_br_mask_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
  wire             f3_br_mask_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
  wire             f3_br_mask_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
  wire             f3_br_mask_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire             f3_br_mask_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
  wire             f3_br_mask_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
  wire             f3_br_mask_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71]
  wire [31:0]      inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
  wire             f3_br_mask_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:737:37]
  wire             f3_mask_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:39]
  wire             _bpd_update_arbiter_io_in_1_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_is_repair_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [7:0]       _bpd_update_arbiter_io_out_bits_btb_mispredicts;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [7:0]       _bpd_update_arbiter_io_out_bits_br_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [2:0]       _bpd_update_arbiter_io_out_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [63:0]      _bpd_update_arbiter_io_out_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [119:0]     _bpd_update_arbiter_io_out_bits_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire [119:0]     _bpd_update_arbiter_io_out_bits_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  wire             _ftq_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [4:0]       _ftq_io_enq_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_is_repair_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [7:0]       _ftq_io_bpdupdate_bits_br_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [2:0]       _ftq_io_bpdupdate_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_cfi_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [63:0]      _ftq_io_bpdupdate_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [119:0]     _ftq_io_bpdupdate_bits_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [119:0]     _ftq_io_bpdupdate_bits_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _ftq_io_ras_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [4:0]       _ftq_io_ras_update_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire [39:0]      _ftq_io_ras_update_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
  wire             _fb_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:862:19]
  wire             _f4_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [39:0]      _f4_io_deq_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_edge_inst_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_edge_inst_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_insts_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_sfbs_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_shadowed_mask_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [2:0]       _f4_io_deq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [2:0]       _f4_io_deq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [39:0]      _f4_io_deq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [7:0]       _f4_io_deq_bits_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [7:0]       _f4_io_deq_bits_br_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [63:0]      _f4_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [4:0]       _f4_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [119:0]     _f4_io_deq_bits_bpd_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [119:0]     _f4_io_deq_bits_bpd_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire [1:0]       _f4_io_deq_bits_fsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
  wire             _f4_btb_corrections_io_deq_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_is_repair_update;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [7:0]       _f4_btb_corrections_io_deq_bits_btb_mispredicts;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [7:0]       _f4_btb_corrections_io_deq_bits_br_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [2:0]       _f4_btb_corrections_io_deq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [63:0]      _f4_btb_corrections_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [119:0]     _f4_btb_corrections_io_deq_bits_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire [119:0]     _f4_btb_corrections_io_deq_bits_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
  wire             _bpd_decoder_5_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_5_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_5_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_5_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_5_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_5_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_5_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_5_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_5_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder_4_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_4_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_4_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_4_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_4_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_4_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_4_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_4_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_4_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder_3_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_3_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_3_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_3_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_3_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_3_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_3_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_3_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_3_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder0b_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire             _bpd_decoder0b_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire [39:0]      _bpd_decoder0b_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire [2:0]       _bpd_decoder0b_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire             _bpd_decoder0b_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire [5:0]       _bpd_decoder0b_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire             _bpd_decoder0b_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
  wire [31:0]      _exp_inst0b_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst0b_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder1_1_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_1_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [39:0]      _bpd_decoder1_1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [2:0]       _bpd_decoder1_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [5:0]       _bpd_decoder1_1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_1_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [31:0]      _exp_inst1_rvc_exp_1_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst1_rvc_exp_1_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder_2_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_2_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_2_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_2_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_2_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_2_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_2_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_2_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_2_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder_1_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_1_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_1_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_1_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_1_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [39:0]      _bpd_decoder_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [2:0]       _bpd_decoder_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [5:0]       _bpd_decoder_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire             _bpd_decoder_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
  wire [31:0]      _exp_inst_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _bpd_decoder1_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [39:0]      _bpd_decoder1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [2:0]       _bpd_decoder1_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire [5:0]       _bpd_decoder1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder1_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
  wire             _bpd_decoder0_io_out_is_ret;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire             _bpd_decoder0_io_out_is_call;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire [39:0]      _bpd_decoder0_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire [2:0]       _bpd_decoder0_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire             _bpd_decoder0_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire [5:0]       _bpd_decoder0_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire             _bpd_decoder0_io_out_shadowable;	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
  wire [31:0]      _exp_inst1_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst1_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire [31:0]      _exp_inst0_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _exp_inst0_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
  wire             _f3_bpd_resp_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_4_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_5_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_6_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_7_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [119:0]     _f3_bpd_resp_io_deq_bits_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire [119:0]     _f3_bpd_resp_io_deq_bits_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_lhist_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_bpd_resp_io_deq_bits_lhist_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
  wire             _f3_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [39:0]      _f3_io_deq_bits_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [127:0]     _f3_io_deq_bits_data;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [7:0]       _f3_io_deq_bits_mask;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_bits_xcpt_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_bits_xcpt_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [63:0]      _f3_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [4:0]       _f3_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [1:0]       _f3_io_deq_bits_fsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire [1:0]       _f3_io_deq_bits_tsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
  wire             _tlb_io_resp_miss;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19]
  wire [31:0]      _tlb_io_resp_paddr;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19]
  wire             _tlb_io_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19]
  wire             _tlb_io_resp_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19]
  wire [39:0]      _ras_io_read_addr;	// @[generators/boom/src/main/scala/ifu/frontend.scala:334:19]
  wire             _bpd_io_resp_f1_preds_0_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_0_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_0_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_1_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_1_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_1_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_2_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_2_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_2_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_3_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_3_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_3_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_4_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_4_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_4_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_5_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_5_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_5_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_6_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_6_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_6_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_7_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_7_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_7_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f1_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f1_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_0_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_0_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_0_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_1_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_1_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_1_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_2_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_2_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_2_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_3_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_3_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_3_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_4_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_4_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_4_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_5_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_5_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_5_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_6_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_6_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_6_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_7_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_7_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_7_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f2_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f2_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_0_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_0_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_0_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_1_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_1_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_1_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_2_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_2_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_2_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_3_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_3_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_3_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_4_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_4_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_4_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_5_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_5_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_5_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_6_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_6_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_6_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_7_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_7_is_br;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_7_is_jal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _bpd_io_resp_f3_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [39:0]      _bpd_io_resp_f3_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [119:0]     _bpd_io_resp_f3_meta_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire [119:0]     _bpd_io_resp_f3_meta_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
  wire             _icache_io_resp_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26]
  wire [127:0]     _icache_io_resp_bits_data;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26]
  reg              REG;	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:16]
  wire             _GEN_0 = REG & ~reset;	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:{16,31,34}]
  wire [39:0]      _GEN_1 = {23'h0, _GEN_0, 16'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:348:30, :362:{31,49}, :364:16, :678:23]
  reg  [39:0]      s1_vpc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29]
  reg              s1_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29]
  reg  [63:0]      s1_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
  reg              s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
  reg              s1_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
  reg              s1_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
  reg  [4:0]       s1_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
  reg              s1_is_replay;	// @[generators/boom/src/main/scala/ifu/frontend.scala:383:29]
  reg              s1_is_sfence;	// @[generators/boom/src/main/scala/ifu/frontend.scala:384:29]
  reg  [1:0]       s1_tsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:386:29]
  reg              tlb_io_sfence_REG_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
  reg              tlb_io_sfence_REG_bits_rs1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
  reg              tlb_io_sfence_REG_bits_rs2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
  reg  [38:0]      tlb_io_sfence_REG_bits_addr;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
  wire             s1_tlb_miss = ~s1_is_replay & _tlb_io_resp_miss;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19, :383:29, :387:41, :397:35]
  reg              s1_tlb_resp_REG_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
  reg              s1_tlb_resp_REG_gf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
  reg              s1_tlb_resp_REG_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
  wire             s1_tlb_resp_pf_inst = s1_is_replay ? s1_tlb_resp_REG_pf_inst : _tlb_io_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19, :383:29, :398:{24,46}]
  wire             s1_tlb_resp_ae_inst = s1_is_replay ? s1_tlb_resp_REG_ae_inst : _tlb_io_resp_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19, :383:29, :398:{24,46}]
  reg  [31:0]      s1_ppc_REG;	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:42]
  wire [31:0]      s1_ppc = s1_is_replay ? s1_ppc_REG : _tlb_io_resp_paddr;	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19, :383:29, :399:{20,42}]
  wire [10:0]      _f1_mask_T = 11'hFF << s1_vpc[2:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:31, :380:29, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [7:0]       _GEN_2 = _f1_mask_T[7:0] & ((&(s1_vpc[5:3])) ? 8'hF : 8'hFF);	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :181:{25,81}, :182:{31,40}, :380:29]
  wire             f1_redirects_0 = s1_valid & _GEN_2[0] & _bpd_io_resp_f1_preds_0_predicted_pc_valid & (_bpd_io_resp_f1_preds_0_is_jal | _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_1 = s1_valid & _GEN_2[1] & _bpd_io_resp_f1_preds_1_predicted_pc_valid & (_bpd_io_resp_f1_preds_1_is_jal | _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_2 = s1_valid & _GEN_2[2] & _bpd_io_resp_f1_preds_2_predicted_pc_valid & (_bpd_io_resp_f1_preds_2_is_jal | _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_3 = s1_valid & _GEN_2[3] & _bpd_io_resp_f1_preds_3_predicted_pc_valid & (_bpd_io_resp_f1_preds_3_is_jal | _bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_4 = s1_valid & _GEN_2[4] & _bpd_io_resp_f1_preds_4_predicted_pc_valid & (_bpd_io_resp_f1_preds_4_is_jal | _bpd_io_resp_f1_preds_4_is_br & _bpd_io_resp_f1_preds_4_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_5 = s1_valid & _GEN_2[5] & _bpd_io_resp_f1_preds_5_predicted_pc_valid & (_bpd_io_resp_f1_preds_5_is_jal | _bpd_io_resp_f1_preds_5_is_br & _bpd_io_resp_f1_preds_5_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire             f1_redirects_6 = s1_valid & _GEN_2[6] & _bpd_io_resp_f1_preds_6_predicted_pc_valid & (_bpd_io_resp_f1_preds_6_is_jal | _bpd_io_resp_f1_preds_6_is_br & _bpd_io_resp_f1_preds_6_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35]
  wire [2:0]       f1_redirect_idx = f1_redirects_0 ? 3'h0 : f1_redirects_1 ? 3'h1 : f1_redirects_2 ? 3'h2 : f1_redirects_3 ? 3'h3 : f1_redirects_4 ? 3'h4 : f1_redirects_5 ? 3'h5 : {2'h3, ~f1_redirects_6};	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :391:25, :407:71, :692:43, :697:49, :734:26, :845:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f1_do_redirect = f1_redirects_0 | f1_redirects_1 | f1_redirects_2 | f1_redirects_3 | f1_redirects_4 | f1_redirects_5 | f1_redirects_6 | s1_valid & _GEN_2[7] & _bpd_io_resp_f1_preds_7_predicted_pc_valid & (_bpd_io_resp_f1_preds_7_is_jal | _bpd_io_resp_f1_preds_7_is_br & _bpd_io_resp_f1_preds_7_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :381:29, :407:{24,71}, :408:34, :409:35, :412:45]
  wire [7:0][39:0] _GEN_3 = {{_bpd_io_resp_f1_preds_7_predicted_pc_bits}, {_bpd_io_resp_f1_preds_6_predicted_pc_bits}, {_bpd_io_resp_f1_preds_5_predicted_pc_bits}, {_bpd_io_resp_f1_preds_4_predicted_pc_bits}, {_bpd_io_resp_f1_preds_3_predicted_pc_bits}, {_bpd_io_resp_f1_preds_2_predicted_pc_bits}, {_bpd_io_resp_f1_preds_1_predicted_pc_bits}, {_bpd_io_resp_f1_preds_0_predicted_pc_bits}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [39:0]      _f1_predicted_target_T_21 = {s1_vpc[39:3], 3'h0} + {35'h0, (&(s1_vpc[5:3])) ? 5'h8 : 5'h10};	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :171:{23,28}, :380:29, :845:35]
  wire [7:0]       _GEN_4 = {{_bpd_io_resp_f1_preds_7_taken}, {_bpd_io_resp_f1_preds_6_taken}, {_bpd_io_resp_f1_preds_5_taken}, {_bpd_io_resp_f1_preds_4_taken}, {_bpd_io_resp_f1_preds_3_taken}, {_bpd_io_resp_f1_preds_2_taken}, {_bpd_io_resp_f1_preds_1_taken}, {_bpd_io_resp_f1_preds_0_taken}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, :420:46]
  wire [7:0]       _GEN_5 = {{_bpd_io_resp_f1_preds_7_is_br}, {_bpd_io_resp_f1_preds_6_is_br}, {_bpd_io_resp_f1_preds_5_is_br}, {_bpd_io_resp_f1_preds_4_is_br}, {_bpd_io_resp_f1_preds_3_is_br}, {_bpd_io_resp_f1_preds_2_is_br}, {_bpd_io_resp_f1_preds_1_is_br}, {_bpd_io_resp_f1_preds_0_is_br}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, :420:46]
  wire             _f1_predicted_ghist_T_10 = _GEN_4[f1_redirect_idx] & f1_do_redirect;	// @[generators/boom/src/main/scala/ifu/frontend.scala:412:45, :420:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       f1_predicted_ghist_cfi_idx_oh = 8'h1 << f1_redirect_idx;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_6 = f1_predicted_ghist_cfi_idx_oh[6:0] | f1_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_7 = _GEN_6[5:0] | f1_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_8 = _GEN_7[4:0] | f1_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_9 = _GEN_8[3:0] | f1_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_10 = _GEN_9[2:0] | f1_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/ifu/frontend.scala:391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_11 = _GEN_10[1:0] | f1_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _GEN_12 = {_bpd_io_resp_f1_preds_7_is_br & _bpd_io_resp_f1_preds_7_predicted_pc_valid, _bpd_io_resp_f1_preds_6_is_br & _bpd_io_resp_f1_preds_6_predicted_pc_valid, _bpd_io_resp_f1_preds_5_is_br & _bpd_io_resp_f1_preds_5_predicted_pc_valid, _bpd_io_resp_f1_preds_4_is_br & _bpd_io_resp_f1_preds_4_predicted_pc_valid, _bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_predicted_pc_valid, _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_predicted_pc_valid, _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_predicted_pc_valid, _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_predicted_pc_valid} & _GEN_2 & (f1_do_redirect ? {&f1_redirect_idx, _GEN_6[6], _GEN_7[5], _GEN_8[4], _GEN_9[3], _GEN_10[2], _GEN_11[1], _GEN_11[0] | (&f1_redirect_idx)} & ~(_GEN_5[f1_redirect_idx] & _f1_predicted_ghist_T_10 ? f1_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF);	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :91:{67,69,73,84}, :153:66, :181:81, :182:40, :332:19, :363:16, :366:16, :391:25, :412:45, :419:40, :420:46, generators/boom/src/main/scala/util/util.scala:373:{29,45}, generators/rocket-chip/src/main/scala/util/package.scala:37:27, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             _f1_predicted_ghist_new_history_new_saw_branch_taken_T_1 = f1_do_redirect & _f1_predicted_ghist_T_10;	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:37, :412:45, :420:46]
  wire             f1_predicted_ghist_cfi_in_bank_0 = _f1_predicted_ghist_new_history_new_saw_branch_taken_T_1 & ~(f1_redirect_idx[2]);	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50,67}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f1_predicted_ghist_ignore_second_bank = f1_predicted_ghist_cfi_in_bank_0 | (&(s1_vpc[5:3]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:50, :106:46, :153:{28,66}, :380:29]
  wire             f1_predicted_ghist_first_bank_saw_not_taken = (|(_GEN_12[3:0])) | s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:39, :108:{56,72,80}, :382:29]
  wire [63:0]      _GEN_13 = {s1_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :382:29, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _GEN_14 = {s1_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :382:29, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _f1_predicted_ghist_new_history_old_history_T_4 = s1_ghist_new_saw_branch_taken ? _GEN_14 : s1_ghist_new_saw_branch_not_taken ? _GEN_13 : s1_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :382:29]
  wire [62:0]      _GEN_15 = {s1_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :382:29, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [62:0]      _GEN_16 = {s1_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :382:29, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _f1_predicted_ghist_new_history_old_history_T_25 = _GEN_5[f1_redirect_idx] & f1_predicted_ghist_cfi_in_bank_0 ? {s1_ghist_new_saw_branch_taken ? _GEN_16 : s1_ghist_new_saw_branch_not_taken ? _GEN_15 : s1_ghist_old_history[62:0], 1'h1} : f1_predicted_ghist_first_bank_saw_not_taken ? {s1_ghist_new_saw_branch_taken ? _GEN_16 : s1_ghist_new_saw_branch_not_taken ? _GEN_15 : s1_ghist_old_history[62:0], 1'h0} : s1_ghist_new_saw_branch_taken ? _GEN_14 : s1_ghist_new_saw_branch_not_taken ? _GEN_13 : s1_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :105:50, :108:80, :115:{39,50,115}, :116:{39,110}, :300:26, :327:14, :332:19, :338:19, :382:29, :420:46, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_17 = s1_valid & ~s1_tlb_miss;	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29, :397:35, :428:{18,21}]
  wire             _GEN_18 = _GEN_17 & (f1_predicted_ghist_ignore_second_bank ? f1_predicted_ghist_first_bank_saw_not_taken : (|(_GEN_12[7:4])));	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:39, :106:46, :108:80, :110:33, :112:46, :119:{46,67,92}, :362:49, :428:{18,35}, :433:18]
  wire             _GEN_19 = _GEN_17 & (f1_predicted_ghist_ignore_second_bank ? _GEN_5[f1_redirect_idx] & f1_predicted_ghist_cfi_in_bank_0 : _f1_predicted_ghist_new_history_new_saw_branch_taken_T_1 & _GEN_5[f1_redirect_idx] & ~f1_predicted_ghist_cfi_in_bank_0);	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50}, :106:46, :110:33, :113:{46,59}, :120:{46,85,88}, :362:49, :420:46, :428:{18,35}, :433:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg              s2_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:441:25]
  reg  [39:0]      s2_vpc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:442:25]
  reg  [63:0]      s2_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
  reg              s2_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
  reg              s2_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
  reg              s2_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
  reg  [4:0]       s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
  reg  [31:0]      s2_ppc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:445:24]
  reg  [1:0]       s2_tsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:446:24]
  reg              s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
  reg              s2_tlb_resp_gf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
  reg              s2_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
  reg              s2_tlb_miss;	// @[generators/boom/src/main/scala/ifu/frontend.scala:450:28]
  reg              s2_is_replay_REG;	// @[generators/boom/src/main/scala/ifu/frontend.scala:451:29]
  wire             s2_is_replay = s2_is_replay_REG & s2_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:441:25, :451:{29,44}]
  wire             _f3_io_enq_valid_T_2 = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :452:50]
  wire             s2_xcpt = s2_valid & _f3_io_enq_valid_T_2 & ~s2_is_replay;	// @[generators/boom/src/main/scala/ifu/frontend.scala:441:25, :451:44, :452:{50,74,77}]
  wire [10:0]      _f2_mask_T = 11'hFF << s2_vpc[2:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:31, :442:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [7:0]       _GEN_20 = _f2_mask_T[7:0] & ((&(s2_vpc[5:3])) ? 8'hF : 8'hFF);	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :181:{25,81}, :182:{31,40}, :442:25]
  wire             f2_redirects_0 = s2_valid & _GEN_20[0] & _bpd_io_resp_f2_preds_0_predicted_pc_valid & (_bpd_io_resp_f2_preds_0_is_jal | _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_1 = s2_valid & _GEN_20[1] & _bpd_io_resp_f2_preds_1_predicted_pc_valid & (_bpd_io_resp_f2_preds_1_is_jal | _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_2 = s2_valid & _GEN_20[2] & _bpd_io_resp_f2_preds_2_predicted_pc_valid & (_bpd_io_resp_f2_preds_2_is_jal | _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_3 = s2_valid & _GEN_20[3] & _bpd_io_resp_f2_preds_3_predicted_pc_valid & (_bpd_io_resp_f2_preds_3_is_jal | _bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_4 = s2_valid & _GEN_20[4] & _bpd_io_resp_f2_preds_4_predicted_pc_valid & (_bpd_io_resp_f2_preds_4_is_jal | _bpd_io_resp_f2_preds_4_is_br & _bpd_io_resp_f2_preds_4_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_5 = s2_valid & _GEN_20[5] & _bpd_io_resp_f2_preds_5_predicted_pc_valid & (_bpd_io_resp_f2_preds_5_is_jal | _bpd_io_resp_f2_preds_5_is_br & _bpd_io_resp_f2_preds_5_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire             f2_redirects_6 = s2_valid & _GEN_20[6] & _bpd_io_resp_f2_preds_6_predicted_pc_valid & (_bpd_io_resp_f2_preds_6_is_jal | _bpd_io_resp_f2_preds_6_is_br & _bpd_io_resp_f2_preds_6_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35]
  wire [2:0]       f2_redirect_idx = f2_redirects_0 ? 3'h0 : f2_redirects_1 ? 3'h1 : f2_redirects_2 ? 3'h2 : f2_redirects_3 ? 3'h3 : f2_redirects_4 ? 3'h4 : f2_redirects_5 ? 3'h5 : {2'h3, ~f2_redirects_6};	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :391:25, :460:71, :692:43, :697:49, :734:26, :845:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f2_do_redirect = f2_redirects_0 | f2_redirects_1 | f2_redirects_2 | f2_redirects_3 | f2_redirects_4 | f2_redirects_5 | f2_redirects_6 | s2_valid & _GEN_20[7] & _bpd_io_resp_f2_preds_7_predicted_pc_valid & (_bpd_io_resp_f2_preds_7_is_jal | _bpd_io_resp_f2_preds_7_is_br & _bpd_io_resp_f2_preds_7_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:40, :332:19, :441:25, :460:{24,71}, :461:34, :462:35, :466:45]
  wire [7:0][39:0] _GEN_21 = {{_bpd_io_resp_f2_preds_7_predicted_pc_bits}, {_bpd_io_resp_f2_preds_6_predicted_pc_bits}, {_bpd_io_resp_f2_preds_5_predicted_pc_bits}, {_bpd_io_resp_f2_preds_4_predicted_pc_bits}, {_bpd_io_resp_f2_preds_3_predicted_pc_bits}, {_bpd_io_resp_f2_preds_2_predicted_pc_bits}, {_bpd_io_resp_f2_preds_1_predicted_pc_bits}, {_bpd_io_resp_f2_preds_0_predicted_pc_bits}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [39:0]      f2_predicted_target = f2_do_redirect ? _GEN_21[f2_redirect_idx] : {s2_vpc[39:3], 3'h0} + {35'h0, (&(s2_vpc[5:3])) ? 5'h8 : 5'h10};	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :171:{23,28}, :442:25, :466:45, :467:32, :845:35, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_22 = {{_bpd_io_resp_f2_preds_7_taken}, {_bpd_io_resp_f2_preds_6_taken}, {_bpd_io_resp_f2_preds_5_taken}, {_bpd_io_resp_f2_preds_4_taken}, {_bpd_io_resp_f2_preds_3_taken}, {_bpd_io_resp_f2_preds_2_taken}, {_bpd_io_resp_f2_preds_1_taken}, {_bpd_io_resp_f2_preds_0_taken}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, :472:46]
  wire [7:0]       _GEN_23 = {{_bpd_io_resp_f2_preds_7_is_br}, {_bpd_io_resp_f2_preds_6_is_br}, {_bpd_io_resp_f2_preds_5_is_br}, {_bpd_io_resp_f2_preds_4_is_br}, {_bpd_io_resp_f2_preds_3_is_br}, {_bpd_io_resp_f2_preds_2_is_br}, {_bpd_io_resp_f2_preds_1_is_br}, {_bpd_io_resp_f2_preds_0_is_br}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19, :472:46]
  wire             _f2_predicted_ghist_T_10 = _GEN_22[f2_redirect_idx] & f2_do_redirect;	// @[generators/boom/src/main/scala/ifu/frontend.scala:466:45, :472:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       f2_predicted_ghist_cfi_idx_oh = 8'h1 << f2_redirect_idx;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_24 = f2_predicted_ghist_cfi_idx_oh[6:0] | f2_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_25 = _GEN_24[5:0] | f2_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_26 = _GEN_25[4:0] | f2_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_27 = _GEN_26[3:0] | f2_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_28 = _GEN_27[2:0] | f2_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/ifu/frontend.scala:391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_29 = _GEN_28[1:0] | f2_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _GEN_30 = {_bpd_io_resp_f2_preds_7_is_br & _bpd_io_resp_f2_preds_7_predicted_pc_valid, _bpd_io_resp_f2_preds_6_is_br & _bpd_io_resp_f2_preds_6_predicted_pc_valid, _bpd_io_resp_f2_preds_5_is_br & _bpd_io_resp_f2_preds_5_predicted_pc_valid, _bpd_io_resp_f2_preds_4_is_br & _bpd_io_resp_f2_preds_4_predicted_pc_valid, _bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_predicted_pc_valid, _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_predicted_pc_valid, _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_predicted_pc_valid, _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_predicted_pc_valid} & _GEN_20 & (f2_do_redirect ? {&f2_redirect_idx, _GEN_24[6], _GEN_25[5], _GEN_26[4], _GEN_27[3], _GEN_28[2], _GEN_29[1], _GEN_29[0] | (&f2_redirect_idx)} & ~(_GEN_23[f2_redirect_idx] & _f2_predicted_ghist_T_10 ? f2_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF);	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :91:{67,69,73,84}, :153:66, :181:81, :182:40, :332:19, :363:16, :366:16, :391:25, :466:45, :471:40, :472:46, generators/boom/src/main/scala/util/util.scala:373:{29,45}, generators/rocket-chip/src/main/scala/util/package.scala:37:27, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             _f2_predicted_ghist_new_history_new_saw_branch_taken_T_1 = f2_do_redirect & _f2_predicted_ghist_T_10;	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:37, :466:45, :472:46]
  wire             f2_predicted_ghist_cfi_in_bank_0 = _f2_predicted_ghist_new_history_new_saw_branch_taken_T_1 & ~(f2_redirect_idx[2]);	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50,67}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f2_predicted_ghist_ignore_second_bank = f2_predicted_ghist_cfi_in_bank_0 | (&(s2_vpc[5:3]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:50, :106:46, :153:{28,66}, :442:25]
  wire             f2_predicted_ghist_first_bank_saw_not_taken = (|(_GEN_30[3:0])) | s2_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:39, :108:{56,72,80}, :443:21]
  wire [63:0]      _GEN_31 = {s2_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :443:21, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _GEN_32 = {s2_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :443:21, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _f2_predicted_ghist_new_history_old_history_T_4 = s2_ghist_new_saw_branch_taken ? _GEN_32 : s2_ghist_new_saw_branch_not_taken ? _GEN_31 : s2_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :443:21]
  wire [62:0]      _GEN_33 = {s2_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :443:21, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [62:0]      _GEN_34 = {s2_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :443:21, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _f2_predicted_ghist_new_history_old_history_T_25 = _GEN_23[f2_redirect_idx] & f2_predicted_ghist_cfi_in_bank_0 ? {s2_ghist_new_saw_branch_taken ? _GEN_34 : s2_ghist_new_saw_branch_not_taken ? _GEN_33 : s2_ghist_old_history[62:0], 1'h1} : f2_predicted_ghist_first_bank_saw_not_taken ? {s2_ghist_new_saw_branch_taken ? _GEN_34 : s2_ghist_new_saw_branch_not_taken ? _GEN_33 : s2_ghist_old_history[62:0], 1'h0} : s2_ghist_new_saw_branch_taken ? _GEN_32 : s2_ghist_new_saw_branch_not_taken ? _GEN_31 : s2_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :105:50, :108:80, :115:{39,50,115}, :116:{39,110}, :300:26, :327:14, :332:19, :338:19, :443:21, :472:46, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [63:0]      f2_predicted_ghist_old_history = f2_predicted_ghist_ignore_second_bank ? _f2_predicted_ghist_new_history_old_history_T_4 : _f2_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:12, :106:46, :110:33, :111:33, :115:{33,39}]
  wire             f2_predicted_ghist_new_saw_branch_not_taken = f2_predicted_ghist_ignore_second_bank ? f2_predicted_ghist_first_bank_saw_not_taken : (|(_GEN_30[7:4]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:39, :106:46, :108:80, :110:33, :112:46, :119:{46,67,92}]
  wire             f2_predicted_ghist_new_saw_branch_taken = f2_predicted_ghist_ignore_second_bank ? _GEN_23[f2_redirect_idx] & f2_predicted_ghist_cfi_in_bank_0 : _f2_predicted_ghist_new_history_new_saw_branch_taken_T_1 & _GEN_23[f2_redirect_idx] & ~f2_predicted_ghist_cfi_in_bank_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50}, :106:46, :110:33, :113:{46,59}, :120:{46,85,88}, :472:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _f2_correct_f1_ghist_T_4 = s1_ghist_old_history == f2_predicted_ghist_old_history & s1_ghist_new_saw_branch_not_taken == f2_predicted_ghist_new_saw_branch_not_taken & s1_ghist_new_saw_branch_taken == f2_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:76:19, :77:{32,68}, :78:28, :110:33, :111:33, :112:46, :113:46, :115:33, :119:46, :120:46, :382:29]
  wire             _s0_is_replay_T = s2_valid & _icache_io_resp_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :441:25, :483:19]
  wire             _GEN_35 = s2_valid & ~_icache_io_resp_valid | _s0_is_replay_T & ~_f3_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :441:25, :482:{19,22,45}, :483:{19,43,46}, :517:11]
  wire             _GEN_36 = s2_valid & _f3_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:441:25, :492:25, :517:11]
  wire             _GEN_37 = s1_valid & (s1_vpc != f2_predicted_target | ~_f2_correct_f1_ghist_T_4) | ~s1_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:77:68, :81:41, :380:29, :381:29, :467:32, :497:{21,32,56,81,84}]
  wire             _GEN_38 = _GEN_36 & _GEN_37;	// @[generators/boom/src/main/scala/ifu/frontend.scala:385:30, :492:{25,38}, :497:{81,95}]
  wire             _GEN_39 = _GEN_36 & _GEN_37;	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :492:{25,38}, :497:{81,95}, :500:20]
  wire             _GEN_40 = reset | f4_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:516:35, :954:30, :955:17, :966:38]
  wire             _f3_io_enq_valid_T_6 = s2_valid & ~f2_clear & (_icache_io_resp_valid | _f3_io_enq_valid_T_2 & ~s2_tlb_miss);	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :441:25, :450:28, :452:50, :529:{37,47}, :530:{27,76,79}, :815:38, :954:30, :958:17, :966:38, :970:17]
  wire [10:0]      _f3_io_enq_bits_mask_T = 11'hFF << s2_vpc[2:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:182:31, :442:25, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  reg  [4:0]       ras_read_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:541:29]
  wire             _GEN_41 = _f3_io_enq_ready & _f3_io_enq_valid_T_6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :529:47, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg              f3_bpd_resp_io_enq_valid_REG;	// @[generators/boom/src/main/scala/ifu/frontend.scala:550:57]
  wire             _f3_bpd_resp_io_enq_valid_T = _f3_io_deq_valid & f3_bpd_resp_io_enq_valid_REG;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :550:{47,57}]
  wire [7:0]       f3_fetch_bundle_br_mask = {f3_br_mask_7, f3_br_mask_6, f3_br_mask_5, f3_br_mask_4, f3_br_mask_3, f3_br_mask_2, f3_br_mask_1, f3_br_mask_0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:578:41, :737:37]
  reg  [15:0]      f3_prev_half;	// @[generators/boom/src/main/scala/ifu/frontend.scala:588:28]
  reg              f3_prev_is_half;	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32]
  wire [31:0]      inst0 = {_f3_io_deq_bits_data[15:0], f3_prev_half};	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :588:28, :599:29, :616:{24,34}]
  wire [31:0]      exp_inst0 = _exp_inst0_rvc_exp_io_rvc ? _exp_inst0_rvc_exp_io_out_bits : inst0;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:616:24]
  wire [31:0]      exp_inst1 = _exp_inst1_rvc_exp_io_rvc ? _exp_inst1_rvc_exp_io_out_bits : _f3_io_deq_bits_data[31:0];	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :617:30]
  wire [39:0]      _GEN_42 = {_f3_io_deq_bits_pc[39:3], 3'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :620:69, :845:35]
  wire [31:0]      bank_insts_0 = f3_prev_is_half ? inst0 : _f3_io_deq_bits_data[31:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :590:32, :599:29, :616:24, :617:30, :630:34, :631:40, :652:40]
  wire [2:0]       brsigs_cfi_type = f3_prev_is_half ? _bpd_decoder0_io_out_cfi_type : _bpd_decoder1_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :656:40]
  wire [39:0]      brsigs_target = f3_prev_is_half ? _bpd_decoder0_io_out_target : _bpd_decoder1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :656:40]
  assign f3_mask_0 = _f3_io_deq_valid & _f3_io_deq_bits_mask[0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :690:58, :691:39]
  wire             _f3_redirects_0_T_1 = brsigs_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :635:40, :656:40, :692:43]
  wire             _f3_redirects_0_T = brsigs_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :635:40, :656:40, :697:49]
  wire             f3_btb_mispredicts_0 = _f3_redirects_0_T & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits != brsigs_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :630:34, :635:40, :656:40, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_4 = {1'h0, f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_bits : _bpd_decoder1_io_out_sfb_offset_bits} - {5'h0, f3_prev_is_half, 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :590:32, :607:23, :623:34, :626:34, :630:34, :635:40, :656:40, :710:32, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _GEN_43 = {36'h0, &(_f3_io_deq_bits_pc[5:3]), 2'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :171:23, :350:30, :517:11, :716:80]
  wire [38:0]      _upper_mask_T_3 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_4[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:710:32, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_44 = {1'h0, (&(_f3_io_deq_bits_pc[5:3])) ? 6'h18 : 6'h20};	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :300:26, :327:14, :332:19, :338:19, :517:11, :522:11, :570:29, :607:23, :721:{33,39}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [13:0]      _GEN_45 = _upper_mask_T_3[14:1] | _upper_mask_T_3[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_46 = _GEN_45[13:1] | _upper_mask_T_3[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_47 = _GEN_46[12:1] | _upper_mask_T_3[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_48 = _GEN_47[11:1] | _upper_mask_T_3[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_49 = _GEN_48[10:1] | _upper_mask_T_3[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_50 = _GEN_49[9:1] | _upper_mask_T_3[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_51 = _GEN_50[8:1] | _upper_mask_T_3[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_52 = _GEN_51[7:1] | _upper_mask_T_3[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_53 = _GEN_52[6:1] | _upper_mask_T_3[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_54 = _GEN_53[5:1] | _upper_mask_T_3[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_55 = _GEN_54[4:1] | _upper_mask_T_3[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_56 = _GEN_55[3:1] | _upper_mask_T_3[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_57 = _GEN_56[2:1] | _upper_mask_T_3[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _s0_valid_T_11 = _f3_io_deq_bits_xcpt_pf_inst | _f3_io_deq_bits_xcpt_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :724:75]
  wire             _f3_br_mask_0_T = brsigs_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :635:40, :656:40, :734:26]
  wire             f3_redirects_0 = f3_mask_0 & (_f3_redirects_0_T | _f3_redirects_0_T_1 | _f3_br_mask_0_T & _f3_bpd_resp_io_deq_bits_preds_0_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:39, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_0 = f3_mask_0 & _f3_br_mask_0_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:39, :734:26, :737:37]
  wire [31:0]      f3_fetch_bundle_exp_insts_1 = _exp_inst_rvc_exp_io_rvc ? _exp_inst_rvc_exp_io_out_bits : inst;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
  assign inst = _f3_io_deq_bits_data[47:16];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :675:29]
  wire             valid_1 = f3_prev_is_half | ~(_f3_io_deq_valid & _f3_io_deq_bits_mask[0] & (&(bank_insts_0[1:0])));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :590:32, :593:{32,38}, :630:34, :631:40, :652:40, :676:{38,41,56}, :690:58]
  assign f3_mask_1 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :676:38, :690:{58,74}, :691:71, :732:40]
  wire             _f3_redirects_1_T_1 = _bpd_decoder_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_1_T = _bpd_decoder_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_1 = _f3_redirects_1_T & valid_1 & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits != _bpd_decoder_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :676:38, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_5 = {1'h0, _bpd_decoder_io_out_sfb_offset_bits} + 7'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_7 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_5[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_58 = _upper_mask_T_7[14:1] | _upper_mask_T_7[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_59 = _GEN_58[13:1] | _upper_mask_T_7[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_60 = _GEN_59[12:1] | _upper_mask_T_7[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_61 = _GEN_60[11:1] | _upper_mask_T_7[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_62 = _GEN_61[10:1] | _upper_mask_T_7[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_63 = _GEN_62[9:1] | _upper_mask_T_7[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_64 = _GEN_63[8:1] | _upper_mask_T_7[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_65 = _GEN_64[7:1] | _upper_mask_T_7[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_66 = _GEN_65[6:1] | _upper_mask_T_7[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_67 = _GEN_66[5:1] | _upper_mask_T_7[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_68 = _GEN_67[4:1] | _upper_mask_T_7[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_69 = _GEN_68[3:1] | _upper_mask_T_7[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_70 = _GEN_69[2:1] | _upper_mask_T_7[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_1_T = _bpd_decoder_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_1 = f3_mask_1 & (_f3_redirects_1_T | _f3_redirects_1_T_1 | _f3_br_mask_1_T & _f3_bpd_resp_io_deq_bits_preds_1_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_1 = f3_mask_1 & _f3_br_mask_1_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             _GEN_71 = f3_redirects_0 | f3_redirects_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :745:39]
  wire [31:0]      f3_fetch_bundle_exp_insts_2 = _exp_inst_rvc_exp_1_io_rvc ? _exp_inst_rvc_exp_1_io_out_bits : inst_1;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
  assign inst_1 = _f3_io_deq_bits_data[63:32];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :682:29]
  wire             _valid_T_9 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0 & (&(_f3_io_deq_bits_data[17:16]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :676:38, :683:37, :690:{58,74}, :732:40]
  wire             bank_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_GEN_71;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :683:{20,37}, :690:{58,71,74}, :745:39]
  assign f3_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_GEN_71;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :683:{20,37}, :690:{58,74}, :691:71, :745:39]
  wire             _f3_redirects_2_T_1 = _bpd_decoder_1_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_2 = _f3_redirects_2_T & ~_valid_T_9 & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits != _bpd_decoder_1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :683:{20,37}, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_10 = {1'h0, _bpd_decoder_1_io_out_sfb_offset_bits} + 7'h4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_11 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_10[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_72 = _upper_mask_T_11[14:1] | _upper_mask_T_11[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_73 = _GEN_72[13:1] | _upper_mask_T_11[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_74 = _GEN_73[12:1] | _upper_mask_T_11[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_75 = _GEN_74[11:1] | _upper_mask_T_11[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_76 = _GEN_75[10:1] | _upper_mask_T_11[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_77 = _GEN_76[9:1] | _upper_mask_T_11[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_78 = _GEN_77[8:1] | _upper_mask_T_11[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_79 = _GEN_78[7:1] | _upper_mask_T_11[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_80 = _GEN_79[6:1] | _upper_mask_T_11[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_81 = _GEN_80[5:1] | _upper_mask_T_11[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_82 = _GEN_81[4:1] | _upper_mask_T_11[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_83 = _GEN_82[3:1] | _upper_mask_T_11[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_84 = _GEN_83[2:1] | _upper_mask_T_11[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_2 = f3_mask_2 & (_f3_redirects_2_T | _f3_redirects_2_T_1 | _f3_br_mask_2_T & _f3_bpd_resp_io_deq_bits_preds_2_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_2 = f3_mask_2 & _f3_br_mask_2_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             _GEN_85 = _GEN_71 | f3_redirects_2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :745:39]
  wire [31:0]      f3_fetch_bundle_exp_insts_3 = _exp_inst_rvc_exp_2_io_rvc ? _exp_inst_rvc_exp_2_io_out_bits : inst_2;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:678:23]
  assign inst_2 = {16'h0, _f3_io_deq_bits_data[63:48]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :678:{23,44}]
  wire             _valid_T_18 = bank_mask_2 & (&(_f3_io_deq_bits_data[33:32])) | (&(_f3_io_deq_bits_data[49:48]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :679:{38,66}, :690:71]
  assign f3_mask_3 = _f3_io_deq_valid & _f3_io_deq_bits_mask[3] & ~_valid_T_18 & ~_GEN_85;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :679:{20,66}, :690:{58,74}, :691:71, :745:39]
  wire             _f3_redirects_3_T_1 = _bpd_decoder_2_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_3 = _f3_redirects_3_T & ~_valid_T_18 & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits != _bpd_decoder_2_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :679:{20,66}, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_15 = {1'h0, _bpd_decoder_2_io_out_sfb_offset_bits} + 7'h6;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_15 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_15[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_86 = _upper_mask_T_15[14:1] | _upper_mask_T_15[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_87 = _GEN_86[13:1] | _upper_mask_T_15[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_88 = _GEN_87[12:1] | _upper_mask_T_15[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_89 = _GEN_88[11:1] | _upper_mask_T_15[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_90 = _GEN_89[10:1] | _upper_mask_T_15[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_91 = _GEN_90[9:1] | _upper_mask_T_15[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_92 = _GEN_91[8:1] | _upper_mask_T_15[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_93 = _GEN_92[7:1] | _upper_mask_T_15[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_94 = _GEN_93[6:1] | _upper_mask_T_15[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_95 = _GEN_94[5:1] | _upper_mask_T_15[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_96 = _GEN_95[4:1] | _upper_mask_T_15[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_97 = _GEN_96[3:1] | _upper_mask_T_15[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_98 = _GEN_97[2:1] | _upper_mask_T_15[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_3 = f3_mask_3 & (_f3_redirects_3_T | _f3_redirects_3_T_1 | _f3_br_mask_3_T & _f3_bpd_resp_io_deq_bits_preds_3_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_3 = f3_mask_3 & _f3_br_mask_3_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             _GEN_99 = _GEN_85 | f3_redirects_3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :745:39]
  wire             f3_fetch_bundle_edge_inst_1 = ~(bank_mask_2 & (&(_f3_io_deq_bits_data[33:32]))) & (&(_f3_io_deq_bits_data[49:48]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :690:71, :747:40, :749:{8,33,69}]
  wire [31:0]      exp_inst1_1 = _exp_inst1_rvc_exp_1_io_rvc ? _exp_inst1_rvc_exp_1_io_out_bits : _f3_io_deq_bits_data[95:64];	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :617:30]
  wire [31:0]      exp_inst0b = _exp_inst0b_rvc_exp_io_rvc ? _exp_inst0b_rvc_exp_io_out_bits : _f3_io_deq_bits_data[79:48];	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:517:11, :638:33]
  wire [31:0]      bank_insts_1_0 = f3_fetch_bundle_edge_inst_1 ? _f3_io_deq_bits_data[79:48] : _f3_io_deq_bits_data[95:64];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :617:30, :630:34, :638:33, :644:38, :652:40, :749:69]
  wire [2:0]       brsigs_4_cfi_type = f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_cfi_type : _bpd_decoder1_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34, :630:34, :640:39, :644:38, :656:40, :749:69]
  wire [39:0]      brsigs_4_target = f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_target : _bpd_decoder1_1_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34, :630:34, :640:39, :644:38, :656:40, :749:69]
  assign f3_mask_4 = _f3_io_deq_valid & _f3_io_deq_bits_mask[4] & ~_GEN_99;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :690:{58,74}, :691:71, :745:39]
  wire             _f3_redirects_4_T_1 = brsigs_4_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :644:38, :656:40, :692:43]
  wire             _f3_redirects_4_T = brsigs_4_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :644:38, :656:40, :697:49]
  wire             f3_btb_mispredicts_4 = _f3_redirects_4_T & _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits != brsigs_4_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :630:34, :644:38, :656:40, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_24 = {1'h0, f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_sfb_offset_bits : _bpd_decoder1_1_io_out_sfb_offset_bits} + 7'h8 - {5'h0, f3_fetch_bundle_edge_inst_1, 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :626:34, :630:34, :640:39, :644:38, :656:40, :709:50, :710:32, :749:69, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_19 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_24[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:710:32, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_100 = _upper_mask_T_19[14:1] | _upper_mask_T_19[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_101 = _GEN_100[13:1] | _upper_mask_T_19[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_102 = _GEN_101[12:1] | _upper_mask_T_19[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_103 = _GEN_102[11:1] | _upper_mask_T_19[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_104 = _GEN_103[10:1] | _upper_mask_T_19[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_105 = _GEN_104[9:1] | _upper_mask_T_19[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_106 = _GEN_105[8:1] | _upper_mask_T_19[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_107 = _GEN_106[7:1] | _upper_mask_T_19[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_108 = _GEN_107[6:1] | _upper_mask_T_19[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_109 = _GEN_108[5:1] | _upper_mask_T_19[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_110 = _GEN_109[4:1] | _upper_mask_T_19[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_111 = _GEN_110[3:1] | _upper_mask_T_19[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_112 = _GEN_111[2:1] | _upper_mask_T_19[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_fetch_bundle_shadowable_mask_7_T_4 = _f3_io_deq_bits_pc[5:3] != 3'h7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :517:11]
  wire             _f3_br_mask_4_T = brsigs_4_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :644:38, :656:40, :734:26]
  wire             f3_redirects_4 = f3_mask_4 & (_f3_redirects_4_T | _f3_redirects_4_T_1 | _f3_br_mask_4_T & _f3_bpd_resp_io_deq_bits_preds_4_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_4 = f3_mask_4 & _f3_br_mask_4_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             _GEN_113 = _GEN_99 | f3_redirects_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :745:39]
  wire [31:0]      f3_fetch_bundle_exp_insts_5 = _exp_inst_rvc_exp_3_io_rvc ? _exp_inst_rvc_exp_3_io_out_bits : inst_3;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
  assign inst_3 = _f3_io_deq_bits_data[111:80];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :675:29]
  wire             valid_5 = f3_fetch_bundle_edge_inst_1 | ~(_f3_io_deq_valid & _f3_io_deq_bits_mask[4] & ~_GEN_99 & (&(bank_insts_1_0[1:0])));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :630:34, :644:38, :652:40, :676:{38,41,56}, :690:{58,74}, :745:39, :749:69]
  assign f3_mask_5 = _f3_io_deq_valid & _f3_io_deq_bits_mask[5] & valid_5 & ~_GEN_113;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :676:38, :690:{58,74}, :691:71, :745:39]
  wire             _f3_redirects_5_T_1 = _bpd_decoder_3_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_5_T = _bpd_decoder_3_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_5 = _f3_redirects_5_T & valid_5 & _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits != _bpd_decoder_3_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :676:38, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_25 = {1'h0, _bpd_decoder_3_io_out_sfb_offset_bits} + 7'hA;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_23 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_25[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_114 = _upper_mask_T_23[14:1] | _upper_mask_T_23[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_115 = _GEN_114[13:1] | _upper_mask_T_23[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_116 = _GEN_115[12:1] | _upper_mask_T_23[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_117 = _GEN_116[11:1] | _upper_mask_T_23[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_118 = _GEN_117[10:1] | _upper_mask_T_23[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_119 = _GEN_118[9:1] | _upper_mask_T_23[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_120 = _GEN_119[8:1] | _upper_mask_T_23[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_121 = _GEN_120[7:1] | _upper_mask_T_23[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_122 = _GEN_121[6:1] | _upper_mask_T_23[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_123 = _GEN_122[5:1] | _upper_mask_T_23[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_124 = _GEN_123[4:1] | _upper_mask_T_23[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_125 = _GEN_124[3:1] | _upper_mask_T_23[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_126 = _GEN_125[2:1] | _upper_mask_T_23[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_5_T = _bpd_decoder_3_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_5 = f3_mask_5 & (_f3_redirects_5_T | _f3_redirects_5_T_1 | _f3_br_mask_5_T & _f3_bpd_resp_io_deq_bits_preds_5_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_5 = f3_mask_5 & _f3_br_mask_5_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             _GEN_127 = _GEN_113 | f3_redirects_5;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :745:39]
  wire [31:0]      f3_fetch_bundle_exp_insts_6 = _exp_inst_rvc_exp_4_io_rvc ? _exp_inst_rvc_exp_4_io_out_bits : inst_4;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
  assign inst_4 = _f3_io_deq_bits_data[127:96];	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :682:29]
  wire             _valid_T_29 = _f3_io_deq_valid & _f3_io_deq_bits_mask[5] & valid_5 & ~_GEN_113 & (&(_f3_io_deq_bits_data[81:80]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :676:38, :683:37, :690:{58,74}, :745:39]
  wire             bank_mask_1_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[6] & ~_valid_T_29 & ~_GEN_127;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :683:{20,37}, :690:{58,71,74}, :745:39]
  assign f3_mask_6 = _f3_io_deq_valid & _f3_io_deq_bits_mask[6] & ~_valid_T_29 & ~_GEN_127;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :683:{20,37}, :690:{58,74}, :691:71, :745:39]
  wire             _f3_redirects_6_T_1 = _bpd_decoder_4_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_6_T = _bpd_decoder_4_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_6 = _f3_redirects_6_T & ~_valid_T_29 & _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits != _bpd_decoder_4_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :683:{20,37}, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_30 = {1'h0, _bpd_decoder_4_io_out_sfb_offset_bits} + 7'hC;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_27 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_30[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_128 = _upper_mask_T_27[14:1] | _upper_mask_T_27[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_129 = _GEN_128[13:1] | _upper_mask_T_27[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_130 = _GEN_129[12:1] | _upper_mask_T_27[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_131 = _GEN_130[11:1] | _upper_mask_T_27[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_132 = _GEN_131[10:1] | _upper_mask_T_27[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_133 = _GEN_132[9:1] | _upper_mask_T_27[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_134 = _GEN_133[8:1] | _upper_mask_T_27[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_135 = _GEN_134[7:1] | _upper_mask_T_27[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_136 = _GEN_135[6:1] | _upper_mask_T_27[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_137 = _GEN_136[5:1] | _upper_mask_T_27[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_138 = _GEN_137[4:1] | _upper_mask_T_27[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_139 = _GEN_138[3:1] | _upper_mask_T_27[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_140 = _GEN_139[2:1] | _upper_mask_T_27[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_6_T = _bpd_decoder_4_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_6 = f3_mask_6 & (_f3_redirects_6_T | _f3_redirects_6_T_1 | _f3_br_mask_6_T & _f3_bpd_resp_io_deq_bits_preds_6_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_6 = f3_mask_6 & _f3_br_mask_6_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire [31:0]      f3_fetch_bundle_exp_insts_7 = _exp_inst_rvc_exp_5_io_rvc ? _exp_inst_rvc_exp_5_io_out_bits : inst_5;	// @[generators/boom/src/main/scala/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/ifu/frontend.scala:678:23]
  assign inst_5 = {16'h0, _f3_io_deq_bits_data[127:112]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :678:{23,44}]
  wire             _valid_T_38 = bank_mask_1_2 & (&(_f3_io_deq_bits_data[97:96])) | (&(_f3_io_deq_bits_data[113:112]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :593:{32,38}, :679:{38,66}, :690:71]
  assign f3_mask_7 = _f3_io_deq_valid & _f3_io_deq_bits_mask[7] & ~_valid_T_38 & ~(_GEN_127 | f3_redirects_6);	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :679:{20,66}, :690:{58,74}, :691:71, :732:40, :745:39]
  wire             _f3_redirects_7_T_1 = _bpd_decoder_5_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :692:43]
  wire             _f3_redirects_7_T = _bpd_decoder_5_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :697:49]
  wire             f3_btb_mispredicts_7 = _f3_redirects_7_T & ~_valid_T_38 & _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits != _bpd_decoder_5_io_out_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :664:33, :679:{20,66}, :697:49, :698:61, :699:61]
  wire [6:0]       _offset_from_aligned_pc_T_35 = {1'h0, _bpd_decoder_5_io_out_sfb_offset_bits} + 7'hE;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :664:33, :709:50, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [38:0]      _upper_mask_T_31 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_35[5:1]} << _GEN_43;	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :716:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_141 = _upper_mask_T_31[14:1] | _upper_mask_T_31[13:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [12:0]      _GEN_142 = _GEN_141[13:1] | _upper_mask_T_31[12:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_143 = _GEN_142[12:1] | _upper_mask_T_31[11:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [10:0]      _GEN_144 = _GEN_143[11:1] | _upper_mask_T_31[10:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_145 = _GEN_144[10:1] | _upper_mask_T_31[9:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_146 = _GEN_145[9:1] | _upper_mask_T_31[8:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_147 = _GEN_146[8:1] | _upper_mask_T_31[7:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [6:0]       _GEN_148 = _GEN_147[7:1] | _upper_mask_T_31[6:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_149 = _GEN_148[6:1] | _upper_mask_T_31[5:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [4:0]       _GEN_150 = _GEN_149[5:1] | _upper_mask_T_31[4:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_151 = _GEN_150[4:1] | _upper_mask_T_31[3:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [2:0]       _GEN_152 = _GEN_151[3:1] | _upper_mask_T_31[2:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire [1:0]       _GEN_153 = _GEN_152[2:1] | _upper_mask_T_31[1:0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:716:80, generators/boom/src/main/scala/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_7_T = _bpd_decoder_5_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :734:26]
  wire             f3_redirects_7 = f3_mask_7 & (_f3_redirects_7_T | _f3_redirects_7_T_1 | _f3_br_mask_7_T & _f3_bpd_resp_io_deq_bits_preds_7_taken);	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :691:71, :692:43, :697:49, :732:40, :733:69, :734:{26,37}]
  assign f3_br_mask_7 = f3_mask_7 & _f3_br_mask_7_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:691:71, :734:26, :737:37]
  wire             f3_fetch_bundle_end_half_valid = _f3_fetch_bundle_shadowable_mask_7_T_4 ? ~(bank_mask_1_2 & (&(_f3_io_deq_bits_data[97:96]))) & (&(_f3_io_deq_bits_data[113:112])) : f3_fetch_bundle_edge_inst_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :517:11, :593:{32,38}, :690:71, :747:40, :748:28, :749:{8,33,69}]
  wire [15:0]      f3_fetch_bundle_end_half_bits = _f3_fetch_bundle_shadowable_mask_7_T_4 ? _f3_io_deq_bits_data[127:112] : _f3_io_deq_bits_data[63:48];	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :517:11, :599:29, :678:44, :751:28]
  wire [7:0][2:0]  _GEN_154 = {{_bpd_decoder_5_io_out_cfi_type}, {_bpd_decoder_4_io_out_cfi_type}, {_bpd_decoder_3_io_out_cfi_type}, {brsigs_4_cfi_type}, {_bpd_decoder_2_io_out_cfi_type}, {_bpd_decoder_1_io_out_cfi_type}, {_bpd_decoder_io_out_cfi_type}, {brsigs_cfi_type}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :635:40, :644:38, :656:40, :664:33, :756:33]
  wire [7:0]       _GEN_155 = {{_bpd_decoder_5_io_out_is_call}, {_bpd_decoder_4_io_out_is_call}, {_bpd_decoder_3_io_out_is_call}, {f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_is_call : _bpd_decoder1_1_io_out_is_call}, {_bpd_decoder_2_io_out_is_call}, {_bpd_decoder_1_io_out_is_call}, {_bpd_decoder_io_out_is_call}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_call : _bpd_decoder1_io_out_is_call}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :640:39, :644:38, :656:40, :664:33, :749:69, :757:33]
  wire             f3_fetch_bundle_cfi_is_call = _GEN_155[f3_fetch_bundle_cfi_idx_bits];	// @[generators/boom/src/main/scala/ifu/frontend.scala:757:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_156 = {{_bpd_decoder_5_io_out_is_ret}, {_bpd_decoder_4_io_out_is_ret}, {_bpd_decoder_3_io_out_is_ret}, {f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_is_ret : _bpd_decoder1_1_io_out_is_ret}, {_bpd_decoder_2_io_out_is_ret}, {_bpd_decoder_1_io_out_is_ret}, {_bpd_decoder_io_out_is_ret}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_ret : _bpd_decoder1_io_out_is_ret}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :640:39, :644:38, :656:40, :664:33, :749:69, :758:33]
  wire             f3_fetch_bundle_cfi_is_ret = _GEN_156[f3_fetch_bundle_cfi_idx_bits];	// @[generators/boom/src/main/scala/ifu/frontend.scala:758:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_157 = {{&(_f3_io_deq_bits_data[113:112])}, {&(_f3_io_deq_bits_data[97:96])}, {&(_f3_io_deq_bits_data[81:80])}, {(&(bank_insts_1_0[1:0])) & ~f3_fetch_bundle_edge_inst_1}, {&(_f3_io_deq_bits_data[49:48])}, {&(_f3_io_deq_bits_data[33:32])}, {&(_f3_io_deq_bits_data[17:16])}, {(&(bank_insts_0[1:0])) & ~f3_prev_is_half}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :590:32, :593:{32,38}, :630:34, :631:40, :644:38, :652:40, :704:{23,26}, :749:69, :759:33]
  wire             f3_fetch_bundle_cfi_npc_plus4 = _GEN_157[f3_fetch_bundle_cfi_idx_bits];	// @[generators/boom/src/main/scala/ifu/frontend.scala:759:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _f4_btb_corrections_io_enq_valid_T = _f4_io_enq_ready & _f3_io_deq_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :860:11, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
      if (_f4_btb_corrections_io_enq_valid_T & ~reset & _f3_bpd_resp_io_deq_bits_pc != _f3_io_deq_bits_pc) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:34, :517:11, :522:11, :771:{11,39}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
          $error("Assertion failed\n    at frontend.scala:771 assert(f3_bpd_resp.io.deq.bits.pc === f3_fetch_bundle.pc)\n");	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
          $fatal;	// @[generators/boom/src/main/scala/ifu/frontend.scala:771:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             _f3_predicted_target_T = f3_redirects_0 | f3_redirects_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :778:57]
  wire             f3_fetch_bundle_cfi_idx_valid = _f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7;	// @[generators/boom/src/main/scala/ifu/frontend.scala:732:40, :778:57]
  wire [2:0]       _f3_predicted_target_T_9 = {2'h3, ~f3_redirects_6};	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :732:40, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign f3_fetch_bundle_cfi_idx_bits = f3_redirects_0 ? 3'h0 : f3_redirects_1 ? 3'h1 : f3_redirects_2 ? 3'h2 : f3_redirects_3 ? 3'h3 : f3_redirects_4 ? 3'h4 : f3_redirects_5 ? 3'h5 : _f3_predicted_target_T_9;	// @[generators/boom/src/main/scala/ifu/frontend.scala:391:25, :692:43, :697:49, :732:40, :734:26, :845:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0][39:0] _GEN_158 = {{_f3_redirects_7_T_1 ? _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits : _bpd_decoder_5_io_out_target}, {_f3_redirects_6_T_1 ? _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits : _bpd_decoder_4_io_out_target}, {_f3_redirects_5_T_1 ? _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits : _bpd_decoder_3_io_out_target}, {_f3_redirects_4_T_1 ? _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits : brsigs_4_target}, {_f3_redirects_3_T_1 ? _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits : _bpd_decoder_2_io_out_target}, {_f3_redirects_2_T_1 ? _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits : _bpd_decoder_1_io_out_target}, {_f3_redirects_1_T_1 ? _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits : _bpd_decoder_io_out_target}, {_f3_redirects_0_T_1 ? _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits : brsigs_target}};	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :630:34, :635:40, :644:38, :656:40, :664:33, :692:{26,43}, :786:8]
  wire [39:0]      f3_fetch_bundle_next_pc = _f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7 ? (f3_fetch_bundle_cfi_is_ret ? _ras_io_read_addr : _GEN_158[f3_redirects_0 ? 3'h0 : f3_redirects_1 ? 3'h1 : f3_redirects_2 ? 3'h2 : f3_redirects_3 ? 3'h3 : f3_redirects_4 ? 3'h4 : f3_redirects_5 ? 3'h5 : _f3_predicted_target_T_9]) : _GEN_42 + {35'h0, (&(_f3_io_deq_bits_pc[5:3])) ? 5'h8 : 5'h10};	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :171:{23,28}, :334:19, :391:25, :517:11, :620:69, :692:43, :697:49, :732:40, :734:26, :758:33, :778:57, :785:{32,54}, :786:8, :845:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_159 = {5'h0, f3_fetch_bundle_cfi_idx_bits};	// @[generators/boom/src/main/scala/ifu/frontend.scala:797:28, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _f3_predicted_ghist_T = f3_fetch_bundle_br_mask >> _GEN_159;	// @[generators/boom/src/main/scala/ifu/frontend.scala:578:41, :797:28]
  wire [7:0]       f3_predicted_ghist_cfi_idx_oh = 8'h1 << _GEN_159;	// @[generators/boom/src/main/scala/ifu/frontend.scala:797:28, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_160 = f3_predicted_ghist_cfi_idx_oh[6:0] | f3_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_161 = _GEN_160[5:0] | f3_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/ifu/frontend.scala:363:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_162 = _GEN_161[4:0] | f3_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_163 = _GEN_162[3:0] | f3_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/ifu/frontend.scala:366:16, :391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_164 = _GEN_163[2:0] | f3_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/ifu/frontend.scala:391:25, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_165 = _GEN_164[1:0] | f3_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _f3_predicted_ghist_not_taken_branches_T_20 = f3_fetch_bundle_cfi_idx_valid ? {&f3_fetch_bundle_cfi_idx_bits, _GEN_160[6], _GEN_161[5], _GEN_162[4], _GEN_163[3], _GEN_164[2], _GEN_165[1], _GEN_165[0] | (&f3_fetch_bundle_cfi_idx_bits)} & ~(_f3_predicted_ghist_T[0] & f3_fetch_bundle_cfi_idx_valid ? f3_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF;	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:44, :91:{67,69,73,84}, :153:66, :181:81, :363:16, :366:16, :391:25, :778:57, :797:28, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             f3_predicted_ghist_cfi_in_bank_0 = f3_fetch_bundle_cfi_idx_valid & ~(f3_fetch_bundle_cfi_idx_bits[2]);	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:{50,67}, :778:57, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f3_predicted_ghist_ignore_second_bank = f3_predicted_ghist_cfi_in_bank_0 | (&(_f3_io_deq_bits_pc[5:3]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:50, :106:46, :153:{28,66}, :517:11]
  wire             f3_predicted_ghist_first_bank_saw_not_taken = (|({f3_br_mask_3, f3_br_mask_2, f3_br_mask_1, f3_br_mask_0} & _f3_predicted_ghist_not_taken_branches_T_20[3:0])) | _f3_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :108:{56,72,80}, :517:11, :737:37]
  wire [63:0]      _GEN_166 = {_f3_io_deq_bits_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :517:11, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      _GEN_167 = {_f3_io_deq_bits_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :517:11, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [62:0]      _GEN_168 = {_f3_io_deq_bits_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:75, :300:26, :327:14, :332:19, :338:19, :517:11, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [62:0]      _GEN_169 = {_f3_io_deq_bits_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}, :300:26, :327:14, :338:19, :517:11, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire [63:0]      f3_predicted_ghist_old_history = f3_predicted_ghist_ignore_second_bank ? (_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_167 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_166 : _f3_io_deq_bits_ghist_old_history) : _f3_predicted_ghist_T[0] & f3_predicted_ghist_cfi_in_bank_0 ? {_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_169 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_168 : _f3_io_deq_bits_ghist_old_history[62:0], 1'h1} : f3_predicted_ghist_first_bank_saw_not_taken ? {_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_169 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_168 : _f3_io_deq_bits_ghist_old_history[62:0], 1'h0} : _f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_167 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_166 : _f3_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :105:50, :106:46, :108:80, :110:33, :111:33, :115:{33,39,50,115}, :116:{39,110}, :300:26, :327:14, :332:19, :338:19, :517:11, :522:11, :570:29, :607:23, :797:28, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  wire             f3_predicted_ghist_new_saw_branch_not_taken = f3_predicted_ghist_ignore_second_bank ? f3_predicted_ghist_first_bank_saw_not_taken : (|({f3_br_mask_7, f3_br_mask_6, f3_br_mask_5, f3_br_mask_4} & _f3_predicted_ghist_not_taken_branches_T_20[7:4]));	// @[generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :106:46, :108:80, :110:33, :112:46, :119:{46,67,92}, :737:37]
  wire             f3_predicted_ghist_new_saw_branch_taken = f3_predicted_ghist_ignore_second_bank ? _f3_predicted_ghist_T[0] & f3_predicted_ghist_cfi_in_bank_0 : f3_fetch_bundle_cfi_idx_valid & _f3_predicted_ghist_T[0] & ~f3_predicted_ghist_cfi_in_bank_0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:105:50, :106:46, :110:33, :113:{46,59}, :120:{46,85,88}, :778:57, :797:28]
  wire [4:0]       _ras_io_write_idx_T = _f3_io_deq_bits_ghist_ras_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, generators/boom/src/main/scala/util/util.scala:203:14]
  wire [4:0]       f3_predicted_ghist_ras_idx = f3_fetch_bundle_cfi_idx_valid & f3_fetch_bundle_cfi_is_call ? _ras_io_write_idx_T : f3_fetch_bundle_cfi_idx_valid & f3_fetch_bundle_cfi_is_ret ? _f3_io_deq_bits_ghist_ras_idx - 5'h1 : _f3_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:124:{31,42}, :125:{31,42}, :517:11, :757:33, :758:33, :778:57, generators/boom/src/main/scala/util/util.scala:203:14, :220:14]
  wire             _f3_correct_f1_ghist_T_4 = s1_ghist_old_history == f3_predicted_ghist_old_history & s1_ghist_new_saw_branch_not_taken == f3_predicted_ghist_new_saw_branch_not_taken & s1_ghist_new_saw_branch_taken == f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:76:19, :77:{32,68}, :78:28, :110:33, :111:33, :112:46, :113:46, :115:33, :119:46, :120:46, :382:29]
  wire             _f3_correct_f2_ghist_T_4 = s2_ghist_old_history == f3_predicted_ghist_old_history & s2_ghist_new_saw_branch_not_taken == f3_predicted_ghist_new_saw_branch_not_taken & s2_ghist_new_saw_branch_taken == f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:76:19, :77:{32,68}, :78:28, :110:33, :111:33, :112:46, :113:46, :115:33, :119:46, :120:46, :443:21]
  wire             _GEN_170 = _f3_io_deq_valid & _f4_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :815:25, :860:11]
  wire             _GEN_171 = s2_valid & s2_vpc == f3_fetch_bundle_next_pc & _f3_correct_f2_ghist_T_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:77:68, :441:25, :442:25, :785:32, :822:{30,54}]
  wire             _GEN_172 = _GEN_170 & _GEN_171;	// @[generators/boom/src/main/scala/ifu/frontend.scala:534:24, :815:{25,38}, :822:{54,79}, :823:28]
  assign _GEN = _GEN_172 ? f3_predicted_ghist_ras_idx : s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:124:31, :443:21, :534:24, :815:38, :822:79, :823:28]
  wire             _GEN_173 = ~s2_valid & s1_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29, :441:25, :824:{18,28}]
  wire             _GEN_174 = _GEN_173 & s1_vpc == f3_fetch_bundle_next_pc & _f3_correct_f1_ghist_T_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:77:68, :380:29, :785:32, :824:{28,50,74}]
  wire             _GEN_175 = s2_valid & (s2_vpc != f3_fetch_bundle_next_pc | ~_f3_correct_f2_ghist_T_4) | _GEN_173 & (s1_vpc != f3_fetch_bundle_next_pc | ~_f3_correct_f1_ghist_T_4) | ~s2_valid & ~s1_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:77:68, :81:41, :380:29, :381:29, :441:25, :442:25, :497:84, :785:32, :824:{18,28}, :826:{29,41,65}, :827:{35,46,70,95}, :828:22]
  wire             _GEN_176 = _GEN_171 | _GEN_174;	// @[generators/boom/src/main/scala/ifu/frontend.scala:448:26, :822:{54,79}, :824:{74,99}, :828:37]
  wire             _GEN_177 = ~_GEN_170 | _GEN_176 | ~_GEN_175;	// @[generators/boom/src/main/scala/ifu/frontend.scala:448:26, :483:58, :815:{25,38}, :822:79, :824:99, :827:95, :828:37]
  wire             f4_delay = (_f4_io_deq_bits_sfbs_0 | _f4_io_deq_bits_sfbs_1 | _f4_io_deq_bits_sfbs_2 | _f4_io_deq_bits_sfbs_3 | _f4_io_deq_bits_sfbs_4 | _f4_io_deq_bits_sfbs_5 | _f4_io_deq_bits_sfbs_6 | _f4_io_deq_bits_sfbs_7) & ~_f4_io_deq_bits_cfi_idx_valid & ~_f4_io_enq_valid_T_1 & ~_f4_io_deq_bits_xcpt_pf_if & ~_f4_io_deq_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11, :896:33, :897:5, :898:5, :899:{5,32}, :900:5, :909:38]
  assign _f4_io_enq_valid_T_1 = _f3_io_deq_valid & ~f4_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :909:{38,41}, :954:30, :955:17, :966:38]
  wire [39:0]      _GEN_178 = {1'h0, io_cpu_sfence_bits_addr};	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, :962:18, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  assign f4_clear = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :955:17, :966:38]
  wire             _GEN_179 = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :958:17, :966:38, :970:17]
  assign f2_clear = _GEN_179 | _GEN_170 & ~_GEN_176 & _GEN_175;	// @[generators/boom/src/main/scala/ifu/frontend.scala:448:26, :815:{25,38}, :822:79, :824:99, :827:95, :828:37, :954:30, :958:17, :966:38, :970:17]
  assign f1_clear = _GEN_179 | (~_GEN_170 | _GEN_176 ? _GEN_35 | _GEN_38 : _GEN_175 | _GEN_35 | _GEN_38);	// @[generators/boom/src/main/scala/ifu/frontend.scala:385:30, :448:26, :482:45, :483:58, :491:14, :492:38, :497:95, :815:{25,38}, :822:79, :824:99, :827:95, :828:37, :830:16, :954:30, :958:17, :959:17, :966:38, :970:17, :971:17]
  wire             _GEN_180 = io_cpu_sfence_valid | ~io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :966:38, :973:21]
  wire             s0_valid = ~io_cpu_sfence_valid & (io_cpu_redirect_flush ? io_cpu_redirect_val : _GEN_177 ? (_GEN_35 ? ~s2_tlb_resp_ae_inst & ~s2_tlb_resp_pf_inst | s2_is_replay | s2_tlb_miss : _GEN_39 ? ~(_f3_io_enq_valid_T_2 & ~s2_is_replay) : _GEN_17 ? ~(s1_tlb_resp_ae_inst | s1_tlb_resp_pf_inst) : _GEN_0) : ~_s0_valid_T_11);	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:{31,49}, :398:24, :428:{18,35}, :430:{18,21,43}, :449:28, :450:28, :451:44, :452:{50,77}, :482:45, :483:58, :484:{14,18,39,42,80}, :492:38, :497:95, :500:{20,23,70}, :724:75, :815:38, :822:79, :832:23, :954:30, :961:18, :966:38, :975:18]
  assign s0_vpc = io_cpu_sfence_valid ? _GEN_178 : io_cpu_redirect_flush ? io_cpu_redirect_pc : _GEN_177 ? (_GEN_35 ? s2_vpc : _GEN_39 ? f2_predicted_target : _GEN_17 ? (f1_do_redirect ? _GEN_3[f1_redirect_idx] : _f1_predicted_target_T_21) : _GEN_1) : f3_fetch_bundle_next_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:171:23, :348:30, :362:49, :364:16, :412:45, :414:32, :428:{18,35}, :432:18, :442:25, :467:32, :482:45, :483:58, :485:14, :492:38, :497:95, :500:20, :501:20, :785:32, :815:38, :822:79, :954:30, :962:18, :966:38, :976:18, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_181 = _f4_btb_corrections_io_enq_valid_T ? f3_fetch_bundle_end_half_valid : f3_prev_is_half;	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :748:28, :768:25, :769:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             _GEN_182 = _GEN_35 | ~(_GEN_36 & s1_valid & s1_vpc == f2_predicted_target & _f2_correct_f1_ghist_T_4);	// @[generators/boom/src/main/scala/ifu/frontend.scala:77:68, :380:29, :381:29, :444:12, :467:32, :482:45, :483:58, :492:{25,38}, :493:{30,79}, :495:16]
  wire             _GEN_183 = ~_GEN_170 | _GEN_171 | ~_GEN_174;	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:{25,38}, :822:{54,79}, :824:{74,99}]
  always @(posedge clock) begin
    REG <= reset;	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:16]
    if (io_cpu_sfence_valid)	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
      s1_vpc <= _GEN_178;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :962:18]
    else if (io_cpu_redirect_flush)	// @[generators/boom/src/main/scala/ifu/frontend.scala:327:14]
      s1_vpc <= io_cpu_redirect_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29]
    else if (_GEN_177) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      if (_GEN_35)	// @[generators/boom/src/main/scala/ifu/frontend.scala:482:45]
        s1_vpc <= s2_vpc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :442:25]
      else if (_GEN_39)	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :492:38, :497:95, :500:20]
        s1_vpc <= f2_predicted_target;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :467:32]
      else if (_GEN_17) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:18]
        if (f1_do_redirect)	// @[generators/boom/src/main/scala/ifu/frontend.scala:412:45]
          s1_vpc <= _GEN_3[f1_redirect_idx];	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}, src/main/scala/chisel3/util/Mux.scala:50:70]
        else	// @[generators/boom/src/main/scala/ifu/frontend.scala:412:45]
          s1_vpc <= _f1_predicted_target_T_21;	// @[generators/boom/src/main/scala/ifu/frontend.scala:171:23, :380:29]
      end
      else	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:18]
        s1_vpc <= _GEN_1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:348:30, :362:49, :364:16, :380:29]
    end
    else	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      s1_vpc <= f3_fetch_bundle_next_pc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :785:32]
    if (_GEN_180) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :966:38]
      if (_GEN_177) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
        if (_GEN_35)	// @[generators/boom/src/main/scala/ifu/frontend.scala:482:45]
          s1_ghist_old_history <= s2_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
        else if (_GEN_39)	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :492:38, :497:95, :500:20]
          s1_ghist_old_history <= f2_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :111:33, :115:33, :382:29]
        else if (_GEN_17) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:18]
          if (f1_predicted_ghist_ignore_second_bank)	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
            s1_ghist_old_history <= _f1_predicted_ghist_new_history_old_history_T_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:12, :382:29]
          else	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
            s1_ghist_old_history <= _f1_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/ifu/frontend.scala:115:39, :382:29]
        end
        else	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:18]
          s1_ghist_old_history <= 64'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:349:45, :382:29]
      end
      else	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
        s1_ghist_old_history <= f3_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :111:33, :115:33, :382:29]
    end
    else	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :966:38]
      s1_ghist_old_history <= io_cpu_redirect_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
    s1_ghist_current_saw_branch_not_taken <= _GEN_180 ? _GEN_177 & _GEN_35 & s2_ghist_current_saw_branch_not_taken : io_cpu_redirect_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21, :482:45, :483:58, :815:38, :822:79, :954:30, :966:38]
    if (_GEN_180) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :966:38]
      if (_GEN_177) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
        if (_GEN_35) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:482:45]
          s1_ghist_new_saw_branch_not_taken <= s2_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
          s1_ghist_new_saw_branch_taken <= s2_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
        end
        else if (_GEN_39) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :492:38, :497:95, :500:20]
          s1_ghist_new_saw_branch_not_taken <= f2_predicted_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :382:29]
          s1_ghist_new_saw_branch_taken <= f2_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :382:29]
        end
        else begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :492:38, :497:95, :500:20]
          s1_ghist_new_saw_branch_not_taken <= _GEN_18;	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:49, :382:29, :428:35, :433:18]
          s1_ghist_new_saw_branch_taken <= _GEN_19;	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:49, :382:29, :428:35, :433:18]
        end
        if (_GEN_35 | _GEN_39)	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:35, :482:45, :483:58, :489:14, :492:38, :497:95, :500:20]
          s1_ghist_ras_idx <= s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
        else if (~_GEN_17)	// @[generators/boom/src/main/scala/ifu/frontend.scala:428:18]
          s1_ghist_ras_idx <= 5'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
      end
      else begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
        s1_ghist_new_saw_branch_not_taken <= f3_predicted_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :382:29]
        s1_ghist_new_saw_branch_taken <= f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :382:29]
        s1_ghist_ras_idx <= f3_predicted_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:124:31, :382:29]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:815:38, :954:30, :966:38]
      s1_ghist_new_saw_branch_not_taken <= io_cpu_redirect_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
      s1_ghist_new_saw_branch_taken <= io_cpu_redirect_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
      s1_ghist_ras_idx <= io_cpu_redirect_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
    end
    s1_is_replay <= ~_GEN_179 & _GEN_177 & _GEN_35 & _s0_is_replay_T;	// @[generators/boom/src/main/scala/ifu/frontend.scala:383:29, :482:45, :483:{19,58}, :815:38, :822:79, :954:30, :958:17, :963:18, :966:38, :970:17, :979:18]
    s1_is_sfence <= io_cpu_sfence_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:384:29]
    s1_tsrc <= _GEN_180 ? (_GEN_177 ? (_GEN_35 ? s2_tsrc : _GEN_39 ? 2'h1 : _GEN_17 ? 2'h0 : {2{_GEN_0}}) : 2'h2) : 2'h3;	// @[generators/boom/src/main/scala/ifu/frontend.scala:350:30, :362:{31,49}, :366:16, :386:29, :428:{18,35}, :431:18, :446:24, :482:45, :483:58, :490:14, :492:38, :497:95, :500:20, :504:20, :505:20, :815:38, :822:79, :954:30, :966:38, src/main/scala/chisel3/util/Mux.scala:50:70]
    tlb_io_sfence_REG_valid <= io_cpu_sfence_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    tlb_io_sfence_REG_bits_rs1 <= io_cpu_sfence_bits_rs1;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    tlb_io_sfence_REG_bits_rs2 <= io_cpu_sfence_bits_rs2;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    tlb_io_sfence_REG_bits_addr <= io_cpu_sfence_bits_addr;	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    s1_tlb_resp_REG_pf_inst <= s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46, :449:28]
    s1_tlb_resp_REG_gf_inst <= s2_tlb_resp_gf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46, :449:28]
    s1_tlb_resp_REG_ae_inst <= s2_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46, :449:28]
    s1_ppc_REG <= s2_ppc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:42, :445:24]
    s2_vpc <= s1_vpc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :442:25]
    if (_GEN_183) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      if (_GEN_182)	// @[generators/boom/src/main/scala/ifu/frontend.scala:444:12, :483:58, :492:38]
        s2_ghist_old_history <= s1_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
      else if (f2_predicted_ghist_ignore_second_bank)	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
        s2_ghist_old_history <= _f2_predicted_ghist_new_history_old_history_T_4;	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:12, :443:21]
      else	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
        s2_ghist_old_history <= _f2_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/ifu/frontend.scala:115:39, :443:21]
    end
    else	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      s2_ghist_old_history <= f3_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :111:33, :115:33, :443:21]
    s2_ghist_current_saw_branch_not_taken <= _GEN_183 & _GEN_182 & s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21, :444:12, :483:58, :492:38, :815:38, :822:79]
    if (_GEN_183) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      if (_GEN_182) begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:444:12, :483:58, :492:38]
        s2_ghist_new_saw_branch_not_taken <= s1_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
        s2_ghist_new_saw_branch_taken <= s1_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
        s2_ghist_ras_idx <= s1_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :443:21]
      end
      else begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:444:12, :483:58, :492:38]
        s2_ghist_new_saw_branch_not_taken <= f2_predicted_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :443:21]
        s2_ghist_new_saw_branch_taken <= f2_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :443:21]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :815:38, :822:79]
      s2_ghist_new_saw_branch_not_taken <= f3_predicted_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :443:21]
      s2_ghist_new_saw_branch_taken <= f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :443:21]
      s2_ghist_ras_idx <= f3_predicted_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/frontend.scala:124:31, :443:21]
    end
    s2_ppc <= s1_ppc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:20, :445:24]
    s2_tsrc <= s1_tsrc;	// @[generators/boom/src/main/scala/ifu/frontend.scala:386:29, :446:24]
    s2_tlb_resp_pf_inst <= s1_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:24, :449:28]
    s2_tlb_resp_gf_inst <= s1_is_replay & s1_tlb_resp_REG_gf_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:383:29, :398:{24,46}, :449:28]
    s2_tlb_resp_ae_inst <= s1_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:24, :449:28]
    s2_tlb_miss <= s1_tlb_miss;	// @[generators/boom/src/main/scala/ifu/frontend.scala:397:35, :450:28]
    s2_is_replay_REG <= s1_is_replay;	// @[generators/boom/src/main/scala/ifu/frontend.scala:383:29, :451:29]
    f3_bpd_resp_io_enq_valid_REG <= _f3_io_enq_ready;	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :550:57]
    if (_f4_btb_corrections_io_enq_valid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      f3_prev_half <= f3_fetch_bundle_end_half_bits;	// @[generators/boom/src/main/scala/ifu/frontend.scala:588:28, :751:28]
    if (reset) begin
      s1_valid <= 1'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :381:29, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
      s2_valid <= 1'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :441:25, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
      ras_read_idx <= 5'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:541:29]
      f3_prev_is_half <= 1'h0;	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :590:32, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    end
    else begin
      s1_valid <= s0_valid;	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29, :954:30, :961:18, :966:38]
      s2_valid <= s1_valid & ~f1_clear;	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29, :387:58, :441:{25,35}, :815:38, :954:30, :959:17, :966:38, :971:17]
      if (_GEN_41)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        ras_read_idx <= _GEN;	// @[generators/boom/src/main/scala/ifu/frontend.scala:534:24, :541:29, :815:38, :822:79, :823:28]
      f3_prev_is_half <= _GEN_180 & (_GEN_170 ? ~(_f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7 | f4_clear) & _GEN_181 : ~f4_clear & _GEN_181);	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :732:40, :768:25, :769:21, :774:19, :775:21, :778:57, :815:{25,38}, :819:38, :820:23, :954:30, :955:17, :966:38]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:17];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        REG = _RANDOM[5'h0][0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:16]
        s1_vpc = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][8:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:362:16, :380:29]
        s1_valid = _RANDOM[5'h1][9];	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :381:29]
        s1_ghist_old_history = {_RANDOM[5'h1][31:10], _RANDOM[5'h2], _RANDOM[5'h3][9:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29, :382:29]
        s1_ghist_current_saw_branch_not_taken = _RANDOM[5'h3][10];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
        s1_ghist_new_saw_branch_not_taken = _RANDOM[5'h3][11];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
        s1_ghist_new_saw_branch_taken = _RANDOM[5'h3][12];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
        s1_ghist_ras_idx = _RANDOM[5'h3][17:13];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29]
        s1_is_replay = _RANDOM[5'h3][18];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :383:29]
        s1_is_sfence = _RANDOM[5'h3][19];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :384:29]
        s1_tsrc = _RANDOM[5'h3][21:20];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :386:29]
        tlb_io_sfence_REG_valid = _RANDOM[5'h3][22];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :394:35]
        tlb_io_sfence_REG_bits_rs1 = _RANDOM[5'h3][23];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :394:35]
        tlb_io_sfence_REG_bits_rs2 = _RANDOM[5'h3][24];	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :394:35]
        tlb_io_sfence_REG_bits_addr = {_RANDOM[5'h3][31:25], _RANDOM[5'h4]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:382:29, :394:35]
        s1_tlb_resp_REG_pf_inst = _RANDOM[5'h7][15];	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
        s1_tlb_resp_REG_gf_inst = _RANDOM[5'h7][18];	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
        s1_tlb_resp_REG_ae_inst = _RANDOM[5'h7][21];	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46]
        s1_ppc_REG = {_RANDOM[5'h7][31:28], _RANDOM[5'h8][27:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:398:46, :399:42]
        s2_valid = _RANDOM[5'h8][28];	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:42, :441:25]
        s2_vpc = {_RANDOM[5'h8][31:29], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:42, :442:25]
        s2_ghist_old_history = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:442:25, :443:21]
        s2_ghist_current_saw_branch_not_taken = _RANDOM[5'hC][5];	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
        s2_ghist_new_saw_branch_not_taken = _RANDOM[5'hC][6];	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
        s2_ghist_new_saw_branch_taken = _RANDOM[5'hC][7];	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
        s2_ghist_ras_idx = _RANDOM[5'hC][12:8];	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21]
        s2_ppc = {_RANDOM[5'hC][31:13], _RANDOM[5'hD][12:0]};	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21, :445:24]
        s2_tsrc = _RANDOM[5'hD][14:13];	// @[generators/boom/src/main/scala/ifu/frontend.scala:445:24, :446:24]
        s2_tlb_resp_pf_inst = _RANDOM[5'hF][27];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
        s2_tlb_resp_gf_inst = _RANDOM[5'hF][30];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
        s2_tlb_resp_ae_inst = _RANDOM[5'h10][1];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
        s2_tlb_miss = _RANDOM[5'h10][8];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :450:28]
        s2_is_replay_REG = _RANDOM[5'h10][9];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :451:29]
        ras_read_idx = _RANDOM[5'h10][14:10];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :541:29]
        f3_bpd_resp_io_enq_valid_REG = _RANDOM[5'h10][15];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :550:57]
        f3_prev_half = _RANDOM[5'h10][31:16];	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28, :588:28]
        f3_prev_is_half = _RANDOM[5'h11][0];	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache icache (	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26]
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .io_req_valid                   (s0_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :961:18, :966:38]
    .io_req_bits_addr               (s0_vpc[38:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:370:27, :954:30, :962:18, :966:38]
    .io_s1_paddr                    (s1_ppc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:399:20]
    .io_s1_kill                     (_tlb_io_resp_miss | f1_clear),	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19, :403:42, :815:38, :954:30, :959:17, :966:38, :971:17]
    .io_s2_kill                     (s2_xcpt),	// @[generators/boom/src/main/scala/ifu/frontend.scala:452:74]
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_invalidate                  (io_cpu_flush_icache)
  );
  BranchPredictor bpd (	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .clock                                         (clock),
    .reset                                         (reset),
    .io_f0_req_valid                               (s0_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :961:18, :966:38]
    .io_f0_req_bits_pc                             (s0_vpc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :962:18, :966:38]
    .io_f0_req_bits_ghist_old_history              (_GEN_180 ? (_GEN_177 ? (_GEN_35 ? s2_ghist_old_history : _GEN_39 ? f2_predicted_ghist_old_history : _GEN_17 ? (f1_predicted_ghist_ignore_second_bank ? _f1_predicted_ghist_new_history_old_history_T_4 : _f1_predicted_ghist_new_history_old_history_T_25) : 64'h0) : f3_predicted_ghist_old_history) : io_cpu_redirect_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:68:12, :106:46, :110:33, :111:33, :115:{33,39}, :349:45, :362:49, :428:{18,35}, :433:18, :443:21, :482:45, :483:58, :489:14, :492:38, :497:95, :500:20, :503:20, :815:38, :822:79, :954:30, :966:38]
    .io_f0_req_bits_ghist_new_saw_branch_not_taken (_GEN_180 ? (_GEN_177 ? (_GEN_35 ? s2_ghist_new_saw_branch_not_taken : _GEN_39 ? f2_predicted_ghist_new_saw_branch_not_taken : _GEN_18) : f3_predicted_ghist_new_saw_branch_not_taken) : io_cpu_redirect_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :362:49, :428:35, :433:18, :443:21, :482:45, :483:58, :489:14, :492:38, :497:95, :500:20, :503:20, :815:38, :822:79, :954:30, :966:38]
    .io_f0_req_bits_ghist_new_saw_branch_taken     (_GEN_180 ? (_GEN_177 ? (_GEN_35 ? s2_ghist_new_saw_branch_taken : _GEN_39 ? f2_predicted_ghist_new_saw_branch_taken : _GEN_19) : f3_predicted_ghist_new_saw_branch_taken) : io_cpu_redirect_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :362:49, :428:35, :433:18, :443:21, :482:45, :483:58, :489:14, :492:38, :497:95, :500:20, :503:20, :815:38, :822:79, :954:30, :966:38]
    .io_resp_f1_preds_0_taken                      (_bpd_io_resp_f1_preds_0_taken),
    .io_resp_f1_preds_0_is_br                      (_bpd_io_resp_f1_preds_0_is_br),
    .io_resp_f1_preds_0_is_jal                     (_bpd_io_resp_f1_preds_0_is_jal),
    .io_resp_f1_preds_0_predicted_pc_valid         (_bpd_io_resp_f1_preds_0_predicted_pc_valid),
    .io_resp_f1_preds_0_predicted_pc_bits          (_bpd_io_resp_f1_preds_0_predicted_pc_bits),
    .io_resp_f1_preds_1_taken                      (_bpd_io_resp_f1_preds_1_taken),
    .io_resp_f1_preds_1_is_br                      (_bpd_io_resp_f1_preds_1_is_br),
    .io_resp_f1_preds_1_is_jal                     (_bpd_io_resp_f1_preds_1_is_jal),
    .io_resp_f1_preds_1_predicted_pc_valid         (_bpd_io_resp_f1_preds_1_predicted_pc_valid),
    .io_resp_f1_preds_1_predicted_pc_bits          (_bpd_io_resp_f1_preds_1_predicted_pc_bits),
    .io_resp_f1_preds_2_taken                      (_bpd_io_resp_f1_preds_2_taken),
    .io_resp_f1_preds_2_is_br                      (_bpd_io_resp_f1_preds_2_is_br),
    .io_resp_f1_preds_2_is_jal                     (_bpd_io_resp_f1_preds_2_is_jal),
    .io_resp_f1_preds_2_predicted_pc_valid         (_bpd_io_resp_f1_preds_2_predicted_pc_valid),
    .io_resp_f1_preds_2_predicted_pc_bits          (_bpd_io_resp_f1_preds_2_predicted_pc_bits),
    .io_resp_f1_preds_3_taken                      (_bpd_io_resp_f1_preds_3_taken),
    .io_resp_f1_preds_3_is_br                      (_bpd_io_resp_f1_preds_3_is_br),
    .io_resp_f1_preds_3_is_jal                     (_bpd_io_resp_f1_preds_3_is_jal),
    .io_resp_f1_preds_3_predicted_pc_valid         (_bpd_io_resp_f1_preds_3_predicted_pc_valid),
    .io_resp_f1_preds_3_predicted_pc_bits          (_bpd_io_resp_f1_preds_3_predicted_pc_bits),
    .io_resp_f1_preds_4_taken                      (_bpd_io_resp_f1_preds_4_taken),
    .io_resp_f1_preds_4_is_br                      (_bpd_io_resp_f1_preds_4_is_br),
    .io_resp_f1_preds_4_is_jal                     (_bpd_io_resp_f1_preds_4_is_jal),
    .io_resp_f1_preds_4_predicted_pc_valid         (_bpd_io_resp_f1_preds_4_predicted_pc_valid),
    .io_resp_f1_preds_4_predicted_pc_bits          (_bpd_io_resp_f1_preds_4_predicted_pc_bits),
    .io_resp_f1_preds_5_taken                      (_bpd_io_resp_f1_preds_5_taken),
    .io_resp_f1_preds_5_is_br                      (_bpd_io_resp_f1_preds_5_is_br),
    .io_resp_f1_preds_5_is_jal                     (_bpd_io_resp_f1_preds_5_is_jal),
    .io_resp_f1_preds_5_predicted_pc_valid         (_bpd_io_resp_f1_preds_5_predicted_pc_valid),
    .io_resp_f1_preds_5_predicted_pc_bits          (_bpd_io_resp_f1_preds_5_predicted_pc_bits),
    .io_resp_f1_preds_6_taken                      (_bpd_io_resp_f1_preds_6_taken),
    .io_resp_f1_preds_6_is_br                      (_bpd_io_resp_f1_preds_6_is_br),
    .io_resp_f1_preds_6_is_jal                     (_bpd_io_resp_f1_preds_6_is_jal),
    .io_resp_f1_preds_6_predicted_pc_valid         (_bpd_io_resp_f1_preds_6_predicted_pc_valid),
    .io_resp_f1_preds_6_predicted_pc_bits          (_bpd_io_resp_f1_preds_6_predicted_pc_bits),
    .io_resp_f1_preds_7_taken                      (_bpd_io_resp_f1_preds_7_taken),
    .io_resp_f1_preds_7_is_br                      (_bpd_io_resp_f1_preds_7_is_br),
    .io_resp_f1_preds_7_is_jal                     (_bpd_io_resp_f1_preds_7_is_jal),
    .io_resp_f1_preds_7_predicted_pc_valid         (_bpd_io_resp_f1_preds_7_predicted_pc_valid),
    .io_resp_f1_preds_7_predicted_pc_bits          (_bpd_io_resp_f1_preds_7_predicted_pc_bits),
    .io_resp_f2_preds_0_taken                      (_bpd_io_resp_f2_preds_0_taken),
    .io_resp_f2_preds_0_is_br                      (_bpd_io_resp_f2_preds_0_is_br),
    .io_resp_f2_preds_0_is_jal                     (_bpd_io_resp_f2_preds_0_is_jal),
    .io_resp_f2_preds_0_predicted_pc_valid         (_bpd_io_resp_f2_preds_0_predicted_pc_valid),
    .io_resp_f2_preds_0_predicted_pc_bits          (_bpd_io_resp_f2_preds_0_predicted_pc_bits),
    .io_resp_f2_preds_1_taken                      (_bpd_io_resp_f2_preds_1_taken),
    .io_resp_f2_preds_1_is_br                      (_bpd_io_resp_f2_preds_1_is_br),
    .io_resp_f2_preds_1_is_jal                     (_bpd_io_resp_f2_preds_1_is_jal),
    .io_resp_f2_preds_1_predicted_pc_valid         (_bpd_io_resp_f2_preds_1_predicted_pc_valid),
    .io_resp_f2_preds_1_predicted_pc_bits          (_bpd_io_resp_f2_preds_1_predicted_pc_bits),
    .io_resp_f2_preds_2_taken                      (_bpd_io_resp_f2_preds_2_taken),
    .io_resp_f2_preds_2_is_br                      (_bpd_io_resp_f2_preds_2_is_br),
    .io_resp_f2_preds_2_is_jal                     (_bpd_io_resp_f2_preds_2_is_jal),
    .io_resp_f2_preds_2_predicted_pc_valid         (_bpd_io_resp_f2_preds_2_predicted_pc_valid),
    .io_resp_f2_preds_2_predicted_pc_bits          (_bpd_io_resp_f2_preds_2_predicted_pc_bits),
    .io_resp_f2_preds_3_taken                      (_bpd_io_resp_f2_preds_3_taken),
    .io_resp_f2_preds_3_is_br                      (_bpd_io_resp_f2_preds_3_is_br),
    .io_resp_f2_preds_3_is_jal                     (_bpd_io_resp_f2_preds_3_is_jal),
    .io_resp_f2_preds_3_predicted_pc_valid         (_bpd_io_resp_f2_preds_3_predicted_pc_valid),
    .io_resp_f2_preds_3_predicted_pc_bits          (_bpd_io_resp_f2_preds_3_predicted_pc_bits),
    .io_resp_f2_preds_4_taken                      (_bpd_io_resp_f2_preds_4_taken),
    .io_resp_f2_preds_4_is_br                      (_bpd_io_resp_f2_preds_4_is_br),
    .io_resp_f2_preds_4_is_jal                     (_bpd_io_resp_f2_preds_4_is_jal),
    .io_resp_f2_preds_4_predicted_pc_valid         (_bpd_io_resp_f2_preds_4_predicted_pc_valid),
    .io_resp_f2_preds_4_predicted_pc_bits          (_bpd_io_resp_f2_preds_4_predicted_pc_bits),
    .io_resp_f2_preds_5_taken                      (_bpd_io_resp_f2_preds_5_taken),
    .io_resp_f2_preds_5_is_br                      (_bpd_io_resp_f2_preds_5_is_br),
    .io_resp_f2_preds_5_is_jal                     (_bpd_io_resp_f2_preds_5_is_jal),
    .io_resp_f2_preds_5_predicted_pc_valid         (_bpd_io_resp_f2_preds_5_predicted_pc_valid),
    .io_resp_f2_preds_5_predicted_pc_bits          (_bpd_io_resp_f2_preds_5_predicted_pc_bits),
    .io_resp_f2_preds_6_taken                      (_bpd_io_resp_f2_preds_6_taken),
    .io_resp_f2_preds_6_is_br                      (_bpd_io_resp_f2_preds_6_is_br),
    .io_resp_f2_preds_6_is_jal                     (_bpd_io_resp_f2_preds_6_is_jal),
    .io_resp_f2_preds_6_predicted_pc_valid         (_bpd_io_resp_f2_preds_6_predicted_pc_valid),
    .io_resp_f2_preds_6_predicted_pc_bits          (_bpd_io_resp_f2_preds_6_predicted_pc_bits),
    .io_resp_f2_preds_7_taken                      (_bpd_io_resp_f2_preds_7_taken),
    .io_resp_f2_preds_7_is_br                      (_bpd_io_resp_f2_preds_7_is_br),
    .io_resp_f2_preds_7_is_jal                     (_bpd_io_resp_f2_preds_7_is_jal),
    .io_resp_f2_preds_7_predicted_pc_valid         (_bpd_io_resp_f2_preds_7_predicted_pc_valid),
    .io_resp_f2_preds_7_predicted_pc_bits          (_bpd_io_resp_f2_preds_7_predicted_pc_bits),
    .io_resp_f3_pc                                 (_bpd_io_resp_f3_pc),
    .io_resp_f3_preds_0_taken                      (_bpd_io_resp_f3_preds_0_taken),
    .io_resp_f3_preds_0_is_br                      (_bpd_io_resp_f3_preds_0_is_br),
    .io_resp_f3_preds_0_is_jal                     (_bpd_io_resp_f3_preds_0_is_jal),
    .io_resp_f3_preds_0_predicted_pc_valid         (_bpd_io_resp_f3_preds_0_predicted_pc_valid),
    .io_resp_f3_preds_0_predicted_pc_bits          (_bpd_io_resp_f3_preds_0_predicted_pc_bits),
    .io_resp_f3_preds_1_taken                      (_bpd_io_resp_f3_preds_1_taken),
    .io_resp_f3_preds_1_is_br                      (_bpd_io_resp_f3_preds_1_is_br),
    .io_resp_f3_preds_1_is_jal                     (_bpd_io_resp_f3_preds_1_is_jal),
    .io_resp_f3_preds_1_predicted_pc_valid         (_bpd_io_resp_f3_preds_1_predicted_pc_valid),
    .io_resp_f3_preds_1_predicted_pc_bits          (_bpd_io_resp_f3_preds_1_predicted_pc_bits),
    .io_resp_f3_preds_2_taken                      (_bpd_io_resp_f3_preds_2_taken),
    .io_resp_f3_preds_2_is_br                      (_bpd_io_resp_f3_preds_2_is_br),
    .io_resp_f3_preds_2_is_jal                     (_bpd_io_resp_f3_preds_2_is_jal),
    .io_resp_f3_preds_2_predicted_pc_valid         (_bpd_io_resp_f3_preds_2_predicted_pc_valid),
    .io_resp_f3_preds_2_predicted_pc_bits          (_bpd_io_resp_f3_preds_2_predicted_pc_bits),
    .io_resp_f3_preds_3_taken                      (_bpd_io_resp_f3_preds_3_taken),
    .io_resp_f3_preds_3_is_br                      (_bpd_io_resp_f3_preds_3_is_br),
    .io_resp_f3_preds_3_is_jal                     (_bpd_io_resp_f3_preds_3_is_jal),
    .io_resp_f3_preds_3_predicted_pc_valid         (_bpd_io_resp_f3_preds_3_predicted_pc_valid),
    .io_resp_f3_preds_3_predicted_pc_bits          (_bpd_io_resp_f3_preds_3_predicted_pc_bits),
    .io_resp_f3_preds_4_taken                      (_bpd_io_resp_f3_preds_4_taken),
    .io_resp_f3_preds_4_is_br                      (_bpd_io_resp_f3_preds_4_is_br),
    .io_resp_f3_preds_4_is_jal                     (_bpd_io_resp_f3_preds_4_is_jal),
    .io_resp_f3_preds_4_predicted_pc_valid         (_bpd_io_resp_f3_preds_4_predicted_pc_valid),
    .io_resp_f3_preds_4_predicted_pc_bits          (_bpd_io_resp_f3_preds_4_predicted_pc_bits),
    .io_resp_f3_preds_5_taken                      (_bpd_io_resp_f3_preds_5_taken),
    .io_resp_f3_preds_5_is_br                      (_bpd_io_resp_f3_preds_5_is_br),
    .io_resp_f3_preds_5_is_jal                     (_bpd_io_resp_f3_preds_5_is_jal),
    .io_resp_f3_preds_5_predicted_pc_valid         (_bpd_io_resp_f3_preds_5_predicted_pc_valid),
    .io_resp_f3_preds_5_predicted_pc_bits          (_bpd_io_resp_f3_preds_5_predicted_pc_bits),
    .io_resp_f3_preds_6_taken                      (_bpd_io_resp_f3_preds_6_taken),
    .io_resp_f3_preds_6_is_br                      (_bpd_io_resp_f3_preds_6_is_br),
    .io_resp_f3_preds_6_is_jal                     (_bpd_io_resp_f3_preds_6_is_jal),
    .io_resp_f3_preds_6_predicted_pc_valid         (_bpd_io_resp_f3_preds_6_predicted_pc_valid),
    .io_resp_f3_preds_6_predicted_pc_bits          (_bpd_io_resp_f3_preds_6_predicted_pc_bits),
    .io_resp_f3_preds_7_taken                      (_bpd_io_resp_f3_preds_7_taken),
    .io_resp_f3_preds_7_is_br                      (_bpd_io_resp_f3_preds_7_is_br),
    .io_resp_f3_preds_7_is_jal                     (_bpd_io_resp_f3_preds_7_is_jal),
    .io_resp_f3_preds_7_predicted_pc_valid         (_bpd_io_resp_f3_preds_7_predicted_pc_valid),
    .io_resp_f3_preds_7_predicted_pc_bits          (_bpd_io_resp_f3_preds_7_predicted_pc_bits),
    .io_resp_f3_meta_0                             (_bpd_io_resp_f3_meta_0),
    .io_resp_f3_meta_1                             (_bpd_io_resp_f3_meta_1),
    .io_f3_fire                                    (_f3_bpd_resp_io_enq_ready & _f3_bpd_resp_io_enq_valid_T),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11, :550:47, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_update_valid                               (_bpd_update_arbiter_io_out_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_is_mispredict_update           (_bpd_update_arbiter_io_out_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_is_repair_update               (_bpd_update_arbiter_io_out_bits_is_repair_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_btb_mispredicts                (_bpd_update_arbiter_io_out_bits_btb_mispredicts),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_pc                             (_bpd_update_arbiter_io_out_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_br_mask                        (_bpd_update_arbiter_io_out_bits_br_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_idx_valid                  (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_idx_bits                   (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_taken                      (_bpd_update_arbiter_io_out_bits_cfi_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_mispredicted               (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_is_br                      (_bpd_update_arbiter_io_out_bits_cfi_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_cfi_is_jal                     (_bpd_update_arbiter_io_out_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_ghist_old_history              (_bpd_update_arbiter_io_out_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_ghist_new_saw_branch_not_taken (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_ghist_new_saw_branch_taken     (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_target                         (_bpd_update_arbiter_io_out_bits_target),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_meta_0                         (_bpd_update_arbiter_io_out_bits_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_update_bits_meta_1                         (_bpd_update_arbiter_io_out_bits_meta_1)	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
  );
  BoomRAS ras (	// @[generators/boom/src/main/scala/ifu/frontend.scala:334:19]
    .clock          (clock),
    .io_read_idx    (_GEN_41 ? _GEN : ras_read_idx),	// @[generators/boom/src/main/scala/ifu/frontend.scala:534:24, :541:29, :543:25, :544:18, :815:38, :822:79, :823:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_read_addr   (_ras_io_read_addr),
    .io_write_valid (_ftq_io_ras_update | _GEN_170 & f3_fetch_bundle_cfi_is_call & f3_fetch_bundle_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:757:33, :778:57, :806:22, :815:{25,38}, :816:73, :863:19, :934:52, :935:24]
    .io_write_idx   (_ftq_io_ras_update ? _ftq_io_ras_update_idx : _ras_io_write_idx_T),	// @[generators/boom/src/main/scala/ifu/frontend.scala:809:22, :863:19, :934:52, :936:24, generators/boom/src/main/scala/util/util.scala:203:14]
    .io_write_addr  (_ftq_io_ras_update ? _ftq_io_ras_update_pc : _GEN_42 + {36'h0, f3_fetch_bundle_cfi_idx_bits, 1'h0} + {37'h0, f3_fetch_bundle_cfi_npc_plus4 ? 3'h4 : 3'h2})	// @[generators/boom/src/main/scala/ifu/frontend.scala:171:23, :300:26, :327:14, :332:19, :338:19, :391:25, :522:11, :570:29, :607:23, :620:69, :697:49, :759:33, :807:{22,39,77,82}, :843:34, :860:11, :862:19, :863:19, :926:34, :934:52, :937:24, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  );
  TLB tlb (	// @[generators/boom/src/main/scala/ifu/frontend.scala:338:19]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (s1_valid & ~s1_is_replay & ~f1_clear | s1_is_sfence),	// @[generators/boom/src/main/scala/ifu/frontend.scala:381:29, :383:29, :384:29, :387:{41,55,58,69}, :815:38, :954:30, :959:17, :966:38, :971:17]
    .io_req_bits_vaddr             (s1_vpc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:380:29]
    .io_req_bits_prv               (io_ptw_status_prv),
    .io_resp_miss                  (_tlb_io_resp_miss),
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_sfence_valid               (tlb_io_sfence_REG_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    .io_sfence_bits_rs1            (tlb_io_sfence_REG_bits_rs1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    .io_sfence_bits_rs2            (tlb_io_sfence_REG_bits_rs2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    .io_sfence_bits_addr           (tlb_io_sfence_REG_bits_addr),	// @[generators/boom/src/main/scala/ifu/frontend.scala:394:35]
    .io_ptw_req_ready              (io_ptw_req_ready),
    .io_ptw_req_valid              (io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr     (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid             (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_ptw       (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final     (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf           (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf           (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr           (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw           (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx           (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn      (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d        (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a        (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g        (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u        (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x        (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w        (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r        (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v        (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level        (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous  (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode              (io_ptw_ptbr_mode),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask)
  );
  Queue_66 f3 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .clock                                          (clock),
    .reset                                          (_GEN_40),	// @[generators/boom/src/main/scala/ifu/frontend.scala:516:35]
    .io_enq_ready                                   (_f3_io_enq_ready),
    .io_enq_valid                                   (_f3_io_enq_valid_T_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:529:47]
    .io_enq_bits_pc                                 (s2_vpc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:442:25]
    .io_enq_bits_data                               (s2_xcpt ? 128'h0 : _icache_io_resp_bits_data),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :452:74, :533:30]
    .io_enq_bits_mask                               (_f3_io_enq_bits_mask_T[7:0] & ((&(s2_vpc[5:3])) ? 8'hF : 8'hFF)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:{28,66}, :181:{25,81}, :182:{31,40}, :442:25]
    .io_enq_bits_xcpt_pf_inst                       (s2_tlb_resp_pf_inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
    .io_enq_bits_xcpt_gf_inst                       (s2_tlb_resp_gf_inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
    .io_enq_bits_xcpt_ae_inst                       (s2_tlb_resp_ae_inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:449:28]
    .io_enq_bits_ghist_old_history                  (_GEN_172 ? f3_predicted_ghist_old_history : s2_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :111:33, :115:33, :443:21, :534:24, :815:38, :822:79, :823:28]
    .io_enq_bits_ghist_current_saw_branch_not_taken (~_GEN_172 & s2_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:443:21, :534:24, :815:38, :822:79, :823:28]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_GEN_172 ? f3_predicted_ghist_new_saw_branch_not_taken : s2_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :112:46, :119:46, :443:21, :534:24, :815:38, :822:79, :823:28]
    .io_enq_bits_ghist_new_saw_branch_taken         (_GEN_172 ? f3_predicted_ghist_new_saw_branch_taken : s2_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:110:33, :113:46, :120:46, :443:21, :534:24, :815:38, :822:79, :823:28]
    .io_enq_bits_ghist_ras_idx                      (_GEN),	// @[generators/boom/src/main/scala/ifu/frontend.scala:534:24, :815:38, :822:79, :823:28]
    .io_enq_bits_fsrc                               (_GEN_35 ? 2'h0 : {1'h0, _GEN_39}),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :350:30, :428:35, :447:25, :482:45, :483:58, :492:38, :497:95, :500:20, :504:20, :522:11, :570:29, :607:23, :843:34, :860:11, :862:19, :863:19, :926:34, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_tsrc                               (s2_tsrc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:446:24]
    .io_deq_ready                                   (_f4_io_enq_ready),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_deq_valid                                   (_f3_io_deq_valid),
    .io_deq_bits_pc                                 (_f3_io_deq_bits_pc),
    .io_deq_bits_data                               (_f3_io_deq_bits_data),
    .io_deq_bits_mask                               (_f3_io_deq_bits_mask),
    .io_deq_bits_xcpt_pf_inst                       (_f3_io_deq_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_ae_inst                       (_f3_io_deq_bits_xcpt_ae_inst),
    .io_deq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_fsrc                               (_f3_io_deq_bits_fsrc),
    .io_deq_bits_tsrc                               (_f3_io_deq_bits_tsrc)
  );
  Queue_67 f3_bpd_resp (	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .clock                                  (clock),
    .reset                                  (_GEN_40),	// @[generators/boom/src/main/scala/ifu/frontend.scala:516:35]
    .io_enq_ready                           (_f3_bpd_resp_io_enq_ready),
    .io_enq_valid                           (_f3_bpd_resp_io_enq_valid_T),	// @[generators/boom/src/main/scala/ifu/frontend.scala:550:47]
    .io_enq_bits_pc                         (_bpd_io_resp_f3_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_0_taken              (_bpd_io_resp_f3_preds_0_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_0_is_br              (_bpd_io_resp_f3_preds_0_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_0_is_jal             (_bpd_io_resp_f3_preds_0_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_0_predicted_pc_valid (_bpd_io_resp_f3_preds_0_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_0_predicted_pc_bits  (_bpd_io_resp_f3_preds_0_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_1_taken              (_bpd_io_resp_f3_preds_1_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_1_is_br              (_bpd_io_resp_f3_preds_1_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_1_is_jal             (_bpd_io_resp_f3_preds_1_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_1_predicted_pc_valid (_bpd_io_resp_f3_preds_1_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_1_predicted_pc_bits  (_bpd_io_resp_f3_preds_1_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_2_taken              (_bpd_io_resp_f3_preds_2_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_2_is_br              (_bpd_io_resp_f3_preds_2_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_2_is_jal             (_bpd_io_resp_f3_preds_2_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_2_predicted_pc_valid (_bpd_io_resp_f3_preds_2_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_2_predicted_pc_bits  (_bpd_io_resp_f3_preds_2_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_3_taken              (_bpd_io_resp_f3_preds_3_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_3_is_br              (_bpd_io_resp_f3_preds_3_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_3_is_jal             (_bpd_io_resp_f3_preds_3_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_3_predicted_pc_valid (_bpd_io_resp_f3_preds_3_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_3_predicted_pc_bits  (_bpd_io_resp_f3_preds_3_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_4_taken              (_bpd_io_resp_f3_preds_4_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_4_is_br              (_bpd_io_resp_f3_preds_4_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_4_is_jal             (_bpd_io_resp_f3_preds_4_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_4_predicted_pc_valid (_bpd_io_resp_f3_preds_4_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_4_predicted_pc_bits  (_bpd_io_resp_f3_preds_4_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_5_taken              (_bpd_io_resp_f3_preds_5_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_5_is_br              (_bpd_io_resp_f3_preds_5_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_5_is_jal             (_bpd_io_resp_f3_preds_5_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_5_predicted_pc_valid (_bpd_io_resp_f3_preds_5_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_5_predicted_pc_bits  (_bpd_io_resp_f3_preds_5_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_6_taken              (_bpd_io_resp_f3_preds_6_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_6_is_br              (_bpd_io_resp_f3_preds_6_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_6_is_jal             (_bpd_io_resp_f3_preds_6_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_6_predicted_pc_valid (_bpd_io_resp_f3_preds_6_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_6_predicted_pc_bits  (_bpd_io_resp_f3_preds_6_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_7_taken              (_bpd_io_resp_f3_preds_7_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_7_is_br              (_bpd_io_resp_f3_preds_7_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_7_is_jal             (_bpd_io_resp_f3_preds_7_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_7_predicted_pc_valid (_bpd_io_resp_f3_preds_7_predicted_pc_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_preds_7_predicted_pc_bits  (_bpd_io_resp_f3_preds_7_predicted_pc_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_meta_0                     (_bpd_io_resp_f3_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_enq_bits_meta_1                     (_bpd_io_resp_f3_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:332:19]
    .io_deq_ready                           (_f4_io_enq_ready),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_deq_bits_pc                         (_f3_bpd_resp_io_deq_bits_pc),
    .io_deq_bits_preds_0_taken              (_f3_bpd_resp_io_deq_bits_preds_0_taken),
    .io_deq_bits_preds_0_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid),
    .io_deq_bits_preds_0_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits),
    .io_deq_bits_preds_1_taken              (_f3_bpd_resp_io_deq_bits_preds_1_taken),
    .io_deq_bits_preds_1_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid),
    .io_deq_bits_preds_1_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits),
    .io_deq_bits_preds_2_taken              (_f3_bpd_resp_io_deq_bits_preds_2_taken),
    .io_deq_bits_preds_2_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid),
    .io_deq_bits_preds_2_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits),
    .io_deq_bits_preds_3_taken              (_f3_bpd_resp_io_deq_bits_preds_3_taken),
    .io_deq_bits_preds_3_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid),
    .io_deq_bits_preds_3_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits),
    .io_deq_bits_preds_4_taken              (_f3_bpd_resp_io_deq_bits_preds_4_taken),
    .io_deq_bits_preds_4_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid),
    .io_deq_bits_preds_4_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits),
    .io_deq_bits_preds_5_taken              (_f3_bpd_resp_io_deq_bits_preds_5_taken),
    .io_deq_bits_preds_5_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid),
    .io_deq_bits_preds_5_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits),
    .io_deq_bits_preds_6_taken              (_f3_bpd_resp_io_deq_bits_preds_6_taken),
    .io_deq_bits_preds_6_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid),
    .io_deq_bits_preds_6_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits),
    .io_deq_bits_preds_7_taken              (_f3_bpd_resp_io_deq_bits_preds_7_taken),
    .io_deq_bits_preds_7_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid),
    .io_deq_bits_preds_7_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits),
    .io_deq_bits_meta_0                     (_f3_bpd_resp_io_deq_bits_meta_0),
    .io_deq_bits_meta_1                     (_f3_bpd_resp_io_deq_bits_meta_1),
    .io_deq_bits_lhist_0                    (_f3_bpd_resp_io_deq_bits_lhist_0),
    .io_deq_bits_lhist_1                    (_f3_bpd_resp_io_deq_bits_lhist_1)
  );
  RVCExpander exp_inst0_rvc_exp (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:616:24]
    .io_out_bits (_exp_inst0_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst0_rvc_exp_io_rvc)
  );
  RVCExpander exp_inst1_rvc_exp (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[31:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :617:30]
    .io_out_bits (_exp_inst1_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst1_rvc_exp_io_rvc)
  );
  BranchDecode bpd_decoder0 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:623:34]
    .io_inst                 (exp_inst0),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 - 40'h2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69]
    .io_out_is_ret           (_bpd_decoder0_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder0_io_out_is_call),
    .io_out_target           (_bpd_decoder0_io_out_target),
    .io_out_cfi_type         (_bpd_decoder0_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder0_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder0_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder0_io_out_shadowable)
  );
  BranchDecode bpd_decoder1 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
    .io_inst                 (exp_inst1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   ({_f3_io_deq_bits_pc[39:3], 3'h0}),	// @[generators/boom/src/main/scala/ifu/frontend.scala:161:39, :517:11, :845:35]
    .io_out_is_ret           (_bpd_decoder1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder1_io_out_is_call),
    .io_out_target           (_bpd_decoder1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder1_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
    .io_out_bits (_exp_inst_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_io_rvc)
  );
  BranchDecode bpd_decoder (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'h2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_io_out_is_call),
    .io_out_target           (_bpd_decoder_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp_1 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
    .io_out_bits (_exp_inst_rvc_exp_1_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_1_io_rvc)
  );
  BranchDecode bpd_decoder_1 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_2),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'h4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_1_io_out_is_call),
    .io_out_target           (_bpd_decoder_1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_1_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp_2 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
    .io_out_bits (_exp_inst_rvc_exp_2_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_2_io_rvc)
  );
  BranchDecode bpd_decoder_2 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_3),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'h6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_2_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_2_io_out_is_call),
    .io_out_target           (_bpd_decoder_2_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_2_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_2_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_2_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_2_io_out_shadowable)
  );
  RVCExpander exp_inst1_rvc_exp_1 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[95:64]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :599:29, :617:30]
    .io_out_bits (_exp_inst1_rvc_exp_1_io_out_bits),
    .io_rvc      (_exp_inst1_rvc_exp_1_io_rvc)
  );
  BranchDecode bpd_decoder1_1 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34]
    .io_inst                 (exp_inst1_1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'h8),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:{34,69}]
    .io_out_is_ret           (_bpd_decoder1_1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder1_1_io_out_is_call),
    .io_out_target           (_bpd_decoder1_1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder1_1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder1_1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder1_1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder1_1_io_out_shadowable)
  );
  RVCExpander exp_inst0b_rvc_exp (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[79:48]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11, :638:33]
    .io_out_bits (_exp_inst0b_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst0b_rvc_exp_io_rvc)
  );
  BranchDecode bpd_decoder0b (	// @[generators/boom/src/main/scala/ifu/frontend.scala:640:39]
    .io_inst                 (exp_inst0b),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'h6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder0b_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder0b_io_out_is_call),
    .io_out_target           (_bpd_decoder0b_io_out_target),
    .io_out_cfi_type         (_bpd_decoder0b_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder0b_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder0b_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder0b_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp_3 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
    .io_out_bits (_exp_inst_rvc_exp_3_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_3_io_rvc)
  );
  BranchDecode bpd_decoder_3 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_5),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'hA),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_3_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_3_io_out_is_call),
    .io_out_target           (_bpd_decoder_3_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_3_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_3_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_3_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_3_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp_4 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
    .io_out_bits (_exp_inst_rvc_exp_4_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_4_io_rvc)
  );
  BranchDecode bpd_decoder_4 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_6),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'hC),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_4_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_4_io_out_is_call),
    .io_out_target           (_bpd_decoder_4_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_4_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_4_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_4_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_4_io_out_shadowable)
  );
  RVCExpander exp_inst_rvc_exp_5 (	// @[generators/boom/src/main/scala/common/consts.scala:330:25]
    .io_in       (inst_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
    .io_out_bits (_exp_inst_rvc_exp_5_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_5_io_rvc)
  );
  BranchDecode bpd_decoder_5 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_7),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_pc                   (_GEN_42 + 40'hE),	// @[generators/boom/src/main/scala/ifu/frontend.scala:620:69, :663:32]
    .io_out_is_ret           (_bpd_decoder_5_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_5_io_out_is_call),
    .io_out_target           (_bpd_decoder_5_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_5_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_5_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_5_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_5_io_out_shadowable)
  );
  Queue_68 f4_btb_corrections (	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .clock                                          (clock),
    .reset                                          (reset),
    .io_enq_valid                                   (_f4_btb_corrections_io_enq_valid_T & (f3_btb_mispredicts_0 | f3_btb_mispredicts_1 | f3_btb_mispredicts_2 | f3_btb_mispredicts_3 | f3_btb_mispredicts_4 | f3_btb_mispredicts_5 | f3_btb_mispredicts_6 | f3_btb_mispredicts_7)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:698:61, :844:{53,83}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_enq_bits_btb_mispredicts                    ({f3_btb_mispredicts_7, f3_btb_mispredicts_6, f3_btb_mispredicts_5, f3_btb_mispredicts_4, f3_btb_mispredicts_3, f3_btb_mispredicts_2, f3_btb_mispredicts_1, f3_btb_mispredicts_0}),	// @[generators/boom/src/main/scala/ifu/frontend.scala:698:61, :848:77]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_lhist_1                            (_f3_bpd_resp_io_deq_bits_lhist_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_meta_0                             (_f3_bpd_resp_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_meta_1                             (_f3_bpd_resp_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_deq_ready                                   (_bpd_update_arbiter_io_in_1_ready),	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_deq_valid                                   (_f4_btb_corrections_io_deq_valid),
    .io_deq_bits_is_mispredict_update               (_f4_btb_corrections_io_deq_bits_is_mispredict_update),
    .io_deq_bits_is_repair_update                   (_f4_btb_corrections_io_deq_bits_is_repair_update),
    .io_deq_bits_btb_mispredicts                    (_f4_btb_corrections_io_deq_bits_btb_mispredicts),
    .io_deq_bits_pc                                 (_f4_btb_corrections_io_deq_bits_pc),
    .io_deq_bits_br_mask                            (_f4_btb_corrections_io_deq_bits_br_mask),
    .io_deq_bits_cfi_idx_valid                      (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_taken                          (_f4_btb_corrections_io_deq_bits_cfi_taken),
    .io_deq_bits_cfi_mispredicted                   (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),
    .io_deq_bits_cfi_is_br                          (_f4_btb_corrections_io_deq_bits_cfi_is_br),
    .io_deq_bits_cfi_is_jal                         (_f4_btb_corrections_io_deq_bits_cfi_is_jal),
    .io_deq_bits_ghist_old_history                  (_f4_btb_corrections_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_target                             (_f4_btb_corrections_io_deq_bits_target),
    .io_deq_bits_meta_0                             (_f4_btb_corrections_io_deq_bits_meta_0),
    .io_deq_bits_meta_1                             (_f4_btb_corrections_io_deq_bits_meta_1)
  );
  Queue_69 f4 (	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .clock                                          (clock),
    .reset                                          (_GEN_40),	// @[generators/boom/src/main/scala/ifu/frontend.scala:516:35]
    .io_enq_ready                                   (_f4_io_enq_ready),
    .io_enq_valid                                   (_f4_io_enq_valid_T_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:909:38]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_next_pc                            (f3_fetch_bundle_next_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:785:32]
    .io_enq_bits_edge_inst_0                        (f3_prev_is_half),	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32]
    .io_enq_bits_edge_inst_1                        (f3_fetch_bundle_edge_inst_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:749:69]
    .io_enq_bits_insts_0                            (bank_insts_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :631:40, :652:40]
    .io_enq_bits_insts_1                            (inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
    .io_enq_bits_insts_2                            (inst_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
    .io_enq_bits_insts_3                            (inst_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
    .io_enq_bits_insts_4                            (bank_insts_1_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:630:34, :644:38, :652:40]
    .io_enq_bits_insts_5                            (inst_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :675:29]
    .io_enq_bits_insts_6                            (inst_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:599:29, :682:29]
    .io_enq_bits_insts_7                            (inst_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:678:23]
    .io_enq_bits_exp_insts_0                        (f3_prev_is_half ? exp_inst0 : exp_inst1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8, generators/boom/src/main/scala/ifu/frontend.scala:590:32, :630:34, :633:40, :654:40]
    .io_enq_bits_exp_insts_1                        (f3_fetch_bundle_exp_insts_1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_2                        (f3_fetch_bundle_exp_insts_2),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_3                        (f3_fetch_bundle_exp_insts_3),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_4                        (f3_fetch_bundle_edge_inst_1 ? exp_inst0b : exp_inst1_1),	// @[generators/boom/src/main/scala/common/consts.scala:332:8, generators/boom/src/main/scala/ifu/frontend.scala:630:34, :644:38, :654:40, :749:69]
    .io_enq_bits_exp_insts_5                        (f3_fetch_bundle_exp_insts_5),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_6                        (f3_fetch_bundle_exp_insts_6),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_7                        (f3_fetch_bundle_exp_insts_7),	// @[generators/boom/src/main/scala/common/consts.scala:332:8]
    .io_enq_bits_sfbs_0                             (f3_mask_0 & (f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_valid : _bpd_decoder1_io_out_sfb_offset_valid) & _offset_from_aligned_pc_T_4 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :656:40, :691:39, :710:32, :720:33, :721:33]
    .io_enq_bits_sfbs_1                             (f3_mask_1 & _bpd_decoder_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_5 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfbs_2                             (f3_mask_2 & _bpd_decoder_1_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_10 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfbs_3                             (f3_mask_3 & _bpd_decoder_2_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_15 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfbs_4                             (f3_mask_4 & (f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_sfb_offset_valid : _bpd_decoder1_1_io_out_sfb_offset_valid) & _offset_from_aligned_pc_T_24 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:626:34, :630:34, :640:39, :644:38, :656:40, :691:71, :710:32, :720:33, :721:33, :749:69]
    .io_enq_bits_sfbs_5                             (f3_mask_5 & _bpd_decoder_3_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_25 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfbs_6                             (f3_mask_6 & _bpd_decoder_4_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_30 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfbs_7                             (f3_mask_7 & _bpd_decoder_5_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_35 <= _GEN_44),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :709:50, :720:33, :721:33]
    .io_enq_bits_sfb_masks_0                        (~(_upper_mask_T_3[15:0] | {_GEN_57[1] | _upper_mask_T_3[0], _GEN_57[0], _GEN_56[0], _GEN_55[0], _GEN_54[0], _GEN_53[0], _GEN_52[0], _GEN_51[0], _GEN_50[0], _GEN_49[0], _GEN_48[0], _GEN_47[0], _GEN_46[0], _GEN_45[0], _upper_mask_T_3[0], 1'h0}) & 16'hFFFE),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_1                        (~(_upper_mask_T_7[15:0] | {_GEN_70[1] | _upper_mask_T_7[0], _GEN_70[0], _GEN_69[0], _GEN_68[0], _GEN_67[0], _GEN_66[0], _GEN_65[0], _GEN_64[0], _GEN_63[0], _GEN_62[0], _GEN_61[0], _GEN_60[0], _GEN_59[0], _GEN_58[0], _upper_mask_T_7[0], 1'h0}) & 16'hFFFC),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_2                        (~(_upper_mask_T_11[15:0] | {_GEN_84[1] | _upper_mask_T_11[0], _GEN_84[0], _GEN_83[0], _GEN_82[0], _GEN_81[0], _GEN_80[0], _GEN_79[0], _GEN_78[0], _GEN_77[0], _GEN_76[0], _GEN_75[0], _GEN_74[0], _GEN_73[0], _GEN_72[0], _upper_mask_T_11[0], 1'h0}) & 16'hFFF8),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_3                        (~(_upper_mask_T_15[15:0] | {_GEN_98[1] | _upper_mask_T_15[0], _GEN_98[0], _GEN_97[0], _GEN_96[0], _GEN_95[0], _GEN_94[0], _GEN_93[0], _GEN_92[0], _GEN_91[0], _GEN_90[0], _GEN_89[0], _GEN_88[0], _GEN_87[0], _GEN_86[0], _upper_mask_T_15[0], 1'h0}) & 16'hFFF0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_4                        (~(_upper_mask_T_19[15:0] | {_GEN_112[1] | _upper_mask_T_19[0], _GEN_112[0], _GEN_111[0], _GEN_110[0], _GEN_109[0], _GEN_108[0], _GEN_107[0], _GEN_106[0], _GEN_105[0], _GEN_104[0], _GEN_103[0], _GEN_102[0], _GEN_101[0], _GEN_100[0], _upper_mask_T_19[0], 1'h0}) & 16'hFFE0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_5                        (~(_upper_mask_T_23[15:0] | {_GEN_126[1] | _upper_mask_T_23[0], _GEN_126[0], _GEN_125[0], _GEN_124[0], _GEN_123[0], _GEN_122[0], _GEN_121[0], _GEN_120[0], _GEN_119[0], _GEN_118[0], _GEN_117[0], _GEN_116[0], _GEN_115[0], _GEN_114[0], _upper_mask_T_23[0], 1'h0}) & 16'hFFC0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_6                        (~(_upper_mask_T_27[15:0] | {_GEN_140[1] | _upper_mask_T_27[0], _GEN_140[0], _GEN_139[0], _GEN_138[0], _GEN_137[0], _GEN_136[0], _GEN_135[0], _GEN_134[0], _GEN_133[0], _GEN_132[0], _GEN_131[0], _GEN_130[0], _GEN_129[0], _GEN_128[0], _upper_mask_T_27[0], 1'h0}) & 16'hFF80),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_masks_7                        (~(_upper_mask_T_31[15:0] | {_GEN_153[1] | _upper_mask_T_31[0], _GEN_153[0], _GEN_152[0], _GEN_151[0], _GEN_150[0], _GEN_149[0], _GEN_148[0], _GEN_147[0], _GEN_146[0], _GEN_145[0], _GEN_144[0], _GEN_143[0], _GEN_142[0], _GEN_141[0], _upper_mask_T_31[0], 1'h0}) & 16'hFF00),	// @[generators/boom/src/main/scala/ifu/frontend.scala:300:26, :327:14, :332:19, :338:19, :522:11, :570:29, :607:23, :716:{18,80}, :723:{45,68,70}, :843:34, :860:11, :862:19, :863:19, :926:34, generators/boom/src/main/scala/util/util.scala:384:{37,54}, generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
    .io_enq_bits_sfb_dests_0                        (_offset_from_aligned_pc_T_4[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:710:32, :727:42]
    .io_enq_bits_sfb_dests_1                        (_offset_from_aligned_pc_T_5[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_sfb_dests_2                        (_offset_from_aligned_pc_T_10[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_sfb_dests_3                        (_offset_from_aligned_pc_T_15[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_sfb_dests_4                        (_offset_from_aligned_pc_T_24[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:710:32, :727:42]
    .io_enq_bits_sfb_dests_5                        (_offset_from_aligned_pc_T_25[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_sfb_dests_6                        (_offset_from_aligned_pc_T_30[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_sfb_dests_7                        (_offset_from_aligned_pc_T_35[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:709:50, :727:42]
    .io_enq_bits_shadowable_mask_0                  (~_s0_valid_T_11 & ((f3_prev_is_half ? _bpd_decoder0_io_out_shadowable : _bpd_decoder1_io_out_shadowable) | ~f3_mask_0)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:590:32, :623:34, :626:34, :630:34, :635:40, :656:40, :691:39, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_1                  (~_s0_valid_T_11 & (_bpd_decoder_io_out_shadowable | ~f3_mask_1)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_2                  (~_s0_valid_T_11 & (_bpd_decoder_1_io_out_shadowable | ~f3_mask_2)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_3                  (~_s0_valid_T_11 & (_bpd_decoder_2_io_out_shadowable | ~f3_mask_3)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_4                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & ((f3_fetch_bundle_edge_inst_1 ? _bpd_decoder0b_io_out_shadowable : _bpd_decoder1_1_io_out_shadowable) | ~f3_mask_4)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :626:34, :630:34, :640:39, :644:38, :656:40, :691:71, :724:{46,75}, :725:62, :726:{65,68}, :749:69]
    .io_enq_bits_shadowable_mask_5                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_3_io_out_shadowable | ~f3_mask_5)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_6                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_4_io_out_shadowable | ~f3_mask_6)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_shadowable_mask_7                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_5_io_out_shadowable | ~f3_mask_7)),	// @[generators/boom/src/main/scala/ifu/frontend.scala:153:66, :664:33, :691:71, :724:{46,75}, :725:62, :726:{65,68}]
    .io_enq_bits_cfi_idx_valid                      (f3_fetch_bundle_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:778:57]
    .io_enq_bits_cfi_idx_bits                       (f3_fetch_bundle_cfi_idx_bits),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_enq_bits_cfi_type                           (_GEN_154[f3_fetch_bundle_cfi_idx_bits]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:756:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_enq_bits_cfi_is_call                        (f3_fetch_bundle_cfi_is_call),	// @[generators/boom/src/main/scala/ifu/frontend.scala:757:33]
    .io_enq_bits_cfi_is_ret                         (f3_fetch_bundle_cfi_is_ret),	// @[generators/boom/src/main/scala/ifu/frontend.scala:758:33]
    .io_enq_bits_cfi_npc_plus4                      (f3_fetch_bundle_cfi_npc_plus4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:759:33]
    .io_enq_bits_ras_top                            (_ras_io_read_addr),	// @[generators/boom/src/main/scala/ifu/frontend.scala:334:19]
    .io_enq_bits_mask                               ({f3_mask_7, f3_mask_6, f3_mask_5, f3_mask_4, f3_mask_3, f3_mask_2, f3_mask_1, f3_mask_0}),	// @[generators/boom/src/main/scala/ifu/frontend.scala:577:35, :691:{39,71}]
    .io_enq_bits_br_mask                            (f3_fetch_bundle_br_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:578:41]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_lhist_1                            (_f3_bpd_resp_io_deq_bits_lhist_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_xcpt_pf_if                         (_f3_io_deq_bits_xcpt_pf_inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_xcpt_ae_if                         (_f3_io_deq_bits_xcpt_ae_inst),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_enq_bits_end_half_valid                     (f3_fetch_bundle_end_half_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:748:28]
    .io_enq_bits_end_half_bits                      (f3_fetch_bundle_end_half_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:751:28]
    .io_enq_bits_bpd_meta_0                         (_f3_bpd_resp_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_bpd_meta_1                         (_f3_bpd_resp_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:522:11]
    .io_enq_bits_fsrc                               (_GEN_177 ? _f3_io_deq_bits_fsrc : 2'h2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:483:58, :517:11, :583:24, :815:38, :822:79, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_enq_bits_tsrc                               (_f3_io_deq_bits_tsrc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:517:11]
    .io_deq_ready                                   (_fb_io_enq_ready & _ftq_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/ifu/frontend.scala:862:19, :863:19, :899:32, :911:{58,61}]
    .io_deq_valid                                   (_f4_io_deq_valid),
    .io_deq_bits_pc                                 (_f4_io_deq_bits_pc),
    .io_deq_bits_edge_inst_0                        (_f4_io_deq_bits_edge_inst_0),
    .io_deq_bits_edge_inst_1                        (_f4_io_deq_bits_edge_inst_1),
    .io_deq_bits_insts_0                            (_f4_io_deq_bits_insts_0),
    .io_deq_bits_insts_1                            (_f4_io_deq_bits_insts_1),
    .io_deq_bits_insts_2                            (_f4_io_deq_bits_insts_2),
    .io_deq_bits_insts_3                            (_f4_io_deq_bits_insts_3),
    .io_deq_bits_insts_4                            (_f4_io_deq_bits_insts_4),
    .io_deq_bits_insts_5                            (_f4_io_deq_bits_insts_5),
    .io_deq_bits_insts_6                            (_f4_io_deq_bits_insts_6),
    .io_deq_bits_insts_7                            (_f4_io_deq_bits_insts_7),
    .io_deq_bits_exp_insts_0                        (_f4_io_deq_bits_exp_insts_0),
    .io_deq_bits_exp_insts_1                        (_f4_io_deq_bits_exp_insts_1),
    .io_deq_bits_exp_insts_2                        (_f4_io_deq_bits_exp_insts_2),
    .io_deq_bits_exp_insts_3                        (_f4_io_deq_bits_exp_insts_3),
    .io_deq_bits_exp_insts_4                        (_f4_io_deq_bits_exp_insts_4),
    .io_deq_bits_exp_insts_5                        (_f4_io_deq_bits_exp_insts_5),
    .io_deq_bits_exp_insts_6                        (_f4_io_deq_bits_exp_insts_6),
    .io_deq_bits_exp_insts_7                        (_f4_io_deq_bits_exp_insts_7),
    .io_deq_bits_sfbs_0                             (_f4_io_deq_bits_sfbs_0),
    .io_deq_bits_sfbs_1                             (_f4_io_deq_bits_sfbs_1),
    .io_deq_bits_sfbs_2                             (_f4_io_deq_bits_sfbs_2),
    .io_deq_bits_sfbs_3                             (_f4_io_deq_bits_sfbs_3),
    .io_deq_bits_sfbs_4                             (_f4_io_deq_bits_sfbs_4),
    .io_deq_bits_sfbs_5                             (_f4_io_deq_bits_sfbs_5),
    .io_deq_bits_sfbs_6                             (_f4_io_deq_bits_sfbs_6),
    .io_deq_bits_sfbs_7                             (_f4_io_deq_bits_sfbs_7),
    .io_deq_bits_shadowed_mask_0                    (_f4_io_deq_bits_shadowed_mask_0),
    .io_deq_bits_shadowed_mask_1                    (_f4_io_deq_bits_shadowed_mask_1),
    .io_deq_bits_shadowed_mask_2                    (_f4_io_deq_bits_shadowed_mask_2),
    .io_deq_bits_shadowed_mask_3                    (_f4_io_deq_bits_shadowed_mask_3),
    .io_deq_bits_shadowed_mask_4                    (_f4_io_deq_bits_shadowed_mask_4),
    .io_deq_bits_shadowed_mask_5                    (_f4_io_deq_bits_shadowed_mask_5),
    .io_deq_bits_shadowed_mask_6                    (_f4_io_deq_bits_shadowed_mask_6),
    .io_deq_bits_shadowed_mask_7                    (_f4_io_deq_bits_shadowed_mask_7),
    .io_deq_bits_cfi_idx_valid                      (_f4_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_type                           (_f4_io_deq_bits_cfi_type),
    .io_deq_bits_cfi_is_call                        (_f4_io_deq_bits_cfi_is_call),
    .io_deq_bits_cfi_is_ret                         (_f4_io_deq_bits_cfi_is_ret),
    .io_deq_bits_ras_top                            (_f4_io_deq_bits_ras_top),
    .io_deq_bits_mask                               (_f4_io_deq_bits_mask),
    .io_deq_bits_br_mask                            (_f4_io_deq_bits_br_mask),
    .io_deq_bits_ghist_old_history                  (_f4_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f4_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f4_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_xcpt_pf_if                         (_f4_io_deq_bits_xcpt_pf_if),
    .io_deq_bits_xcpt_ae_if                         (_f4_io_deq_bits_xcpt_ae_if),
    .io_deq_bits_bp_debug_if_oh_0                   (_f4_io_deq_bits_bp_debug_if_oh_0),
    .io_deq_bits_bp_debug_if_oh_1                   (_f4_io_deq_bits_bp_debug_if_oh_1),
    .io_deq_bits_bp_debug_if_oh_2                   (_f4_io_deq_bits_bp_debug_if_oh_2),
    .io_deq_bits_bp_debug_if_oh_3                   (_f4_io_deq_bits_bp_debug_if_oh_3),
    .io_deq_bits_bp_debug_if_oh_4                   (_f4_io_deq_bits_bp_debug_if_oh_4),
    .io_deq_bits_bp_debug_if_oh_5                   (_f4_io_deq_bits_bp_debug_if_oh_5),
    .io_deq_bits_bp_debug_if_oh_6                   (_f4_io_deq_bits_bp_debug_if_oh_6),
    .io_deq_bits_bp_debug_if_oh_7                   (_f4_io_deq_bits_bp_debug_if_oh_7),
    .io_deq_bits_bp_xcpt_if_oh_0                    (_f4_io_deq_bits_bp_xcpt_if_oh_0),
    .io_deq_bits_bp_xcpt_if_oh_1                    (_f4_io_deq_bits_bp_xcpt_if_oh_1),
    .io_deq_bits_bp_xcpt_if_oh_2                    (_f4_io_deq_bits_bp_xcpt_if_oh_2),
    .io_deq_bits_bp_xcpt_if_oh_3                    (_f4_io_deq_bits_bp_xcpt_if_oh_3),
    .io_deq_bits_bp_xcpt_if_oh_4                    (_f4_io_deq_bits_bp_xcpt_if_oh_4),
    .io_deq_bits_bp_xcpt_if_oh_5                    (_f4_io_deq_bits_bp_xcpt_if_oh_5),
    .io_deq_bits_bp_xcpt_if_oh_6                    (_f4_io_deq_bits_bp_xcpt_if_oh_6),
    .io_deq_bits_bp_xcpt_if_oh_7                    (_f4_io_deq_bits_bp_xcpt_if_oh_7),
    .io_deq_bits_bpd_meta_0                         (_f4_io_deq_bits_bpd_meta_0),
    .io_deq_bits_bpd_meta_1                         (_f4_io_deq_bits_bpd_meta_1),
    .io_deq_bits_fsrc                               (_f4_io_deq_bits_fsrc)
  );
  FetchBuffer fb (	// @[generators/boom/src/main/scala/ifu/frontend.scala:862:19]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (_fb_io_enq_ready),
    .io_enq_valid                        (_f4_io_deq_valid & _ftq_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11, :863:19, :899:32, :911:61, :913:58]
    .io_enq_bits_pc                      (_f4_io_deq_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_edge_inst_0             (_f4_io_deq_bits_edge_inst_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_edge_inst_1             (_f4_io_deq_bits_edge_inst_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_0                 (_f4_io_deq_bits_insts_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_1                 (_f4_io_deq_bits_insts_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_2                 (_f4_io_deq_bits_insts_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_3                 (_f4_io_deq_bits_insts_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_4                 (_f4_io_deq_bits_insts_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_5                 (_f4_io_deq_bits_insts_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_6                 (_f4_io_deq_bits_insts_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_insts_7                 (_f4_io_deq_bits_insts_7),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_0             (_f4_io_deq_bits_exp_insts_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_1             (_f4_io_deq_bits_exp_insts_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_2             (_f4_io_deq_bits_exp_insts_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_3             (_f4_io_deq_bits_exp_insts_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_4             (_f4_io_deq_bits_exp_insts_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_5             (_f4_io_deq_bits_exp_insts_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_6             (_f4_io_deq_bits_exp_insts_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_exp_insts_7             (_f4_io_deq_bits_exp_insts_7),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_0         (_f4_io_deq_bits_shadowed_mask_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_1         (_f4_io_deq_bits_shadowed_mask_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_2         (_f4_io_deq_bits_shadowed_mask_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_3         (_f4_io_deq_bits_shadowed_mask_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_4         (_f4_io_deq_bits_shadowed_mask_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_5         (_f4_io_deq_bits_shadowed_mask_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_6         (_f4_io_deq_bits_shadowed_mask_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_shadowed_mask_7         (_f4_io_deq_bits_shadowed_mask_7),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_idx_valid           (_f4_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_idx_bits            (_f4_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ftq_idx                 (_ftq_io_enq_idx),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_enq_bits_mask                    (_f4_io_deq_bits_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_xcpt_pf_if              (_f4_io_deq_bits_xcpt_pf_if),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_xcpt_ae_if              (_f4_io_deq_bits_xcpt_ae_if),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_0        (_f4_io_deq_bits_bp_debug_if_oh_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_1        (_f4_io_deq_bits_bp_debug_if_oh_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_2        (_f4_io_deq_bits_bp_debug_if_oh_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_3        (_f4_io_deq_bits_bp_debug_if_oh_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_4        (_f4_io_deq_bits_bp_debug_if_oh_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_5        (_f4_io_deq_bits_bp_debug_if_oh_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_6        (_f4_io_deq_bits_bp_debug_if_oh_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_debug_if_oh_7        (_f4_io_deq_bits_bp_debug_if_oh_7),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_0         (_f4_io_deq_bits_bp_xcpt_if_oh_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_1         (_f4_io_deq_bits_bp_xcpt_if_oh_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_2         (_f4_io_deq_bits_bp_xcpt_if_oh_2),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_3         (_f4_io_deq_bits_bp_xcpt_if_oh_3),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_4         (_f4_io_deq_bits_bp_xcpt_if_oh_4),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_5         (_f4_io_deq_bits_bp_xcpt_if_oh_5),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_6         (_f4_io_deq_bits_bp_xcpt_if_oh_6),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bp_xcpt_if_oh_7         (_f4_io_deq_bits_bp_xcpt_if_oh_7),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_fsrc                    (_f4_io_deq_bits_fsrc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_deq_ready                        (io_cpu_fetchpacket_ready),
    .io_deq_valid                        (io_cpu_fetchpacket_valid),
    .io_deq_bits_uops_0_valid            (io_cpu_fetchpacket_bits_uops_0_valid),
    .io_deq_bits_uops_0_bits_inst        (io_cpu_fetchpacket_bits_uops_0_bits_inst),
    .io_deq_bits_uops_0_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_0_bits_debug_inst),
    .io_deq_bits_uops_0_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_0_bits_is_rvc),
    .io_deq_bits_uops_0_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_0_bits_debug_pc),
    .io_deq_bits_uops_0_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_0_bits_is_sfb),
    .io_deq_bits_uops_0_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx),
    .io_deq_bits_uops_0_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_0_bits_edge_inst),
    .io_deq_bits_uops_0_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_0_bits_pc_lob),
    .io_deq_bits_uops_0_bits_taken       (io_cpu_fetchpacket_bits_uops_0_bits_taken),
    .io_deq_bits_uops_0_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),
    .io_deq_bits_uops_0_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),
    .io_deq_bits_uops_0_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if),
    .io_deq_bits_uops_0_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),
    .io_deq_bits_uops_0_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc),
    .io_deq_bits_uops_1_valid            (io_cpu_fetchpacket_bits_uops_1_valid),
    .io_deq_bits_uops_1_bits_inst        (io_cpu_fetchpacket_bits_uops_1_bits_inst),
    .io_deq_bits_uops_1_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_1_bits_debug_inst),
    .io_deq_bits_uops_1_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_1_bits_is_rvc),
    .io_deq_bits_uops_1_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_1_bits_debug_pc),
    .io_deq_bits_uops_1_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_1_bits_is_sfb),
    .io_deq_bits_uops_1_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx),
    .io_deq_bits_uops_1_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_1_bits_edge_inst),
    .io_deq_bits_uops_1_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_1_bits_pc_lob),
    .io_deq_bits_uops_1_bits_taken       (io_cpu_fetchpacket_bits_uops_1_bits_taken),
    .io_deq_bits_uops_1_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),
    .io_deq_bits_uops_1_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),
    .io_deq_bits_uops_1_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if),
    .io_deq_bits_uops_1_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),
    .io_deq_bits_uops_1_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc),
    .io_deq_bits_uops_2_valid            (io_cpu_fetchpacket_bits_uops_2_valid),
    .io_deq_bits_uops_2_bits_inst        (io_cpu_fetchpacket_bits_uops_2_bits_inst),
    .io_deq_bits_uops_2_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_2_bits_debug_inst),
    .io_deq_bits_uops_2_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_2_bits_is_rvc),
    .io_deq_bits_uops_2_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_2_bits_debug_pc),
    .io_deq_bits_uops_2_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_2_bits_is_sfb),
    .io_deq_bits_uops_2_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_2_bits_ftq_idx),
    .io_deq_bits_uops_2_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_2_bits_edge_inst),
    .io_deq_bits_uops_2_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_2_bits_pc_lob),
    .io_deq_bits_uops_2_bits_taken       (io_cpu_fetchpacket_bits_uops_2_bits_taken),
    .io_deq_bits_uops_2_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_2_bits_xcpt_pf_if),
    .io_deq_bits_uops_2_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_2_bits_xcpt_ae_if),
    .io_deq_bits_uops_2_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_2_bits_bp_debug_if),
    .io_deq_bits_uops_2_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_2_bits_bp_xcpt_if),
    .io_deq_bits_uops_2_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_2_bits_debug_fsrc),
    .io_clear                            (f4_clear)	// @[generators/boom/src/main/scala/ifu/frontend.scala:954:30, :955:17, :966:38]
  );
  FetchTargetQueue ftq (	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .clock                                              (clock),
    .reset                                              (reset),
    .io_enq_ready                                       (_ftq_io_enq_ready),
    .io_enq_valid                                       (_f4_io_deq_valid & _fb_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11, :862:19, :899:32, :911:61, :923:67]
    .io_enq_bits_pc                                     (_f4_io_deq_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_idx_valid                          (_f4_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_idx_bits                           (_f4_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_type                               (_f4_io_deq_bits_cfi_type),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_is_call                            (_f4_io_deq_bits_cfi_is_call),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_cfi_is_ret                             (_f4_io_deq_bits_cfi_is_ret),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ras_top                                (_f4_io_deq_bits_ras_top),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_mask                                   (_f4_io_deq_bits_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_br_mask                                (_f4_io_deq_bits_br_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ghist_old_history                      (_f4_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken     (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken         (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ghist_new_saw_branch_taken             (_f4_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_ghist_ras_idx                          (_f4_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bpd_meta_0                             (_f4_io_deq_bits_bpd_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_bits_bpd_meta_1                             (_f4_io_deq_bits_bpd_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:860:11]
    .io_enq_idx                                         (_ftq_io_enq_idx),
    .io_deq_valid                                       (io_cpu_commit_valid),
    .io_deq_bits                                        (io_cpu_commit_bits[4:0]),	// @[generators/boom/src/main/scala/ifu/frontend.scala:947:14]
    .io_get_ftq_pc_0_ftq_idx                            (io_cpu_get_pc_0_ftq_idx),
    .io_get_ftq_pc_0_entry_cfi_idx_valid                (io_cpu_get_pc_0_entry_cfi_idx_valid),
    .io_get_ftq_pc_0_entry_cfi_idx_bits                 (io_cpu_get_pc_0_entry_cfi_idx_bits),
    .io_get_ftq_pc_0_entry_ras_idx                      (io_cpu_get_pc_0_entry_ras_idx),
    .io_get_ftq_pc_0_entry_start_bank                   (io_cpu_get_pc_0_entry_start_bank),
    .io_get_ftq_pc_0_pc                                 (io_cpu_get_pc_0_pc),
    .io_get_ftq_pc_0_com_pc                             (io_cpu_get_pc_0_com_pc),
    .io_get_ftq_pc_0_next_val                           (io_cpu_get_pc_0_next_val),
    .io_get_ftq_pc_0_next_pc                            (io_cpu_get_pc_0_next_pc),
    .io_get_ftq_pc_1_ftq_idx                            (io_cpu_get_pc_1_ftq_idx),
    .io_get_ftq_pc_1_entry_cfi_idx_bits                 (io_cpu_get_pc_1_entry_cfi_idx_bits),
    .io_get_ftq_pc_1_entry_br_mask                      (io_cpu_get_pc_1_entry_br_mask),
    .io_get_ftq_pc_1_entry_cfi_is_call                  (io_cpu_get_pc_1_entry_cfi_is_call),
    .io_get_ftq_pc_1_entry_cfi_is_ret                   (io_cpu_get_pc_1_entry_cfi_is_ret),
    .io_get_ftq_pc_1_entry_start_bank                   (io_cpu_get_pc_1_entry_start_bank),
    .io_get_ftq_pc_1_ghist_old_history                  (io_cpu_get_pc_1_ghist_old_history),
    .io_get_ftq_pc_1_ghist_current_saw_branch_not_taken (io_cpu_get_pc_1_ghist_current_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_not_taken     (io_cpu_get_pc_1_ghist_new_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_taken         (io_cpu_get_pc_1_ghist_new_saw_branch_taken),
    .io_get_ftq_pc_1_ghist_ras_idx                      (io_cpu_get_pc_1_ghist_ras_idx),
    .io_get_ftq_pc_1_pc                                 (io_cpu_get_pc_1_pc),
    .io_redirect_valid                                  (io_cpu_redirect_val),
    .io_redirect_bits                                   (io_cpu_redirect_ftq_idx),
    .io_brupdate_b2_uop_ftq_idx                         (io_cpu_brupdate_b2_uop_ftq_idx),
    .io_brupdate_b2_uop_pc_lob                          (io_cpu_brupdate_b2_uop_pc_lob),
    .io_brupdate_b2_mispredict                          (io_cpu_brupdate_b2_mispredict),
    .io_brupdate_b2_taken                               (io_cpu_brupdate_b2_taken),
    .io_bpdupdate_valid                                 (_ftq_io_bpdupdate_valid),
    .io_bpdupdate_bits_is_mispredict_update             (_ftq_io_bpdupdate_bits_is_mispredict_update),
    .io_bpdupdate_bits_is_repair_update                 (_ftq_io_bpdupdate_bits_is_repair_update),
    .io_bpdupdate_bits_pc                               (_ftq_io_bpdupdate_bits_pc),
    .io_bpdupdate_bits_br_mask                          (_ftq_io_bpdupdate_bits_br_mask),
    .io_bpdupdate_bits_cfi_idx_valid                    (_ftq_io_bpdupdate_bits_cfi_idx_valid),
    .io_bpdupdate_bits_cfi_idx_bits                     (_ftq_io_bpdupdate_bits_cfi_idx_bits),
    .io_bpdupdate_bits_cfi_taken                        (_ftq_io_bpdupdate_bits_cfi_taken),
    .io_bpdupdate_bits_cfi_mispredicted                 (_ftq_io_bpdupdate_bits_cfi_mispredicted),
    .io_bpdupdate_bits_cfi_is_br                        (_ftq_io_bpdupdate_bits_cfi_is_br),
    .io_bpdupdate_bits_cfi_is_jal                       (_ftq_io_bpdupdate_bits_cfi_is_jal),
    .io_bpdupdate_bits_ghist_old_history                (_ftq_io_bpdupdate_bits_ghist_old_history),
    .io_bpdupdate_bits_ghist_new_saw_branch_not_taken   (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken),
    .io_bpdupdate_bits_ghist_new_saw_branch_taken       (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken),
    .io_bpdupdate_bits_target                           (_ftq_io_bpdupdate_bits_target),
    .io_bpdupdate_bits_meta_0                           (_ftq_io_bpdupdate_bits_meta_0),
    .io_bpdupdate_bits_meta_1                           (_ftq_io_bpdupdate_bits_meta_1),
    .io_ras_update                                      (_ftq_io_ras_update),
    .io_ras_update_idx                                  (_ftq_io_ras_update_idx),
    .io_ras_update_pc                                   (_ftq_io_ras_update_pc)
  );
  Arbiter_15 bpd_update_arbiter (	// @[generators/boom/src/main/scala/ifu/frontend.scala:926:34]
    .io_in_0_valid                               (_ftq_io_bpdupdate_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_is_mispredict_update           (_ftq_io_bpdupdate_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_is_repair_update               (_ftq_io_bpdupdate_bits_is_repair_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_pc                             (_ftq_io_bpdupdate_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_br_mask                        (_ftq_io_bpdupdate_bits_br_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_idx_valid                  (_ftq_io_bpdupdate_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_idx_bits                   (_ftq_io_bpdupdate_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_taken                      (_ftq_io_bpdupdate_bits_cfi_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_mispredicted               (_ftq_io_bpdupdate_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_is_br                      (_ftq_io_bpdupdate_bits_cfi_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_cfi_is_jal                     (_ftq_io_bpdupdate_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_ghist_old_history              (_ftq_io_bpdupdate_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_ghist_new_saw_branch_not_taken (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_ghist_new_saw_branch_taken     (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_target                         (_ftq_io_bpdupdate_bits_target),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_meta_0                         (_ftq_io_bpdupdate_bits_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_0_bits_meta_1                         (_ftq_io_bpdupdate_bits_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:863:19]
    .io_in_1_ready                               (_bpd_update_arbiter_io_in_1_ready),
    .io_in_1_valid                               (_f4_btb_corrections_io_deq_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_is_mispredict_update           (_f4_btb_corrections_io_deq_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_is_repair_update               (_f4_btb_corrections_io_deq_bits_is_repair_update),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_btb_mispredicts                (_f4_btb_corrections_io_deq_bits_btb_mispredicts),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_pc                             (_f4_btb_corrections_io_deq_bits_pc),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_br_mask                        (_f4_btb_corrections_io_deq_bits_br_mask),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_idx_valid                  (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_idx_bits                   (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_taken                      (_f4_btb_corrections_io_deq_bits_cfi_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_mispredicted               (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_is_br                      (_f4_btb_corrections_io_deq_bits_cfi_is_br),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_cfi_is_jal                     (_f4_btb_corrections_io_deq_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_ghist_old_history              (_f4_btb_corrections_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_ghist_new_saw_branch_not_taken (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_ghist_new_saw_branch_taken     (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_target                         (_f4_btb_corrections_io_deq_bits_target),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_meta_0                         (_f4_btb_corrections_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_in_1_bits_meta_1                         (_f4_btb_corrections_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/ifu/frontend.scala:843:34]
    .io_out_valid                                (_bpd_update_arbiter_io_out_valid),
    .io_out_bits_is_mispredict_update            (_bpd_update_arbiter_io_out_bits_is_mispredict_update),
    .io_out_bits_is_repair_update                (_bpd_update_arbiter_io_out_bits_is_repair_update),
    .io_out_bits_btb_mispredicts                 (_bpd_update_arbiter_io_out_bits_btb_mispredicts),
    .io_out_bits_pc                              (_bpd_update_arbiter_io_out_bits_pc),
    .io_out_bits_br_mask                         (_bpd_update_arbiter_io_out_bits_br_mask),
    .io_out_bits_cfi_idx_valid                   (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),
    .io_out_bits_cfi_idx_bits                    (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),
    .io_out_bits_cfi_taken                       (_bpd_update_arbiter_io_out_bits_cfi_taken),
    .io_out_bits_cfi_mispredicted                (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),
    .io_out_bits_cfi_is_br                       (_bpd_update_arbiter_io_out_bits_cfi_is_br),
    .io_out_bits_cfi_is_jal                      (_bpd_update_arbiter_io_out_bits_cfi_is_jal),
    .io_out_bits_ghist_old_history               (_bpd_update_arbiter_io_out_bits_ghist_old_history),
    .io_out_bits_ghist_new_saw_branch_not_taken  (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken),
    .io_out_bits_ghist_new_saw_branch_taken      (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken),
    .io_out_bits_target                          (_bpd_update_arbiter_io_out_bits_target),
    .io_out_bits_meta_0                          (_bpd_update_arbiter_io_out_bits_meta_0),
    .io_out_bits_meta_1                          (_bpd_update_arbiter_io_out_bits_meta_1)
  );
endmodule

