
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v
# synth_design -part xc7z020clg484-3 -top f32m_cubic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_cubic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 186027 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 248352 ; free virtual = 309952
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:25]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:285]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:285]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:25]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:300]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:300]
INFO: [Synth 8-6155] done synthesizing module 'f32m_cubic' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 248145 ; free virtual = 309738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 248116 ; free virtual = 309710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 248116 ; free virtual = 309710
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.656 ; free physical = 248115 ; free virtual = 309711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f32m_cubic 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.039 ; gain = 227.398 ; free physical = 249194 ; free virtual = 310755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.043 ; gain = 227.402 ; free physical = 249149 ; free virtual = 310744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.055 ; gain = 240.414 ; free physical = 249122 ; free virtual = 310736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249176 ; free virtual = 310618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249175 ; free virtual = 310618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249188 ; free virtual = 310630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249188 ; free virtual = 310630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249185 ; free virtual = 310628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249181 ; free virtual = 310624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   160|
|2     |LUT6 |   128|
|3     |FDRE |   388|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   676|
|2     |  ins1   |f3m_cubic   |   144|
|3     |    a16  |f3_add_72   |     2|
|4     |    a17  |f3_add_73   |     2|
|5     |    a24  |f3_add_80   |     2|
|6     |    a25  |f3_add_81   |     2|
|7     |    a26  |f3_add_82   |     2|
|8     |    a36  |f3_add_92   |     2|
|9     |    a37  |f3_add_93   |     2|
|10    |    a38  |f3_add_94   |     2|
|11    |    a48  |f3_add_104  |     2|
|12    |    a49  |f3_add_105  |     2|
|13    |    a56  |f3_add_112  |     2|
|14    |    a57  |f3_add_113  |     2|
|15    |    a64  |f3_add_120  |     2|
|16    |    a65  |f3_add_121  |     2|
|17    |    a72  |f3_add_128  |     2|
|18    |    a73  |f3_add_129  |     2|
|19    |    a80  |f3_add_136  |     2|
|20    |    a81  |f3_add_137  |     2|
|21    |    a18  |f3_add_74   |     2|
|22    |    a19  |f3_add_75   |     2|
|23    |    a27  |f3_add_83   |     2|
|24    |    a28  |f3_add_84   |     2|
|25    |    a29  |f3_add_85   |     2|
|26    |    a39  |f3_add_95   |     2|
|27    |    a40  |f3_add_96   |     2|
|28    |    a41  |f3_add_97   |     2|
|29    |    a50  |f3_add_106  |     2|
|30    |    a51  |f3_add_107  |     2|
|31    |    a58  |f3_add_114  |     2|
|32    |    a59  |f3_add_115  |     2|
|33    |    a66  |f3_add_122  |     2|
|34    |    a67  |f3_add_123  |     2|
|35    |    a74  |f3_add_130  |     2|
|36    |    a75  |f3_add_131  |     2|
|37    |    a82  |f3_add_138  |     2|
|38    |    a83  |f3_add_139  |     2|
|39    |    a20  |f3_add_76   |     2|
|40    |    a21  |f3_add_77   |     2|
|41    |    a30  |f3_add_86   |     2|
|42    |    a31  |f3_add_87   |     2|
|43    |    a32  |f3_add_88   |     2|
|44    |    a42  |f3_add_98   |     2|
|45    |    a43  |f3_add_99   |     2|
|46    |    a44  |f3_add_100  |     2|
|47    |    a52  |f3_add_108  |     2|
|48    |    a53  |f3_add_109  |     2|
|49    |    a60  |f3_add_116  |     2|
|50    |    a61  |f3_add_117  |     2|
|51    |    a68  |f3_add_124  |     2|
|52    |    a69  |f3_add_125  |     2|
|53    |    a76  |f3_add_132  |     2|
|54    |    a77  |f3_add_133  |     2|
|55    |    a84  |f3_add_140  |     2|
|56    |    a85  |f3_add_141  |     2|
|57    |    a22  |f3_add_78   |     2|
|58    |    a23  |f3_add_79   |     2|
|59    |    a33  |f3_add_89   |     2|
|60    |    a34  |f3_add_90   |     2|
|61    |    a35  |f3_add_91   |     2|
|62    |    a45  |f3_add_101  |     2|
|63    |    a46  |f3_add_102  |     2|
|64    |    a47  |f3_add_103  |     2|
|65    |    a54  |f3_add_110  |     2|
|66    |    a55  |f3_add_111  |     2|
|67    |    a62  |f3_add_118  |     2|
|68    |    a63  |f3_add_119  |     2|
|69    |    a70  |f3_add_126  |     2|
|70    |    a71  |f3_add_127  |     2|
|71    |    a78  |f3_add_134  |     2|
|72    |    a79  |f3_add_135  |     2|
|73    |    a86  |f3_add_142  |     2|
|74    |    a87  |f3_add_143  |     2|
|75    |  ins2   |f3m_cubic_0 |   144|
|76    |    a16  |f3_add      |     2|
|77    |    a17  |f3_add_1    |     2|
|78    |    a24  |f3_add_8    |     2|
|79    |    a25  |f3_add_9    |     2|
|80    |    a26  |f3_add_10   |     2|
|81    |    a36  |f3_add_20   |     2|
|82    |    a37  |f3_add_21   |     2|
|83    |    a38  |f3_add_22   |     2|
|84    |    a48  |f3_add_32   |     2|
|85    |    a49  |f3_add_33   |     2|
|86    |    a56  |f3_add_40   |     2|
|87    |    a57  |f3_add_41   |     2|
|88    |    a64  |f3_add_48   |     2|
|89    |    a65  |f3_add_49   |     2|
|90    |    a72  |f3_add_56   |     2|
|91    |    a73  |f3_add_57   |     2|
|92    |    a80  |f3_add_64   |     2|
|93    |    a81  |f3_add_65   |     2|
|94    |    a18  |f3_add_2    |     2|
|95    |    a19  |f3_add_3    |     2|
|96    |    a27  |f3_add_11   |     2|
|97    |    a28  |f3_add_12   |     2|
|98    |    a29  |f3_add_13   |     2|
|99    |    a39  |f3_add_23   |     2|
|100   |    a40  |f3_add_24   |     2|
|101   |    a41  |f3_add_25   |     2|
|102   |    a50  |f3_add_34   |     2|
|103   |    a51  |f3_add_35   |     2|
|104   |    a58  |f3_add_42   |     2|
|105   |    a59  |f3_add_43   |     2|
|106   |    a66  |f3_add_50   |     2|
|107   |    a67  |f3_add_51   |     2|
|108   |    a74  |f3_add_58   |     2|
|109   |    a75  |f3_add_59   |     2|
|110   |    a82  |f3_add_66   |     2|
|111   |    a83  |f3_add_67   |     2|
|112   |    a20  |f3_add_4    |     2|
|113   |    a21  |f3_add_5    |     2|
|114   |    a30  |f3_add_14   |     2|
|115   |    a31  |f3_add_15   |     2|
|116   |    a32  |f3_add_16   |     2|
|117   |    a42  |f3_add_26   |     2|
|118   |    a43  |f3_add_27   |     2|
|119   |    a44  |f3_add_28   |     2|
|120   |    a52  |f3_add_36   |     2|
|121   |    a53  |f3_add_37   |     2|
|122   |    a60  |f3_add_44   |     2|
|123   |    a61  |f3_add_45   |     2|
|124   |    a68  |f3_add_52   |     2|
|125   |    a69  |f3_add_53   |     2|
|126   |    a76  |f3_add_60   |     2|
|127   |    a77  |f3_add_61   |     2|
|128   |    a84  |f3_add_68   |     2|
|129   |    a85  |f3_add_69   |     2|
|130   |    a22  |f3_add_6    |     2|
|131   |    a23  |f3_add_7    |     2|
|132   |    a33  |f3_add_17   |     2|
|133   |    a34  |f3_add_18   |     2|
|134   |    a35  |f3_add_19   |     2|
|135   |    a45  |f3_add_29   |     2|
|136   |    a46  |f3_add_30   |     2|
|137   |    a47  |f3_add_31   |     2|
|138   |    a54  |f3_add_38   |     2|
|139   |    a55  |f3_add_39   |     2|
|140   |    a62  |f3_add_46   |     2|
|141   |    a63  |f3_add_47   |     2|
|142   |    a70  |f3_add_54   |     2|
|143   |    a71  |f3_add_55   |     2|
|144   |    a78  |f3_add_62   |     2|
|145   |    a79  |f3_add_63   |     2|
|146   |    a86  |f3_add_70   |     2|
|147   |    a87  |f3_add_71   |     2|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249182 ; free virtual = 310625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.059 ; gain = 240.418 ; free physical = 249181 ; free virtual = 310623
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.062 ; gain = 240.418 ; free physical = 249182 ; free virtual = 310624
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.227 ; gain = 0.000 ; free physical = 250917 ; free virtual = 312350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.227 ; gain = 376.684 ; free physical = 250974 ; free virtual = 312406
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2411.883 ; gain = 561.656 ; free physical = 250366 ; free virtual = 311798
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.883 ; gain = 0.000 ; free physical = 250366 ; free virtual = 311798
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.891 ; gain = 0.000 ; free physical = 250367 ; free virtual = 311800
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2537.156 ; gain = 0.004 ; free physical = 250182 ; free virtual = 311619

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 250181 ; free virtual = 311619

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249808 ; free virtual = 311245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249805 ; free virtual = 311243
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249803 ; free virtual = 311241
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249802 ; free virtual = 311239
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249792 ; free virtual = 311230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249790 ; free virtual = 311228
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249789 ; free virtual = 311227
Ending Logic Optimization Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249787 ; free virtual = 311224

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249777 ; free virtual = 311214

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249776 ; free virtual = 311214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249776 ; free virtual = 311214
Ending Netlist Obfuscation Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.156 ; gain = 0.000 ; free physical = 249776 ; free virtual = 311214
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 115e54c3d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_cubic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 249766 ; free virtual = 311204
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 249744 ; free virtual = 311182
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 249742 ; free virtual = 311180
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2752.309 ; gain = 183.168 ; free physical = 249737 ; free virtual = 311179
Power optimization passes: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2752.309 ; gain = 183.168 ; free physical = 249738 ; free virtual = 311180

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249746 ; free virtual = 311185


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_cubic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 388
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249740 ; free virtual = 311179
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 115e54c3d
Power optimization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2752.309 ; gain = 215.152 ; free physical = 249745 ; free virtual = 311184
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27606752 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249773 ; free virtual = 311211
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249771 ; free virtual = 311210
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249772 ; free virtual = 311210
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249771 ; free virtual = 311209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249770 ; free virtual = 311209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249770 ; free virtual = 311208
Ending Netlist Obfuscation Task | Checksum: 115e54c3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 249770 ; free virtual = 311208
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251312 ; free virtual = 312754
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f02035c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251312 ; free virtual = 312754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251311 ; free virtual = 312753

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff7ed510

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251286 ; free virtual = 312728

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c514a319

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251292 ; free virtual = 312734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c514a319

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251294 ; free virtual = 312735
Phase 1 Placer Initialization | Checksum: 1c514a319

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251287 ; free virtual = 312729

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c514a319

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251292 ; free virtual = 312734
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 19b86fe32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251261 ; free virtual = 312702

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b86fe32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251265 ; free virtual = 312707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ca5aca2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251258 ; free virtual = 312700

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 119b4557d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251258 ; free virtual = 312700

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 119b4557d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251265 ; free virtual = 312707

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251255 ; free virtual = 312697

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251254 ; free virtual = 312695

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251255 ; free virtual = 312697
Phase 3 Detail Placement | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251260 ; free virtual = 312702

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251259 ; free virtual = 312701

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251255 ; free virtual = 312697

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2798b6ffd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251258 ; free virtual = 312700

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251253 ; free virtual = 312695
Phase 4.4 Final Placement Cleanup | Checksum: 254b39620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251260 ; free virtual = 312702
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 254b39620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251254 ; free virtual = 312696
Ending Placer Task | Checksum: 16bc36f5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251269 ; free virtual = 312710
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251276 ; free virtual = 312718
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251276 ; free virtual = 312718
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251268 ; free virtual = 312710
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 251211 ; free virtual = 312654
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 911c742c ConstDB: 0 ShapeSum: daa6fb33 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[257]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[257]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[266]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[266]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[267]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[267]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[383]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[383]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[382]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[382]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[374]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[374]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16bf6904f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250494 ; free virtual = 311918
Post Restoration Checksum: NetGraph: a6eabc8d NumContArr: c50bd3c2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16bf6904f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250472 ; free virtual = 311896

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16bf6904f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250441 ; free virtual = 311865

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16bf6904f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250443 ; free virtual = 311867
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250426 ; free virtual = 311850
Phase 2 Router Initialization | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250424 ; free virtual = 311847

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250398 ; free virtual = 311821

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250394 ; free virtual = 311817
Phase 4 Rip-up And Reroute | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250394 ; free virtual = 311817

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250392 ; free virtual = 311815

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250391 ; free virtual = 311814
Phase 5 Delay and Skew Optimization | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250391 ; free virtual = 311814

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250386 ; free virtual = 311809
Phase 6.1 Hold Fix Iter | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250386 ; free virtual = 311809
Phase 6 Post Hold Fix | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250386 ; free virtual = 311809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250389 ; free virtual = 311812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250394 ; free virtual = 311817

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250395 ; free virtual = 311818

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 12ac28b25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250394 ; free virtual = 311817
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250425 ; free virtual = 311848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250425 ; free virtual = 311848
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250424 ; free virtual = 311847
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250406 ; free virtual = 311831
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.309 ; gain = 0.000 ; free physical = 250403 ; free virtual = 311827
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.801 ; gain = 0.000 ; free physical = 251714 ; free virtual = 313135
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:44:12 2022...
