<profile>

<section name = "Vivado HLS Report for 'Loop_Xpose_Row_Outer'" level="0">
<item name = "Date">Wed May 26 18:13:48 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 8.58, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">133, 133, 133, 133, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop">131, 131, 6, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 873, 2164</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 392, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_189_p2">+, 0, 0, 13, 1, 4</column>
<column name="indvar_flatten_next_fu_122_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_128_p2">+, 0, 0, 13, 1, 4</column>
<column name="tmp_1_fu_178_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_demorgan_fu_263_p2">and, 0, 0, 128, 128, 128</column>
<column name="tmp_46_fu_313_p2">and, 0, 0, 128, 128, 128</column>
<column name="tmp_47_fu_319_p2">and, 0, 0, 128, 128, 128</column>
<column name="exitcond_flatten_fu_116_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="tmp_28_fu_207_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="tmp_s_fu_134_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_44_fu_257_p2">lshr, 0, 291, 423, 2, 128</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="col_inbuf_d0">or, 0, 0, 128, 128, 128</column>
<column name="tmp_5_fu_201_p2">or, 0, 0, 7, 7, 4</column>
<column name="i_1_i_mid2_fu_140_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_33_fu_221_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_34_fu_229_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_35_fu_277_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_3_mid2_v_fu_148_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_42_fu_302_p3">select, 0, 0, 128, 1, 128</column>
<column name="tmp_40_fu_287_p2">shl, 0, 291, 423, 128, 128</column>
<column name="tmp_43_fu_251_p2">shl, 0, 291, 423, 2, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_32_fu_272_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_36_fu_237_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_45_fu_308_p2">xor, 0, 0, 128, 128, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="col_inbuf_address0">15, 3, 3, 9</column>
<column name="i_1_i_phi_fu_108_p4">9, 2, 4, 8</column>
<column name="i_1_i_reg_104">9, 2, 4, 8</column>
<column name="indvar_flatten_phi_fu_85_p4">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_81">9, 2, 7, 14</column>
<column name="j_0_i_phi_fu_96_p4">9, 2, 4, 8</column>
<column name="j_0_i_reg_92">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_col_inbuf_addr_reg_363">3, 0, 3, 0</column>
<column name="col_inbuf_addr_reg_363">3, 0, 3, 0</column>
<column name="exitcond_flatten_reg_331">1, 0, 1, 0</column>
<column name="i_1_i_mid2_reg_340">4, 0, 4, 0</column>
<column name="i_1_i_reg_104">4, 0, 4, 0</column>
<column name="i_reg_368">4, 0, 4, 0</column>
<column name="indvar_flatten_next_reg_335">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_81">7, 0, 7, 0</column>
<column name="j_0_i_reg_92">4, 0, 4, 0</column>
<column name="p_demorgan_reg_390">128, 0, 128, 0</column>
<column name="row_outbuf_i_load_reg_373">16, 0, 16, 0</column>
<column name="tmp_27_reg_353">3, 0, 3, 0</column>
<column name="tmp_28_reg_378">1, 0, 1, 0</column>
<column name="tmp_29_reg_384">3, 0, 8, 5</column>
<column name="tmp_3_mid2_v_reg_346">4, 0, 4, 0</column>
<column name="tmp_40_reg_396">128, 0, 128, 0</column>
<column name="exitcond_flatten_reg_331">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_Xpose_Row_Outer, return value</column>
<column name="row_outbuf_i_address0">out, 6, ap_memory, row_outbuf_i, array</column>
<column name="row_outbuf_i_ce0">out, 1, ap_memory, row_outbuf_i, array</column>
<column name="row_outbuf_i_q0">in, 16, ap_memory, row_outbuf_i, array</column>
<column name="col_inbuf_address0">out, 3, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_ce0">out, 1, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_we0">out, 1, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_d0">out, 128, ap_memory, col_inbuf, array</column>
<column name="col_inbuf_q0">in, 128, ap_memory, col_inbuf, array</column>
</table>
</item>
</section>
</profile>
