TRACE::2024-05-18.10:49:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:49:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:49:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:49:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:49:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:49:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:49:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-18.10:50:06::SCWPlatform::Opened new HwDB with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_axi_dma_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_axi_dma_wrapper",
	"platHandOff":	"../Vivado/zedboard_axi_dma/zedboard_axi_dma_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zedboard_axi_dma_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-05-18.10:50:06::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_axi_dma_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_axi_dma_wrapper",
	"platHandOff":	"../Vivado/zedboard_axi_dma/zedboard_axi_dma_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zedboard_axi_dma_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_axi_dma_wrapper",
	"systems":	[{
			"systemName":	"zedboard_axi_dma_wrapper",
			"systemDesc":	"zedboard_axi_dma_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_axi_dma_wrapper"
		}]
}
TRACE::2024-05-18.10:50:06::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-05-18.10:50:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-18.10:50:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-05-18.10:50:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:06::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-05-18.10:50:06::SCWPlatform::Generating the sources  .
TRACE::2024-05-18.10:50:06::SCWBDomain::Generating boot domain sources.
TRACE::2024-05-18.10:50:06::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:06::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-18.10:50:06::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:06::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:06::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:07::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:07::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:07::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:07::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-05-18.10:50:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-05-18.10:50:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-05-18.10:50:07::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-05-18.10:50:20::SCWPlatform::Generating sources Done.
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-05-18.10:50:20::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-05-18.10:50:20::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-05-18.10:50:20::SCWMssOS::Cleared the swdb table entry
TRACE::2024-05-18.10:50:20::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-05-18.10:50:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-18.10:50:20::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-05-18.10:50:20::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-05-18.10:50:20::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw
TRACE::2024-05-18.10:50:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/hw/zedboard_axi_dma_wrapper.xsa
TRACE::2024-05-18.10:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2024-05-18.10:50:20::SCWPlatform::Trying to set the existing hwdb with name zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Opened existing hwdb zedboard_axi_dma_wrapper
TRACE::2024-05-18.10:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-18.10:50:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-05-18.10:50:20::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/5_18_dmagithub/Vitis/zedboard_axi_dma_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-05-18.10:50:20::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_axi_dma_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_axi_dma_wrapper",
	"platHandOff":	"../Vivado/zedboard_axi_dma/zedboard_axi_dma_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/zedboard_axi_dma_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_axi_dma_wrapper",
	"systems":	[{
			"systemName":	"zedboard_axi_dma_wrapper",
			"systemDesc":	"zedboard_axi_dma_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_axi_dma_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3cbd1f47d5fb4547ee61c0e56d068b69",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
