--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_enter|    4.366(R)|   -2.657(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    4.307(R)|   -1.883(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    2.178(R)|   -1.254(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    3.124(R)|   -1.733(R)|clock_27mhz_IBUFG |   0.000|
switch<3>   |    2.330(R)|   -0.840(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   11.187(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   14.039(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.056(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   13.374(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   12.823(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   13.778(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   13.448(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   13.745(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   15.294(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   15.593(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   12.203(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   13.823(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.424(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   12.817(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   13.908(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.157(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   14.209(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.140(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   13.591(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.059(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   13.292(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   13.370(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.363(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   14.909(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   13.654(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.199(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   13.975(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   15.199(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   13.196|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.460|
---------------+-------------------+---------+


Analysis completed Mon Nov 23 23:43:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 360 MB



