scheduler = fixed
stages = virgil,init,opt1,emit-c
vertical-model = true
compress = false
